parameter integer DWIDTH = 32;
                        parameter integer AWIDTH = 14;

module i_module_i2c(
	input [1:0] count_tx,
	input BR_CLK_O,
	input SDA_OUT,
		 input fifo_tx_rd_en,
	input [11:0] count_timeout,
		 input [AWIDTH-1:0] DATA_CONFIG_REG,
	input [11:0] count_receive_data,
 		 input [AWIDTH-1:0] TIMEOUT_TX,
		 input [DWIDTH-1:0] fifo_tx_data_out,
		 input fifo_rx_f_empty,
		 input   RX_EMPTY,
	input [11:0] count_send_data,
		 input PCLK,
		 input ENABLE_SCL,
		input SCL,
	input RESPONSE,
		 input ENABLE_SDA,
	input [5:0] next_state_rx,
		 input ERROR,
	input [1:0] count_rx,
	input BR_CLK_O_RX,
	input [5:0] state_rx,
		 input fifo_rx_f_full,
		 input   TX_EMPTY,
		 input fifo_rx_wr_en,
		input SDA,
	input [5:0] next_state_tx,
	input [5:0] state_tx,
		 input fifo_tx_f_full,
		 input fifo_tx_f_empty,
	input SDA_OUT_RX,
		 input [DWIDTH-1:0] fifo_rx_data_in, 
		 input PRESETn
);

assert property(@(posedge PCLK) (!RESPONSE ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_timeout == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_timeout == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!PRESETn) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0)) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((state_rx == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ENABLE_SCL ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16369)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 16355)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 0)) |-> SDA_OUT);
assert property(@(posedge PCLK) (!PRESETn) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16369)) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((state_rx == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (PCLK ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_tx == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (BR_CLK_O) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RESPONSE ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (PCLK ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_tx == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_rx == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16369)) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA_OUT) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16369)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16369)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_rx == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!PRESETn) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 0)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_tx == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 16355)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (BR_CLK_O) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((state_tx == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data == 0)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 16355)) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ENABLE_SCL ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SCL ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ENABLE_SDA) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_timeout == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RESPONSE ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 16355)) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA_OUT) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_timeout == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ENABLE_SDA) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 16355)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!PRESETn) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RESPONSE ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 0)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data == 0)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((state_tx == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_tx == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT_RX ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (PCLK ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_tx == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (PCLK ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!PRESETn ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (BR_CLK_O ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SCL ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_rx == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_rx == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_timeout == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RESPONSE ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_tx == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SCL ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ENABLE_SCL ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_timeout == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_rx == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((state_tx == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_timeout == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ENABLE_SDA ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_tx == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RESPONSE ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ENABLE_SDA ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RESPONSE ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_tx == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ENABLE_SCL ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SCL ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((state_rx == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (BR_CLK_O ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((state_tx == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (BR_CLK_O ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_tx == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT_RX ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_tx == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_rx == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_rx == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_rx == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RESPONSE ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (BR_CLK_O ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_rx == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_timeout == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_rx == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_tx == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((state_tx == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_tx == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((state_rx == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (BR_CLK_O ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT_RX ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!PRESETn ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_rx == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (BR_CLK_O ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_tx == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((state_rx == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RESPONSE ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RESPONSE ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_timeout == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RESPONSE ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((state_rx == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_rx == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ENABLE_SCL ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SCL ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (PCLK ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((state_tx == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_timeout == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_tx == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_tx == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_rx == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_tx == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!PRESETn ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx >= 0) && (next_state_rx <= 1) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (BR_CLK_O ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!PRESETn ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ENABLE_SDA ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RESPONSE ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_rx == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA_OUT ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PCLK ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_timeout == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SCL ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_rd_en ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (BR_CLK_O ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA_OUT ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((state_tx == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((state_tx == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data >= 0) && (count_receive_data <= 4095) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PCLK ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_tx == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_rx == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 16355) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT_RX ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O_RX ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_timeout == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_rx_data_in == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT_RX ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data >= 0) && (count_send_data <= 4095) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SCL ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx >= 0) && (next_state_tx <= 1) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_wr_en ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ENABLE_SDA ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT_RX ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!PRESETn ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (BR_CLK_O ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (BR_CLK_O ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA_OUT ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA_OUT ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA_OUT ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ENABLE_SDA ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (BR_CLK_O ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!PRESETn ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ENABLE_SDA ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!PRESETn ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA_OUT ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ENABLE_SDA ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16350)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16350)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16350)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16350)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16350)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16334)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16334)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16334)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16334)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 16334)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SCL) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0)) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!SCL ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SCL ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SCL ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SCL ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SCL ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SCL ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SCL ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SCL ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SCL ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SCL ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SCL ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SCL ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SCL ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SCL ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SCL ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SCL ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SCL ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SCL ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SCL ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SCL ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ERROR ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ERROR ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ERROR ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ERROR ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ERROR ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ERROR ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ERROR ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ERROR ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ERROR ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ERROR ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ERROR ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ERROR ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ERROR ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ERROR ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ERROR ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ERROR ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ERROR ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ERROR ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ERROR ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ERROR ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) (RX_EMPTY) |-> RX_EMPTY);
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> RX_EMPTY);
assert property(@(posedge PCLK) (RX_EMPTY) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (fifo_rx_f_full) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> TX_EMPTY);
assert property(@(posedge PCLK) (TX_EMPTY) |-> TX_EMPTY);
assert property(@(posedge PCLK) (TX_EMPTY) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16350)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16350)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16350)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16350)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16350)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16334)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16334)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16334)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16334)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16334)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 16355)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 16355)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 16355)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 16355)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 16355)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (RX_EMPTY ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (RX_EMPTY ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (RX_EMPTY ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (RX_EMPTY ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (RX_EMPTY ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (RX_EMPTY ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (RX_EMPTY ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (RX_EMPTY ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (RX_EMPTY ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_full ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_full) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_full) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_full) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_full) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_full ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_rx_f_full ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_rx_f_full ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!TX_EMPTY ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!TX_EMPTY ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2135315966)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!TX_EMPTY ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2135315966)) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2135315966)) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2135315966)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!TX_EMPTY ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2135315966)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!TX_EMPTY ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!TX_EMPTY ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!TX_EMPTY ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!TX_EMPTY ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8376) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8376) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8376) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8376) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8376) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!TX_EMPTY ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!TX_EMPTY ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!TX_EMPTY ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!TX_EMPTY ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!TX_EMPTY ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (TX_EMPTY ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (TX_EMPTY ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (TX_EMPTY ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (TX_EMPTY ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty) |-> BR_CLK_O);
assert property(@(posedge PCLK) (TX_EMPTY) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (TX_EMPTY ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (TX_EMPTY ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (TX_EMPTY ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2117771260)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2117771260)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2117771260)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2117771260)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 2117771260)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2626816) && (fifo_tx_data_out <= 2117771260)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2626816) && (fifo_tx_data_out <= 2117771260)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2626816) && (fifo_tx_data_out <= 2117771260)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2626816) && (fifo_tx_data_out <= 2117771260)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2626816) && (fifo_tx_data_out <= 2117771260)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8187)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8187)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8187)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8187)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8187)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8051)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8051)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8051)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8051)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8051)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_full) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_full) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_full) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_full ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_full ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (fifo_tx_f_full ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (fifo_tx_f_full ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RX_EMPTY ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RX_EMPTY ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RX_EMPTY ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RX_EMPTY ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RX_EMPTY ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RX_EMPTY ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RX_EMPTY ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!RX_EMPTY ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RX_EMPTY ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RX_EMPTY ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!RX_EMPTY ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!RX_EMPTY ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 7855)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 7855)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 7855)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 7855)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 7855)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 7927)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 7927)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 7927)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 7927)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 7927)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7802)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7802)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7802)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7802)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7802)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1879319008)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7717)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7717)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1879319008)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1879319008)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7717)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7717)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 7717)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1879319008)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1879319008)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1725147085)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1725147085)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1725147085)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1725147085)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1725147085)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11264) && (DATA_CONFIG_REG <= 16055)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10340) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10340) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10340) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10340) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10340) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5850) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 12021)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (ERROR) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5464) && (TIMEOUT_TX <= 11047)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5464) && (TIMEOUT_TX <= 11047)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5464) && (TIMEOUT_TX <= 11047)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5464) && (TIMEOUT_TX <= 11047)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5464) && (TIMEOUT_TX <= 11047)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11970) && (TIMEOUT_TX <= 16334)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12068) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5641) && (TIMEOUT_TX <= 11166)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5641) && (TIMEOUT_TX <= 11166)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5641) && (TIMEOUT_TX <= 11166)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5641) && (TIMEOUT_TX <= 11166)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5641) && (TIMEOUT_TX <= 11166)) |-> SDA_OUT);
assert property(@(posedge PCLK) (ERROR) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1037983611) && (fifo_tx_data_out <= 2117771260)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3960)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 5580)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 5580)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 5580)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 5580)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 5580)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ERROR) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 12020)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1033492859)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5548)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5548)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5548)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5548)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5548)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA) |-> SCL);
assert property(@(posedge PCLK) (SDA) |-> SDA);
assert property(@(posedge PCLK) (SCL) |-> SDA);
assert property(@(posedge PCLK) (SCL) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11126) && (TIMEOUT_TX <= 16350)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11126) && (TIMEOUT_TX <= 16350)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11126) && (TIMEOUT_TX <= 16350)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11126) && (TIMEOUT_TX <= 16350)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11126) && (TIMEOUT_TX <= 16350)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3930)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5346)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5346)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5346)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5346)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 5346)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7841) && (DATA_CONFIG_REG <= 11355)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5116) && (DATA_CONFIG_REG <= 10255)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5116) && (DATA_CONFIG_REG <= 10255)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5116) && (DATA_CONFIG_REG <= 10255)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5116) && (DATA_CONFIG_REG <= 10255)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5116) && (DATA_CONFIG_REG <= 10255)) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (SCL) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5008) && (DATA_CONFIG_REG <= 10132)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5008) && (DATA_CONFIG_REG <= 10132)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5008) && (DATA_CONFIG_REG <= 10132)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5008) && (DATA_CONFIG_REG <= 10132)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5008) && (DATA_CONFIG_REG <= 10132)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5349)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5349)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5349)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5349)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5349)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11260) && (TIMEOUT_TX <= 16334)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11260) && (TIMEOUT_TX <= 16334)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11260) && (TIMEOUT_TX <= 16334)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11260) && (TIMEOUT_TX <= 16334)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11260) && (TIMEOUT_TX <= 16334)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 15210)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4020) && (TIMEOUT_TX <= 7902)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 10865)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3461) && (DATA_CONFIG_REG <= 6817)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5084)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5084)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5084)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5084)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 5084)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 13652)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 13652)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494)) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8403) && (TIMEOUT_TX <= 11047)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7716) && (TIMEOUT_TX <= 11954)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7716) && (TIMEOUT_TX <= 11954)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7716) && (TIMEOUT_TX <= 11954)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7716) && (TIMEOUT_TX <= 11954)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7716) && (TIMEOUT_TX <= 11954)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 2790)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 2715)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 9377)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 9377)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 9377)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 9377)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 9377)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2808) && (DATA_CONFIG_REG <= 5554)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4838)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4838)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4838)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4838)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4838)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11264) && (DATA_CONFIG_REG <= 13744)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2828) && (DATA_CONFIG_REG <= 5554)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 716337493) && (fifo_tx_data_out <= 1404389799)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10894) && (TIMEOUT_TX <= 13643)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 684642641)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 2808)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13699) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 13643)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 2748)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3335) && (TIMEOUT_TX <= 6150)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13699) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11417) && (DATA_CONFIG_REG <= 13744)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1413874088) && (fifo_tx_data_out <= 2117771260)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 8236)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11985) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11985) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11985) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11985) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11985) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 8356)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2825) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9651) && (TIMEOUT_TX <= 11925)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (ERROR ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ERROR ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ERROR ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ERROR) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ERROR ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ERROR ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ERROR ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ERROR) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ERROR ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ERROR ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ERROR) |-> SDA_OUT);
assert property(@(posedge PCLK) (ERROR ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4603)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ERROR ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ERROR ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (ERROR) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ERROR ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ERROR ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4603)) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ERROR ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ERROR ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (ERROR ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ERROR ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4603)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (ERROR ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ERROR ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (ERROR) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (ERROR ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4603)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 4603)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 614412105)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 14050)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13672) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13672) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8122) && (TIMEOUT_TX <= 12082)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8122) && (TIMEOUT_TX <= 12082)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8122) && (TIMEOUT_TX <= 12082)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8122) && (TIMEOUT_TX <= 12082)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8122) && (TIMEOUT_TX <= 12082)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 14119)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2743) && (TIMEOUT_TX <= 5307)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5331) && (TIMEOUT_TX <= 7902)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12082) && (TIMEOUT_TX <= 16334)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12082) && (TIMEOUT_TX <= 16334)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12082) && (TIMEOUT_TX <= 16334)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12082) && (TIMEOUT_TX <= 16334)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12082) && (TIMEOUT_TX <= 16334)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9817) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14165) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 14136)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16350)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16350)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16350)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16350)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16350)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12012) && (TIMEOUT_TX <= 14184)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 11970)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 9641)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 9862)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 5976)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 9760)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14208) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5997) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1963)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14119) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8409) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7430) && (TIMEOUT_TX <= 9216)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 12669)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 621099338) && (fifo_tx_data_out <= 1164512650)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11970) && (TIMEOUT_TX <= 13903)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3646) && (DATA_CONFIG_REG <= 5554)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10114) && (DATA_CONFIG_REG <= 12020)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 5779)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5850) && (DATA_CONFIG_REG <= 7927)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 11840)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 11840)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 11840)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 11840)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7950) && (DATA_CONFIG_REG <= 11840)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1815) && (DATA_CONFIG_REG <= 3781)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9243) && (TIMEOUT_TX <= 11047)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 4045)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 4045)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 4045)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 4045)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 4045)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 10053)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1815) && (DATA_CONFIG_REG <= 3781)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3504) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11515) && (DATA_CONFIG_REG <= 13103)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 13468)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1864) && (TIMEOUT_TX <= 3725)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1690) && (TIMEOUT_TX <= 3459)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1705) && (DATA_CONFIG_REG <= 3617)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1833)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9152) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8695) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12763) && (TIMEOUT_TX <= 14520)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3461) && (DATA_CONFIG_REG <= 5295)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 14561)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5815) && (DATA_CONFIG_REG <= 7740)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 9216)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2006) && (TIMEOUT_TX <= 3868)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7841) && (DATA_CONFIG_REG <= 9629)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13289) && (DATA_CONFIG_REG <= 15210)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3896) && (TIMEOUT_TX <= 5822)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 5157)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7855)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7855)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7855)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7855)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7855)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14559) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12701) && (DATA_CONFIG_REG <= 14450)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9817) && (DATA_CONFIG_REG <= 11466)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9653) && (DATA_CONFIG_REG <= 13150)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9653) && (DATA_CONFIG_REG <= 13150)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9653) && (DATA_CONFIG_REG <= 13150)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9653) && (DATA_CONFIG_REG <= 13150)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9653) && (DATA_CONFIG_REG <= 13150)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1611) && (DATA_CONFIG_REG <= 3392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14576) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1171321739) && (fifo_tx_data_out <= 1647358916)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14503) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5901) && (TIMEOUT_TX <= 7902)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4838) && (DATA_CONFIG_REG <= 6493)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 11082)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 7655)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14561) && (TIMEOUT_TX <= 16334)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7379) && (DATA_CONFIG_REG <= 9112)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 9494)) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1605) && (TIMEOUT_TX <= 3175)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 8666)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 11047)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1448) && (TIMEOUT_TX <= 2986)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11126) && (TIMEOUT_TX <= 12808)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5179) && (DATA_CONFIG_REG <= 6897)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 12714)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1661495238) && (fifo_tx_data_out <= 2117771260)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9243) && (TIMEOUT_TX <= 10659)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 7346)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1779)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1361) && (TIMEOUT_TX <= 2743)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1667)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1779)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 9760)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14722) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14722) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8110) && (TIMEOUT_TX <= 9494)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3013) && (TIMEOUT_TX <= 4683)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 13217)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (SDA ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SCL ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA) |-> SDA_OUT);
assert property(@(posedge PCLK) (SCL ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SCL) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SCL) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SCL) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SCL ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SCL ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SCL) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SCL ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SCL) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14722) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (SCL ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SCL ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SCL ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SCL ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SCL ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SCL ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SCL ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SCL ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SCL ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SCL ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SDA ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SDA ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1566)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1532) && (DATA_CONFIG_REG <= 3121)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (SDA ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SCL ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SCL ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (SCL ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (SDA ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SCL ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (SCL ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1680)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3211) && (DATA_CONFIG_REG <= 4805)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9112) && (DATA_CONFIG_REG <= 10473)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14827) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 7307)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 4768)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1260) && (TIMEOUT_TX <= 2500)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13388) && (TIMEOUT_TX <= 14805)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6527) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 12515)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 13260)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12553) && (TIMEOUT_TX <= 13927)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4735) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1532)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7047) && (DATA_CONFIG_REG <= 8412)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14886) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4787) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10541) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1445) && (DATA_CONFIG_REG <= 2927)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3725)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3725)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3725)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3725)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3725)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 9063)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9112) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1480)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 13114)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 13330)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3335) && (TIMEOUT_TX <= 4831)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 7927)) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1336)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 13001)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 1318)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 8236)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5075) && (DATA_CONFIG_REG <= 6360)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 8751)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2790) && (TIMEOUT_TX <= 4165)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4352) && (DATA_CONFIG_REG <= 5554)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 8751)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13114) && (DATA_CONFIG_REG <= 14672)) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1430)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13230) && (DATA_CONFIG_REG <= 14672)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 7032)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2956) && (DATA_CONFIG_REG <= 4303)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 7902)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 4649)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2165) && (TIMEOUT_TX <= 3355)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 11047)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6374) && (DATA_CONFIG_REG <= 7740)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1041) && (TIMEOUT_TX <= 2155)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13284) && (DATA_CONFIG_REG <= 14672)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9646) && (DATA_CONFIG_REG <= 12845)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9646) && (DATA_CONFIG_REG <= 12845)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9646) && (DATA_CONFIG_REG <= 12845)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9646) && (DATA_CONFIG_REG <= 12845)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9646) && (DATA_CONFIG_REG <= 12845)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 13927)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 15127) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8459) && (DATA_CONFIG_REG <= 9690)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1345)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6827) && (TIMEOUT_TX <= 8079)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5037) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9533) && (DATA_CONFIG_REG <= 10673)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 10910)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8566) && (DATA_CONFIG_REG <= 9703)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9703) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4197) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8415) && (TIMEOUT_TX <= 9494)) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 5035)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10712) && (TIMEOUT_TX <= 11925)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9749) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10037) && (DATA_CONFIG_REG <= 13284)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10037) && (DATA_CONFIG_REG <= 13284)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10037) && (DATA_CONFIG_REG <= 13284)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10037) && (DATA_CONFIG_REG <= 13284)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10037) && (DATA_CONFIG_REG <= 13284)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 11568)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 10553)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1392) && (DATA_CONFIG_REG <= 2627)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 11355)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 12020)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 14866)) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1041) && (TIMEOUT_TX <= 2008)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 4987)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5535) && (DATA_CONFIG_REG <= 6817)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12625) && (DATA_CONFIG_REG <= 13744)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11597) && (DATA_CONFIG_REG <= 12556)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4415) && (DATA_CONFIG_REG <= 5535)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8790) && (TIMEOUT_TX <= 9862)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13974) && (TIMEOUT_TX <= 15170)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3441) && (TIMEOUT_TX <= 4552)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8790) && (TIMEOUT_TX <= 9862)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5208) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2084) && (TIMEOUT_TX <= 3175)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 15200) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3781)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3781)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3781)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3781)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3781)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10577) && (TIMEOUT_TX <= 11625)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1221)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4668) && (DATA_CONFIG_REG <= 5779)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 9383)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2557) && (TIMEOUT_TX <= 3725)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13051) && (TIMEOUT_TX <= 14069)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 15233) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13032) && (DATA_CONFIG_REG <= 14153)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13256) && (TIMEOUT_TX <= 14233)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1336) && (DATA_CONFIG_REG <= 2465)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7511) && (DATA_CONFIG_REG <= 8513)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12082) && (TIMEOUT_TX <= 13140)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7430) && (TIMEOUT_TX <= 8403)) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1611) && (DATA_CONFIG_REG <= 2540)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11656) && (TIMEOUT_TX <= 12808)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14136) && (TIMEOUT_TX <= 15209)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5815) && (DATA_CONFIG_REG <= 6897)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9409) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13974) && (TIMEOUT_TX <= 15101)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15007) && (DATA_CONFIG_REG <= 16055)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 3572)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 3572)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 3572)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 3572)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 59) && (TIMEOUT_TX <= 3572)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12584) && (DATA_CONFIG_REG <= 13468)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 924) && (TIMEOUT_TX <= 1833)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 13011)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 12738)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12625) && (DATA_CONFIG_REG <= 13531)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10125) && (TIMEOUT_TX <= 11047)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2689) && (DATA_CONFIG_REG <= 3781)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4805) && (DATA_CONFIG_REG <= 5763)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14277) && (TIMEOUT_TX <= 15287)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9581) && (DATA_CONFIG_REG <= 10448)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14217) && (DATA_CONFIG_REG <= 15260)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 15320) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7430) && (TIMEOUT_TX <= 8293)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 7655)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1864) && (TIMEOUT_TX <= 2743)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10125) && (TIMEOUT_TX <= 10910)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 12069)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8332) && (TIMEOUT_TX <= 9195)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13150) && (DATA_CONFIG_REG <= 14225)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8566) && (DATA_CONFIG_REG <= 9511)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15296) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7574) && (DATA_CONFIG_REG <= 8409)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14246) && (DATA_CONFIG_REG <= 15296)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 13294)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 13294)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 13294)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 13294)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 13294)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 12776)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5779) && (DATA_CONFIG_REG <= 6758)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8403) && (TIMEOUT_TX <= 9216)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 6752)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15324) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3335) && (TIMEOUT_TX <= 4306)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10017) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11015) && (TIMEOUT_TX <= 11925)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10017) && (DATA_CONFIG_REG <= 10900)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15392) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 4140)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5240) && (TIMEOUT_TX <= 6150)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11015) && (TIMEOUT_TX <= 11873)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 4748)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15392) && (DATA_CONFIG_REG <= 16369)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 6546)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 13643)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 15441) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9216) && (TIMEOUT_TX <= 10096)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1000)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 4639)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12759) && (DATA_CONFIG_REG <= 13540)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 12625)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9243) && (TIMEOUT_TX <= 10096)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7476) && (DATA_CONFIG_REG <= 8236)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 6527)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1000)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10238) && (TIMEOUT_TX <= 10910)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 8926)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9152) && (DATA_CONFIG_REG <= 9942)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9152) && (DATA_CONFIG_REG <= 9942)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6576) && (TIMEOUT_TX <= 7655)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5947) && (DATA_CONFIG_REG <= 6817)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2790) && (TIMEOUT_TX <= 3725)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 6576)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6841)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6841)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6841)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6841)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6841)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 6539)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14559) && (TIMEOUT_TX <= 15397)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13699) && (TIMEOUT_TX <= 14520)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6802) && (DATA_CONFIG_REG <= 7740)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 7655)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 14432)) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11257) && (DATA_CONFIG_REG <= 12020)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 8356)) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3616) && (TIMEOUT_TX <= 7456)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3616) && (TIMEOUT_TX <= 7456)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3616) && (TIMEOUT_TX <= 7456)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3616) && (TIMEOUT_TX <= 7456)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3616) && (TIMEOUT_TX <= 7456)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14450) && (DATA_CONFIG_REG <= 15342)) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4165) && (TIMEOUT_TX <= 5154)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 11222)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11925) && (TIMEOUT_TX <= 12808)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2228) && (TIMEOUT_TX <= 2930)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 3960)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3461) && (DATA_CONFIG_REG <= 4291)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7609) && (DATA_CONFIG_REG <= 8236)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 884)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9817) && (DATA_CONFIG_REG <= 10473)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 8513)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14503) && (DATA_CONFIG_REG <= 15342)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 9112)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4228) && (TIMEOUT_TX <= 8052)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4228) && (TIMEOUT_TX <= 8052)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4228) && (TIMEOUT_TX <= 8052)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4228) && (TIMEOUT_TX <= 8052)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4228) && (TIMEOUT_TX <= 8052)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4603) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 6441)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 7307)) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 700) && (DATA_CONFIG_REG <= 1532)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4683) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12808) && (DATA_CONFIG_REG <= 13468)) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8995)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 773)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13582) && (DATA_CONFIG_REG <= 14450)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 10206)) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 15624) && (TIMEOUT_TX <= 16355)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6539) && (DATA_CONFIG_REG <= 7379)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2501) && (DATA_CONFIG_REG <= 3392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9749) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13523) && (TIMEOUT_TX <= 14184)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 875) && (TIMEOUT_TX <= 1545)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 8391)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6571) && (DATA_CONFIG_REG <= 7476)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 648) && (DATA_CONFIG_REG <= 1392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7511) && (DATA_CONFIG_REG <= 8051)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9758) && (DATA_CONFIG_REG <= 10349)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14208) && (TIMEOUT_TX <= 14905)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8926)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8352) && (DATA_CONFIG_REG <= 8995)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14432) && (DATA_CONFIG_REG <= 15210)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12625) && (DATA_CONFIG_REG <= 13260)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3809) && (TIMEOUT_TX <= 4416)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4946) && (DATA_CONFIG_REG <= 5535)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8973) && (DATA_CONFIG_REG <= 9703)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2966) && (TIMEOUT_TX <= 3725)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9063) && (DATA_CONFIG_REG <= 9760)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10541) && (DATA_CONFIG_REG <= 11222)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11257) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6468) && (TIMEOUT_TX <= 7307)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11264) && (DATA_CONFIG_REG <= 11946)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4020) && (TIMEOUT_TX <= 4787)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 13476)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6862) && (DATA_CONFIG_REG <= 10176)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6862) && (DATA_CONFIG_REG <= 10176)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6862) && (DATA_CONFIG_REG <= 10176)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6862) && (DATA_CONFIG_REG <= 10176)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6862) && (DATA_CONFIG_REG <= 10176)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4831) && (TIMEOUT_TX <= 5580)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1566) && (TIMEOUT_TX <= 2168)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11323) && (DATA_CONFIG_REG <= 11882)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 5770)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 648)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2610) && (DATA_CONFIG_REG <= 3392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9112) && (DATA_CONFIG_REG <= 9749)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9063) && (DATA_CONFIG_REG <= 9703)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8409) && (DATA_CONFIG_REG <= 9112)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5850) && (DATA_CONFIG_REG <= 6447)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5208) && (TIMEOUT_TX <= 5770)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 615)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 8338)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2120) && (DATA_CONFIG_REG <= 2730)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14933) && (TIMEOUT_TX <= 15597)) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10673) && (DATA_CONFIG_REG <= 11264)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1445) && (DATA_CONFIG_REG <= 2073)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7841) && (DATA_CONFIG_REG <= 8370)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3236)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3236)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3236)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3236)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11) && (TIMEOUT_TX <= 3236)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 8236)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10114) && (DATA_CONFIG_REG <= 10647)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9581) && (DATA_CONFIG_REG <= 10053)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4523) && (TIMEOUT_TX <= 5240)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8566) && (DATA_CONFIG_REG <= 9063)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6481) && (DATA_CONFIG_REG <= 9834)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6481) && (DATA_CONFIG_REG <= 9834)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6481) && (DATA_CONFIG_REG <= 9834)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6481) && (DATA_CONFIG_REG <= 9834)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6481) && (DATA_CONFIG_REG <= 9834)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2748) && (DATA_CONFIG_REG <= 3392)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5667) && (TIMEOUT_TX <= 6150)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 3768)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 7574)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5791) && (TIMEOUT_TX <= 6296)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4474) && (TIMEOUT_TX <= 5125)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4137) && (TIMEOUT_TX <= 4603)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8973) && (DATA_CONFIG_REG <= 9533)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3669) && (TIMEOUT_TX <= 4101)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3369) && (DATA_CONFIG_REG <= 6481)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3369) && (DATA_CONFIG_REG <= 6481)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3369) && (DATA_CONFIG_REG <= 6481)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3369) && (DATA_CONFIG_REG <= 6481)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3369) && (DATA_CONFIG_REG <= 6481)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 7476)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 3646)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14842) && (DATA_CONFIG_REG <= 15210)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3392)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3392)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3392)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3392)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3392)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4255) && (DATA_CONFIG_REG <= 4577)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4639) && (TIMEOUT_TX <= 5154)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 8513)) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12971) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12971) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12971) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12971) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12971) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 12220)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 10448)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13289) && (DATA_CONFIG_REG <= 13531)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3316)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3316)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3316)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3316)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3316)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3461) && (DATA_CONFIG_REG <= 3667)) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2082364408) && (fifo_tx_data_out <= 2146706943)) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##3 (DATA_CONFIG_REG >= 819) && (DATA_CONFIG_REG <= 6328)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13531) && (DATA_CONFIG_REG <= 13744)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##4 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481) && fifo_tx_f_empty) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11015) && (TIMEOUT_TX <= 16355) ##4 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481) && fifo_tx_f_empty) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1841557467) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 (TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 10390) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##3 (DATA_CONFIG_REG >= 11134) && (DATA_CONFIG_REG <= 11946)) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9581) && (DATA_CONFIG_REG <= 9629)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13371) && (DATA_CONFIG_REG <= 15670) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##3 (TIMEOUT_TX >= 16022) && (TIMEOUT_TX <= 16196) ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 2140) && (TIMEOUT_TX <= 2616) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 2873) && (TIMEOUT_TX <= 3529) ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 9928) ##2 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 8731) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13371) && (DATA_CONFIG_REG <= 14999) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3608) && (DATA_CONFIG_REG <= 7511) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##3 (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13558) && (TIMEOUT_TX <= 15240) && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 8051) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 15670) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 15670) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 7177) ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 1106) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 4748) && (DATA_CONFIG_REG <= 7177) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 1106) ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##1 (DATA_CONFIG_REG >= 7846) && (DATA_CONFIG_REG <= 7960) ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##3 !SDA && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 !SDA && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1218) && (DATA_CONFIG_REG <= 1939) && (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1835053530) && (fifo_tx_data_out <= 1840057819)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10336) && (DATA_CONFIG_REG <= 10347) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 10512) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1390137253) && (fifo_tx_data_out <= 2109320187) ##4 (DATA_CONFIG_REG >= 15531) && (DATA_CONFIG_REG <= 16357)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1523785141) && (fifo_tx_data_out <= 1599339454) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !fifo_rx_f_empty) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 (TIMEOUT_TX >= 7104) && (TIMEOUT_TX <= 15739) ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 RX_EMPTY ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 !SDA && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !RX_EMPTY) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 fifo_tx_f_empty ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 !TX_EMPTY ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 TX_EMPTY ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 !fifo_rx_f_full ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 !SCL && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) && (next_state_tx == 0) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 !ERROR ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 fifo_rx_f_empty ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 !fifo_tx_f_empty ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 87) && (TIMEOUT_TX <= 14933) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12947) && (DATA_CONFIG_REG <= 16353) ##4 (DATA_CONFIG_REG >= 4294) && (DATA_CONFIG_REG <= 4805)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) (ERROR ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8037) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 16350) ##2 (TIMEOUT_TX >= 1754) && (TIMEOUT_TX <= 1963) ##1 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 16350) ##1 (TIMEOUT_TX >= 9623) && (TIMEOUT_TX <= 9651) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (fifo_tx_data_out >= 54150406) && (fifo_tx_data_out <= 451150645) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1959869417) && (fifo_tx_data_out <= 1971381739) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 11204) && (DATA_CONFIG_REG <= 11778) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 9581) && (DATA_CONFIG_REG <= 10214) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 5139) && (DATA_CONFIG_REG <= 5498) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 1239)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7841) && (DATA_CONFIG_REG <= 7846) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 8643) && (DATA_CONFIG_REG <= 9193)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##2 (TIMEOUT_TX >= 6925) && (TIMEOUT_TX <= 8456) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 9216) ##2 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (fifo_tx_data_out >= 1626008513) && (fifo_tx_data_out <= 1673004487) ##2 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (DATA_CONFIG_REG >= 13825) && (DATA_CONFIG_REG <= 14023) ##2 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (DATA_CONFIG_REG >= 1747) && (DATA_CONFIG_REG <= 1955) ##2 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13903) && (TIMEOUT_TX <= 14561) && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12328) && (DATA_CONFIG_REG <= 12451) && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (TIMEOUT_TX >= 739) && (TIMEOUT_TX <= 8928) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 (DATA_CONFIG_REG >= 11622) && (DATA_CONFIG_REG <= 11946)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!SCL ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!SDA ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13924) && (DATA_CONFIG_REG <= 14999) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8669) && (TIMEOUT_TX <= 9928) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3933) && (TIMEOUT_TX <= 4523) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (TIMEOUT_TX >= 7089) && (TIMEOUT_TX <= 10125) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (TIMEOUT_TX >= 7089) && (TIMEOUT_TX <= 11074) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!fifo_tx_f_full && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1876044255) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!ERROR && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4059) && (DATA_CONFIG_REG <= 8187) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (next_state_rx == 0) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 361442091) && (fifo_tx_data_out <= 1795169238) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 361442091) && (fifo_tx_data_out <= 1647358916) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) && (next_state_rx == 0) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 (DATA_CONFIG_REG >= 11134) && (DATA_CONFIG_REG <= 12845)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 2413) && (DATA_CONFIG_REG <= 2883) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (TIMEOUT_TX >= 13838) && (TIMEOUT_TX <= 13994) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) && (TIMEOUT_TX >= 6276) && (TIMEOUT_TX <= 13994) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (TIMEOUT_TX >= 739) && (TIMEOUT_TX <= 15355) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 !ERROR) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 !fifo_tx_f_full && (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 !fifo_rx_f_full && (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 !fifo_tx_f_full) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2134161918) && (fifo_tx_data_out <= 2135315966) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2104822266) && (fifo_tx_data_out <= 2109320187) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5349) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5311) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5349) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2050941940) && (fifo_tx_data_out <= 2051766260) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2122605053) && (fifo_tx_data_out <= 2126777853) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6640) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2018568688) ##3 TX_EMPTY) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7177) && (DATA_CONFIG_REG <= 7346) && (TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 16350) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14629) && (TIMEOUT_TX <= 14631) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8391) && (DATA_CONFIG_REG <= 8621) && (TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 16350) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6035) && (DATA_CONFIG_REG <= 6085) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 (TIMEOUT_TX >= 10245) && (TIMEOUT_TX <= 10390) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 (TIMEOUT_TX >= 4552) && (TIMEOUT_TX <= 5154)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 (DATA_CONFIG_REG >= 2262) && (DATA_CONFIG_REG <= 3316) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14827) && (TIMEOUT_TX <= 15240) && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 (fifo_tx_data_out >= 224542490) && (fifo_tx_data_out <= 475177784) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11407) && (DATA_CONFIG_REG <= 13371) && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1789220309) && (fifo_tx_data_out <= 1791280597) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5763) && (DATA_CONFIG_REG <= 5902) && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 (TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 10096) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317) && fifo_tx_f_full) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !fifo_rx_f_full && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !fifo_rx_f_empty && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !RX_EMPTY && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 !fifo_tx_f_full) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 (DATA_CONFIG_REG >= 5997) && (DATA_CONFIG_REG <= 13453)) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 (next_state_rx == 0)) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 (DATA_CONFIG_REG >= 5997) && (DATA_CONFIG_REG <= 13453)) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 !fifo_tx_f_full) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 (next_state_rx == 0)) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (TIMEOUT_TX >= 750) && (TIMEOUT_TX <= 5770) && SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (TIMEOUT_TX >= 750) && (TIMEOUT_TX <= 5770) && SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3236) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 15785) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 15785) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2087561720) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 15670) && (DATA_CONFIG_REG <= 15785) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 15670) && (DATA_CONFIG_REG <= 15785) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2082364408) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2082364408) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2087561720) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8004) && (TIMEOUT_TX <= 8162) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14573) && (DATA_CONFIG_REG <= 14987) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!fifo_tx_f_full && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2082364408) && (fifo_tx_data_out <= 2087561720) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 11532) && (DATA_CONFIG_REG <= 12254) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 6987) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13759) && (DATA_CONFIG_REG <= 13924) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 6987) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2082364408) && (fifo_tx_data_out <= 2087561720) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11329) && (DATA_CONFIG_REG <= 11348) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10255) && (DATA_CONFIG_REG <= 10472) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!fifo_tx_f_full && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (TIMEOUT_TX >= 6539) && (TIMEOUT_TX <= 7039) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8004) && (TIMEOUT_TX <= 8162) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 11532) && (DATA_CONFIG_REG <= 12254) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (TIMEOUT_TX >= 6539) && (TIMEOUT_TX <= 7039) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14573) && (DATA_CONFIG_REG <= 14987) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2320) && (TIMEOUT_TX <= 3033) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10747) && (TIMEOUT_TX <= 11873) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 528) && (DATA_CONFIG_REG <= 2208) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 528) && (DATA_CONFIG_REG <= 2208) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2320) && (TIMEOUT_TX <= 3033) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10747) && (TIMEOUT_TX <= 11873) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 6301) && (DATA_CONFIG_REG <= 7177) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (DATA_CONFIG_REG >= 13453) && (DATA_CONFIG_REG <= 15433)) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (TIMEOUT_TX >= 6930) && (TIMEOUT_TX <= 7717)) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (TIMEOUT_TX >= 6930) && (TIMEOUT_TX <= 7717)) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (DATA_CONFIG_REG >= 10021) && (DATA_CONFIG_REG <= 10041)) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (DATA_CONFIG_REG >= 13453) && (DATA_CONFIG_REG <= 15433)) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (DATA_CONFIG_REG >= 10021) && (DATA_CONFIG_REG <= 10041)) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (fifo_tx_data_out >= 1397927846) && (fifo_tx_data_out <= 1448712108)) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 3868) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 3868) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!ERROR ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 (fifo_tx_data_out >= 1397927846) && (fifo_tx_data_out <= 1448712108)) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 6301) && (DATA_CONFIG_REG <= 7177) ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 1041) && (TIMEOUT_TX <= 1106) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 1041) && (TIMEOUT_TX <= 1106) ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 153) && (DATA_CONFIG_REG <= 2051) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 153) && (DATA_CONFIG_REG <= 2051) ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8839) && (DATA_CONFIG_REG <= 15670) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (TX_EMPTY ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1939590631) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 10089) && (fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1988706285) && (fifo_tx_data_out <= 2018568688) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 7855) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14999) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 1848531420) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8012) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##3 (TIMEOUT_TX >= 3019) && (TIMEOUT_TX <= 3175)) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##3 (fifo_tx_data_out >= 1441836459) && (fifo_tx_data_out <= 1446968748)) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##2 (DATA_CONFIG_REG >= 2413) && (DATA_CONFIG_REG <= 2992) ##1 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##1 (DATA_CONFIG_REG >= 13825) && (DATA_CONFIG_REG <= 14023) ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 9195) ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##1 (DATA_CONFIG_REG >= 4020) && (DATA_CONFIG_REG <= 4159) ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2134161918) && (fifo_tx_data_out <= 2135315966)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13371) && (DATA_CONFIG_REG <= 13759) && (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1952183784) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1837122523) && (fifo_tx_data_out <= 1840057819)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 11361) && (TIMEOUT_TX <= 11403) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 15917) && (TIMEOUT_TX <= 15977) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 573) && (TIMEOUT_TX <= 763) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 (TIMEOUT_TX >= 3538) && (TIMEOUT_TX <= 11259)) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 (DATA_CONFIG_REG >= 5311) && (DATA_CONFIG_REG <= 13839)) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) && (fifo_tx_data_out >= 453971254) && (fifo_tx_data_out <= 909235564) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 fifo_tx_f_full) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 197) && (DATA_CONFIG_REG <= 924) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) && (next_state_rx == 0) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 (next_state_rx == 0)) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 fifo_rx_f_empty) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 RX_EMPTY) |-> ERROR);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13289)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3248) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3930) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3236) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13289) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3355) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3236) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5415) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3933) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8884) && (TIMEOUT_TX <= 12397) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9763) && (TIMEOUT_TX <= 12848) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 fifo_rx_f_empty ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1523785141) && (fifo_tx_data_out <= 1549510072) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 2050941940) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 RX_EMPTY ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !fifo_tx_f_empty) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8079) && (TIMEOUT_TX <= 16350) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) && ERROR ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !TX_EMPTY) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 ERROR ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 fifo_rx_f_full ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##1 fifo_tx_f_full ##2 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) && fifo_tx_f_empty ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !fifo_rx_f_full) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (TIMEOUT_TX >= 6150) && (TIMEOUT_TX <= 8157) && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) && TX_EMPTY ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 (DATA_CONFIG_REG >= 7718) && (DATA_CONFIG_REG <= 9834)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !SDA) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8293) && (TIMEOUT_TX <= 16334) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11179) && (TIMEOUT_TX <= 16334) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (next_state_rx == 1) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && fifo_rx_f_full ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2082364408) && (fifo_tx_data_out <= 2087561720) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> PRESETn);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 0)) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> PRESETn);
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> PRESETn);
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 0)) |-> PRESETn);
assert property(@(posedge PCLK) (!SDA_OUT) |-> PRESETn);
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> PRESETn);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 0)) |-> PRESETn);
assert property(@(posedge PCLK) (PRESETn) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 0)) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 0)) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 0)) |-> PRESETn);
assert property(@(posedge PCLK) (PRESETn) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 0)) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (count_send_data == 4095));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 0)) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) (PRESETn) |-> PRESETn);
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 0)) |-> (count_receive_data == 4095));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1835053530) && (fifo_tx_data_out <= 1879319008) ##3 (DATA_CONFIG_REG >= 4294) && (DATA_CONFIG_REG <= 4805)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !fifo_tx_f_empty) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) && fifo_rx_f_empty ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 RX_EMPTY ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) && RX_EMPTY ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14987) && (DATA_CONFIG_REG <= 14999) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 (next_state_rx == 0) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !TX_EMPTY) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8259) && (TIMEOUT_TX <= 12113) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!fifo_rx_f_full && (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 fifo_rx_f_empty ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 (DATA_CONFIG_REG >= 1532) && (DATA_CONFIG_REG <= 6817) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1835053530) && (fifo_tx_data_out <= 1899647970) ##3 (DATA_CONFIG_REG >= 4294) && (DATA_CONFIG_REG <= 4805)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12163) && (DATA_CONFIG_REG <= 16276) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16276) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12012) && (TIMEOUT_TX <= 16350) ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12108) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11047) && (TIMEOUT_TX <= 16350) ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8370) && (DATA_CONFIG_REG <= 16276) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 !fifo_rx_f_empty) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11015) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3355) && (DATA_CONFIG_REG <= 6758) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 87) && (TIMEOUT_TX <= 4971) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13051) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 16350) ##1 (TIMEOUT_TX == 5228) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 6752) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12844) && (DATA_CONFIG_REG <= 13289) && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 11925) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 1566) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1041) && (TIMEOUT_TX <= 2008) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 11741) && (DATA_CONFIG_REG <= 11778) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 1218) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13289) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1969149930) && (fifo_tx_data_out <= 1971381739) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7902) && (TIMEOUT_TX <= 16355) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 2429) && (TIMEOUT_TX <= 2616) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 2140) && (TIMEOUT_TX <= 2298) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 5139) && (DATA_CONFIG_REG <= 5286) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1822949337) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1851265500) && (fifo_tx_data_out <= 1851633116) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 10037) && (DATA_CONFIG_REG <= 10214) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6405) && (DATA_CONFIG_REG <= 6608) && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1218) && (DATA_CONFIG_REG <= 1336) && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 2298) && (TIMEOUT_TX <= 2429) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1684090312) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1691386313) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5667) && (TIMEOUT_TX <= 10433) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 !fifo_rx_f_empty) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4831) && (TIMEOUT_TX <= 8490) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1958485481) && (fifo_tx_data_out <= 2082364408) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16353) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (ERROR ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 1) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!SCL ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!SDA ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10900) && (DATA_CONFIG_REG <= 16353) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11417)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369) ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9414) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11839) && (DATA_CONFIG_REG <= 16353) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12397) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4197) && (TIMEOUT_TX <= 5580) ##3 (TIMEOUT_TX >= 2910) && (TIMEOUT_TX <= 3300) && fifo_tx_f_empty) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4474) && (TIMEOUT_TX <= 5580) ##3 (TIMEOUT_TX >= 2910) && (TIMEOUT_TX <= 3300) && fifo_tx_f_empty) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3504) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10747) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16276) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12338) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3033) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 2616) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7052) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10096) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5940) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6722) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12808) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7615) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 4831) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10400) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5667) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10862) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10894) ##1 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (next_state_tx == 1));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862) ##2 (TIMEOUT_TX >= 959) && (TIMEOUT_TX <= 1106) ##2 SDA) |-> (DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (RX_EMPTY ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3316) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!ERROR ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!ERROR ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13217) && (DATA_CONFIG_REG <= 16353) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10163) && (DATA_CONFIG_REG <= 13294) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1691386313) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (RX_EMPTY ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10163) && (DATA_CONFIG_REG <= 13294) ##3 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1684090312) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5349) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 15170) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13160)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9295)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4415)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 3046)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4255)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6539)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16229)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4946)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8154)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13924)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2426)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 3559)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 3303)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1939590631)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 1532)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3761)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2109320187) ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (TX_EMPTY ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1397927846) && (fifo_tx_data_out <= 2109320187) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (ERROR ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13260) ##4 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 528) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3960) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1189) ##4 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 234) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1696) ##2 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 6406) && (TIMEOUT_TX <= 9494));
assert property(@(posedge PCLK) (!ERROR ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 14847) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3865) && (TIMEOUT_TX <= 4603) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 2364) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) && (next_state_rx == 0) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) && fifo_rx_f_full ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 1696) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 4523) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!fifo_tx_f_full && (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 4750) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 2511) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (PRESETn) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) && fifo_tx_f_empty ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 14774) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##2 fifo_tx_f_full ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) && TX_EMPTY ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 !fifo_tx_f_full && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11029) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##2 fifo_rx_f_empty ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1818914264) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 !TX_EMPTY) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1840057819) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8182) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) && (next_state_rx == 0) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6608) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13903) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11253) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1696) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 !fifo_tx_f_empty) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##2 (next_state_rx == 0) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12328) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12451) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##2 RX_EMPTY ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) && fifo_tx_f_empty ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 SDA ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 SCL ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1308) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1926265317) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (DATA_CONFIG_REG >= 8708) && (DATA_CONFIG_REG <= 10673) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##2 !fifo_rx_f_full ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14561) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1889897953) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) && TX_EMPTY ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) && SCL ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 !RX_EMPTY ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 !fifo_rx_f_empty ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 !TX_EMPTY ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 fifo_tx_f_full ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 !ERROR ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) && ERROR ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##3 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 !fifo_tx_f_empty ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1980554220) ##1 !fifo_tx_f_empty ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 !TX_EMPTY ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1876044255) && (fifo_tx_data_out <= 1899647970) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1696) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 7272) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (PRESETn) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1889897953) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12328) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1898606050) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1000) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 3433) && (DATA_CONFIG_REG <= 3676)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 8643) && (DATA_CONFIG_REG <= 8789)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 9837) && (DATA_CONFIG_REG <= 9874)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9928) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7272) && (DATA_CONFIG_REG <= 9281) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1899647970) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1929491430) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10766) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14999) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1940282855) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1793052629) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14827) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3933) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1889897953) && (fifo_tx_data_out <= 1911577059) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1813331928) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1848531420) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8154) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11751) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6143) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13371) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8669) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 4523) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1861039069) && (fifo_tx_data_out <= 1899647970) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 fifo_tx_f_full ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13924) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5417) && (DATA_CONFIG_REG <= 9281) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 14669) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3121) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 (DATA_CONFIG_REG >= 6086) && (DATA_CONFIG_REG <= 10673) ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14169) && (TIMEOUT_TX <= 14631) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1920551396) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (SDA ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) && (next_state_rx == 1) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##1 !fifo_rx_f_full ##1 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (SCL ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10766) && (DATA_CONFIG_REG <= 12844) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1911577059) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 4558) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10766) && (DATA_CONFIG_REG <= 14999) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9236) && (DATA_CONFIG_REG <= 14999) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) && ERROR ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 12714) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) && fifo_tx_f_empty ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 87) && (TIMEOUT_TX <= 8004) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 !fifo_tx_f_empty) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 SDA) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 SCL) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 (next_state_rx == 1)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 fifo_rx_f_full) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8669) && (TIMEOUT_TX <= 12714) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 !TX_EMPTY) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7002) && (TIMEOUT_TX <= 12714) && (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10471) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5519) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2146706943) ##4 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2062986229) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1976651243) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9623) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12350) ##4 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12611) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2074149367) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5724) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13074) ##4 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2104822266) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 7256) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 7846) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2100573690) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15065) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2078519287) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2018568688) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2021088752) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2126777853) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2039512051) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2095072761) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2122605053) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2122605053) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1609) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5850) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1959869417) ##2 1) |-> (DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2109320187) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2087561720) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2051766260) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2029905905) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2037745138) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1922855909) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2050941940) ##1 1) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3572) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 15324) ##3 1) |-> (TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 7841) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##4 !fifo_tx_f_empty && (DATA_CONFIG_REG >= 8327) && (DATA_CONFIG_REG <= 8627)) |-> (TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7961) && (TIMEOUT_TX <= 16355) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 3392) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 3680) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 3892) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (fifo_tx_f_full ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 5084) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 4425) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9623) && (TIMEOUT_TX <= 12808) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9904) ##3 1) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6468) ##3 1) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) (!ERROR ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2018568688) ##3 1) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2133870590) ##3 1) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 604140360) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5940) ##3 1) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2426) ##3 1) |-> (DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9176) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16324) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 16000) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2126777853) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2400) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 16350) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 15763) ##3 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (RX_EMPTY ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5311) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4020) && (TIMEOUT_TX <= 4639) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 680277329) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1615616) && (fifo_tx_data_out <= 1046203772) ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13558) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 403) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1775500243) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (!TX_EMPTY && (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (PRESETn) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13371) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8839) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14827) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11407) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5259) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 6115584) && (fifo_tx_data_out <= 2082364408) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 2263) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1733287886) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15240) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 6115584) && (fifo_tx_data_out <= 2082364408) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1791280597) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1781964756) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5752) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1789220309) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 (DATA_CONFIG_REG == 707) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4020) && (TIMEOUT_TX <= 4787) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5902) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5763) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 4831) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 !RX_EMPTY ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 fifo_tx_f_full ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 (next_state_tx == 1)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 fifo_tx_f_empty) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 !fifo_rx_f_full) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2109320187) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 SDA) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 (next_state_rx == 0)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 fifo_tx_f_empty ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 !fifo_rx_f_empty ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 fifo_rx_f_full ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 !fifo_rx_f_empty) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 SCL) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 !RX_EMPTY) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##1 TX_EMPTY ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 TX_EMPTY) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 !fifo_rx_f_empty && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 !fifo_rx_f_full && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 !fifo_tx_f_empty && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) && fifo_tx_f_full ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 !ERROR && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 !RX_EMPTY && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 !TX_EMPTY && (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) && (next_state_rx == 1) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!SDA ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!SCL ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4474) && (TIMEOUT_TX <= 5525) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8736) && (TIMEOUT_TX <= 12515) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1687479241) && (fifo_tx_data_out <= 1861039069) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1841557467) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1698384330) && (fifo_tx_data_out <= 1940282855) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!ERROR ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6684) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1822949337) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1795169238) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (PRESETn) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3667) && (DATA_CONFIG_REG <= 7614) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !fifo_tx_f_empty && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 7448) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!RX_EMPTY && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317) && (next_state_tx == 1)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !TX_EMPTY && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317) && (next_state_rx == 1)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!fifo_rx_f_empty && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (RX_EMPTY ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 8290) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !SDA && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 8290) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 !SCL && (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 8356) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) && (next_state_rx == 0) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7841) && (DATA_CONFIG_REG <= 14987) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 8356) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) && (next_state_rx == 0) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!ERROR && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (RX_EMPTY ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7841) && (DATA_CONFIG_REG <= 14987) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!fifo_rx_f_full ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9629) && (DATA_CONFIG_REG <= 14987) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) && fifo_rx_f_empty ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) && RX_EMPTY ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 !TX_EMPTY) |-> SDA);
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 18) && (DATA_CONFIG_REG <= 3433) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 !fifo_tx_f_empty) |-> SDA);
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) && fifo_rx_f_empty ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) && fifo_rx_f_full ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 18) && (DATA_CONFIG_REG <= 3433) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9629) && (DATA_CONFIG_REG <= 14987) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 !fifo_tx_f_empty) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 !TX_EMPTY) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) && RX_EMPTY ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (next_state_tx == 1) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (next_state_tx == 1) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA && fifo_tx_f_full ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (next_state_tx == 1) ##1 1) |-> SCL);
assert property(@(posedge PCLK) (RX_EMPTY ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (next_state_tx == 1) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!RX_EMPTY ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 !fifo_rx_f_empty && SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 !RX_EMPTY && SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 !RX_EMPTY && SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA && fifo_tx_f_full ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 !fifo_rx_f_empty && SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 7174) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11873) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7976) && (TIMEOUT_TX <= 12069) ##4 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 7174) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 153) && (DATA_CONFIG_REG <= 7177) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1947815400) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1899647970) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11221) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6539) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14573) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2082364408) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13759) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1758267857) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 7307) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1864) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 15670) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 884) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12947) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1758267857) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13924) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8004) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5982) && (TIMEOUT_TX <= 10747) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10255) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10472) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 7307) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8004) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5982) && (TIMEOUT_TX <= 10747) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15640) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1749545424) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1725147085) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6527) && (DATA_CONFIG_REG <= 9760) ##3 (TIMEOUT_TX >= 15917) && (TIMEOUT_TX <= 16355) ##1 !fifo_tx_f_empty) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1878971871) && (fifo_tx_data_out <= 1911577059) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11329) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3933) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1889897953) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2713) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2082364408) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1956181481) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1878971871) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12448) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 153) && (DATA_CONFIG_REG <= 7177) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG == 3778) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11348) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG == 3778) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14573) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1851265500) ##1 1) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 528) ##3 1) |-> SDA);
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4486) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8162) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10747) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !fifo_tx_f_empty ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 2320) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3033) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14287) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !fifo_tx_f_empty ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2126777853) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12424) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 528) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14987) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8162) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 528) && (DATA_CONFIG_REG <= 6539) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2208) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> SDA);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> SCL);
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> SDA);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 18) && (DATA_CONFIG_REG <= 3699) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2117771260) ##3 1) |-> SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> SCL);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> SCL);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2100573690) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5535) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11873) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2073820663) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2423) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> SCL);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !TX_EMPTY ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2423) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> SCL);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10747) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1878971871) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2100573690) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2087561720) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2117771260) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5535) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 528) && (DATA_CONFIG_REG <= 6539) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 2320) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 18) && (DATA_CONFIG_REG <= 3699) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1390137253) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14987) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> SCL);
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> SCL);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2208) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2073820663) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !TX_EMPTY ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12424) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> SCL);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4486) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2087561720) ##3 1) |-> SDA);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7272) && (DATA_CONFIG_REG <= 11407) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2056018421) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14287) && (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3033) ##3 1) |-> SCL);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> SDA);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> SCL);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2056018421) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11873) ##3 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 153) && (DATA_CONFIG_REG <= 3500) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 153) && (DATA_CONFIG_REG <= 3500) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4063) && (TIMEOUT_TX <= 8025) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 13464) && (DATA_CONFIG_REG <= 15614) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2927) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4063) && (TIMEOUT_TX <= 8025) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 fifo_tx_f_full ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11691) && (DATA_CONFIG_REG <= 15670) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 1411) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 957) && (TIMEOUT_TX <= 1411) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 fifo_tx_f_full ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2927) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12504) && (DATA_CONFIG_REG <= 15670) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (DATA_CONFIG_REG >= 13464) && (DATA_CONFIG_REG <= 15614) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 fifo_rx_f_full ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 fifo_rx_f_full ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8839) && (DATA_CONFIG_REG <= 12328) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10255) && (DATA_CONFIG_REG <= 12844) && (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !SCL ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 ERROR ##2 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 6539) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 6539) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4474) && (TIMEOUT_TX <= 5580) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !SDA ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !SCL ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 6722) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 6406) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 6722) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 ERROR ##2 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 2601) && (TIMEOUT_TX <= 3868) ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 6406) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 (TIMEOUT_TX >= 2601) && (TIMEOUT_TX <= 3868) ##1 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##1 !SDA ##1 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 6889) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5658) && (TIMEOUT_TX <= 6889) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##1 (TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 1733287886) && (fifo_tx_data_out <= 1813331928) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1307804059) && (fifo_tx_data_out <= 1889897953) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1289742233) && (fifo_tx_data_out <= 1795169238) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3892) && (DATA_CONFIG_REG <= 7787) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3892) && (DATA_CONFIG_REG <= 7787) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 fifo_rx_f_empty) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 !fifo_tx_f_empty) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 !fifo_rx_f_full) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 !ERROR ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 RX_EMPTY) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 (next_state_rx == 1) ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8290) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 !fifo_rx_f_empty ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 !TX_EMPTY) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 !RX_EMPTY ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 fifo_rx_f_full ##2 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 fifo_tx_f_full) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1929491430) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 !TX_EMPTY ##1 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1523785141) && (fifo_tx_data_out <= 1899647970) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 !fifo_tx_f_empty ##1 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3761) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9928) && (TIMEOUT_TX <= 13053) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10766) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 4523) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1939590631) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 4197) && (TIMEOUT_TX <= 5580) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 fifo_tx_f_full ##1 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 (next_state_rx == 0) ##1 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8154) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1940282855) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11751) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 5580) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 !fifo_rx_f_full ##1 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1920551396) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12504) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9236) && (fifo_tx_data_out >= 1841557467) && (fifo_tx_data_out <= 2050941940) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14999) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12328) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2050941940) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9928) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4577) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11597) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2041813491) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 974224244) && (fifo_tx_data_out <= 1626008513) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9904) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16229) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1889897953) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1841557467) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 421) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##1 (fifo_tx_data_out >= 2056018421) && (fifo_tx_data_out <= 2126777853) ##2 SDA ##1 1) |-> SCL);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1848531420) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4291) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2018568688) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1988706285) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15209) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1959869417) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1696) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8157) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6468) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10089) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3288) && (TIMEOUT_TX <= 6576) ##3 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3960) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 629) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10962) && (DATA_CONFIG_REG <= 16353) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10752) && (DATA_CONFIG_REG <= 16369) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 2825) && (TIMEOUT_TX <= 5580) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13735) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14026) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12794) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11015) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1397927846) && (fifo_tx_data_out <= 2109320187) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5349) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7986) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10472) && (DATA_CONFIG_REG <= 13452) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10114) && (DATA_CONFIG_REG <= 13160) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5342) && (DATA_CONFIG_REG <= 10673) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11390) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10163) && (DATA_CONFIG_REG <= 13294) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) (TX_EMPTY ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (SDA ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (SCL ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (TX_EMPTY ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3355) && (DATA_CONFIG_REG <= 6758) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) && (TIMEOUT_TX >= 10352) && (TIMEOUT_TX <= 13011) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2109320187) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_empty && (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!RX_EMPTY && (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481) && (next_state_rx == 0)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7855) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481) && ERROR) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2135315966) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5349) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5349) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!ERROR ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1899150306) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3316) ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6743) && (DATA_CONFIG_REG <= 9942) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9623) && (TIMEOUT_TX <= 12794) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 7841)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8370)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9581)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11499)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14422)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2134161918)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15323)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1448)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9629)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2143974911)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10214)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10448)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11355)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10096)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2135315966)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2109320187)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1690)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2099922426)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7514)) |-> (DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3316) ##2 (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (SCL ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (SDA ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) (fifo_rx_f_full ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 4526) && (DATA_CONFIG_REG <= 8848) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (TX_EMPTY ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!RX_EMPTY ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1952183784)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1926265317)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1876044255)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1840057819)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1835053530)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1813331928)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1879319008)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1851633116)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1837122523)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) && fifo_tx_f_full ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) && (next_state_rx == 1) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!fifo_rx_f_full && (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13558) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) && SDA ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) && (TIMEOUT_TX >= 8899) && (TIMEOUT_TX <= 12409) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 453971254) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 4750) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (!fifo_tx_f_full && (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1963) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 924) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((fifo_tx_data_out == 909235564) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7174) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12435) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3667) && (DATA_CONFIG_REG <= 7614) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 197) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) && SCL ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) && (next_state_tx == 1) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) && RX_EMPTY ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 !fifo_tx_f_empty) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 fifo_rx_f_full) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 !TX_EMPTY) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5188) && (DATA_CONFIG_REG <= 10347) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5084) && (DATA_CONFIG_REG <= 10255) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11839) && (DATA_CONFIG_REG <= 16353) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 229)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1430)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14432)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14842)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13051) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11624)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11946)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13300)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3019)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13531)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6075)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 15210)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12625)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12220)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 4913)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1139)) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3316) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3121) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6617) && (DATA_CONFIG_REG <= 9501) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) (fifo_tx_f_full ##3 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6802) && (DATA_CONFIG_REG <= 10143) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3591) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6836) && (DATA_CONFIG_REG <= 9910) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8403) && (TIMEOUT_TX <= 12277) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 (DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##1 (fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1956181481)) |-> (TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3781) ##2 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10214) && (DATA_CONFIG_REG <= 13294) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5383) && (DATA_CONFIG_REG <= 10673) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146)) |-> (TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11873) ##2 (TIMEOUT_TX == 15753) ##2 1) |-> (TIMEOUT_TX >= 12823) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9667) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 7711) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10400) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 (TIMEOUT_TX >= 15733) && (TIMEOUT_TX <= 16015) && fifo_tx_f_full ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8409) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6236) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14432) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10347) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 7574) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8639) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6075) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10336) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7116) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1430) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15597) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3899) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 603) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 14842) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1139) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9674) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13300) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6906) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12625) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 15210) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 4913) ##3 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5311) ##2 (TIMEOUT_TX >= 15733) && (TIMEOUT_TX <= 16015) && fifo_tx_f_full ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3930) ##2 (TIMEOUT_TX >= 15733) && (TIMEOUT_TX <= 16015) && fifo_tx_f_full ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 11176) && (TIMEOUT_TX <= 14933) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3646) ##2 (TIMEOUT_TX >= 15733) && (TIMEOUT_TX <= 16015) ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##2 (TIMEOUT_TX >= 15733) && (TIMEOUT_TX <= 16015) ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3248) ##2 (TIMEOUT_TX >= 15733) && (TIMEOUT_TX <= 16015) ##2 1) |-> (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 11925));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 8162) && (TIMEOUT_TX <= 14933) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7986) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 1793052629) && (fifo_tx_data_out <= 1940282855) ##2 (DATA_CONFIG_REG >= 10332) && (DATA_CONFIG_REG <= 11091) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15652) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15755) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!TX_EMPTY ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8290) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (fifo_tx_data_out >= 20916482) && (fifo_tx_data_out <= 2051766260) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15531) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 !fifo_tx_f_full && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 2336)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 !fifo_tx_f_full ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15597)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 SDA ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6906)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1475)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 !RX_EMPTY && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9256)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 !fifo_rx_f_empty && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 !fifo_rx_f_full && (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9667)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 15065)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13699)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##2 SCL ##1 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12873)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7116)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 603)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10400)) |-> (DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && SCL ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 (next_state_rx == 0)) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (fifo_tx_data_out >= 20916482) && (fifo_tx_data_out <= 1714888652) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && SDA ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 !fifo_tx_f_full) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (next_state_tx == 1) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15243) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && fifo_tx_f_full ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14217) && (DATA_CONFIG_REG <= 14667) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!TX_EMPTY && (DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 14597) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (SCL ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (SDA ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 87) && (TIMEOUT_TX <= 2790) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2133870590) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (PRESETn) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12328) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) (PRESETn) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1976061931) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2074149367) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13924) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8154) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 3559) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 87) && (TIMEOUT_TX <= 3441) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2087561720) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!SCL && (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1448) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8004) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) && (next_state_rx == 1) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 234) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2047548404) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4486) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6817) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10810) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2033343474) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!SDA && (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13799) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 5947) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5580));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2146706943) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10894) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2055700469) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2109320187) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) && (next_state_tx == 0) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 2082364408) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 SCL ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 (next_state_tx == 1)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 3572) && (TIMEOUT_TX <= 7094) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((next_state_rx == 1) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !SDA) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !fifo_rx_f_empty) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !fifo_rx_f_full) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14153) && (DATA_CONFIG_REG <= 16296) && (TIMEOUT_TX >= 3130) && (TIMEOUT_TX <= 6282) ##1 (fifo_tx_data_out >= 1976651243) && (fifo_tx_data_out <= 2062986229) ##3 1) |-> (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !RX_EMPTY) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 (next_state_tx == 1) ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 !SCL) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 SDA ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##1 !fifo_rx_f_full ##1 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 fifo_tx_f_full) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10163) && (DATA_CONFIG_REG <= 13294) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10472) && (DATA_CONFIG_REG <= 13452) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 974224244) && (fifo_tx_data_out <= 1626008513) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1988706285) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1861039069) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12844) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1969149930) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11124) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1899150306) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 4577) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 !ERROR ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1879319008) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1920551396) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1851633116) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1952183784) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 !fifo_rx_f_empty ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1959869417) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 (next_state_rx == 1)) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (RX_EMPTY ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1971381739) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 !fifo_tx_f_empty) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16229) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 RX_EMPTY) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 !RX_EMPTY ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 !TX_EMPTY) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 fifo_tx_f_full ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 7950) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6608) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 !fifo_tx_f_empty ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 1336) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1939590631) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 fifo_tx_f_full) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6405) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 !TX_EMPTY ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 11691) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 2713) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 9236) && (fifo_tx_data_out >= 1818914264) && (fifo_tx_data_out <= 1988706285) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 (next_state_rx == 0) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12504) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1841557467) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 fifo_rx_f_empty) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##3 !fifo_rx_f_full) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 fifo_rx_f_full ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##2 !fifo_rx_f_full ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 12146) ##1 (next_state_rx == 1) ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1822949337) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1851265500) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3761) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out == 1818914264) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10361)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13744)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1430)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3019)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10114) && (DATA_CONFIG_REG <= 13160) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3572)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1189)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13571)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11624)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13301)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7765)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 924)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 307)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11863)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 14180)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11320)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SCL ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 11047) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5492) && (TIMEOUT_TX <= 11015) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1397927846) && (fifo_tx_data_out <= 2109320187) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1523785141) && (fifo_tx_data_out <= 1899647970) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1289742233) && (fifo_tx_data_out <= 1795169238) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10962) && (DATA_CONFIG_REG <= 16353) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5492) && (TIMEOUT_TX <= 10902) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10721) && (DATA_CONFIG_REG <= 16369) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10752) && (DATA_CONFIG_REG <= 16369) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2626816) && (fifo_tx_data_out <= 2109320187) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 1848531420) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 (fifo_tx_data_out >= 1725147085) && (fifo_tx_data_out <= 1956181481) ##1 (TIMEOUT_TX >= 663) && (TIMEOUT_TX <= 1317)) |-> (DATA_CONFIG_REG >= 3887) && (DATA_CONFIG_REG <= 7740));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3211) ##4 (TIMEOUT_TX >= 13301) && (TIMEOUT_TX <= 13571)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 3392) ##4 (TIMEOUT_TX >= 13301) && (TIMEOUT_TX <= 13571)) |-> (DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 7001) && (TIMEOUT_TX <= 9100) ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 7001) && (TIMEOUT_TX <= 9100) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 14026) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13735) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10143) && (DATA_CONFIG_REG <= 13079) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10378) && (DATA_CONFIG_REG <= 13468) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10143) && (DATA_CONFIG_REG <= 13160) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12794) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7937) && (DATA_CONFIG_REG <= 11963) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7819) && (DATA_CONFIG_REG <= 11882) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7787) && (DATA_CONFIG_REG <= 11882) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12163) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11954) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 (TIMEOUT_TX >= 4222) && (TIMEOUT_TX <= 4540) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 8688) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11353) && (TIMEOUT_TX <= 11361) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11946) && (DATA_CONFIG_REG <= 16369) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1690844617) && (fifo_tx_data_out <= 1929491430) ##4 (DATA_CONFIG_REG >= 15531) && (DATA_CONFIG_REG <= 16357)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (next_state_rx == 1));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11390) && (TIMEOUT_TX <= 16334) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6169) && (DATA_CONFIG_REG <= 10541) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 14063) && (TIMEOUT_TX <= 15355) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 14063) && (TIMEOUT_TX <= 15355) ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 10081) && (TIMEOUT_TX <= 12221) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 10081) && (TIMEOUT_TX <= 12221) ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##3 (DATA_CONFIG_REG >= 819) && (DATA_CONFIG_REG <= 3676)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3335) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 8122) && (TIMEOUT_TX <= 11047) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11015) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 8149) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 10238) && (TIMEOUT_TX <= 10245) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##1 (DATA_CONFIG_REG == 12146) ##3 1) |-> (TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!ERROR ##2 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 2057) && (TIMEOUT_TX >= 7174) && (TIMEOUT_TX <= 7739) ##1 1) |-> ERROR);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6722) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (PRESETn) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7765) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 2313) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 84) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 1475) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7105) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 6938) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##3 (fifo_tx_data_out >= 1296629146) && (fifo_tx_data_out <= 1625409473)) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13699) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11863) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13744) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12873) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 12409) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 9862) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10427) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10349) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 13301) ##3 1) |-> (TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6985) && (DATA_CONFIG_REG <= 10349) ##3 (TIMEOUT_TX >= 4222) && (TIMEOUT_TX <= 4540) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 !SDA ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 !SDA ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1532) && (TIMEOUT_TX <= 2364) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 1532) && (TIMEOUT_TX <= 2364) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1878971871) && (fifo_tx_data_out <= 1898606050) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1878971871) && (fifo_tx_data_out <= 1898606050) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5947) && (DATA_CONFIG_REG <= 8409) ##1 (fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 fifo_tx_f_empty ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5840) && (DATA_CONFIG_REG <= 10935) ##3 (TIMEOUT_TX >= 4222) && (TIMEOUT_TX <= 4540) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2713) && (DATA_CONFIG_REG <= 3303) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 2713) && (DATA_CONFIG_REG <= 3303) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 15124) && (DATA_CONFIG_REG <= 15178) ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 15124) && (DATA_CONFIG_REG <= 15178) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> fifo_tx_f_full);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (DATA_CONFIG_REG >= 8051) && (DATA_CONFIG_REG <= 9581) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (PRESETn) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 6883) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5125) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 !fifo_tx_f_full ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 !fifo_tx_f_full ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 70744840) && (fifo_tx_data_out <= 1496639922) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 70744840) && (fifo_tx_data_out <= 1496639922) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 8639) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 3899) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 70744840) && (fifo_tx_data_out <= 1698384330) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 70744840) && (fifo_tx_data_out <= 1698384330) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13249) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13249) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13249) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13249) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13249) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 70744840) && (fifo_tx_data_out <= 2051766260) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 70744840) && (fifo_tx_data_out <= 2051766260) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 fifo_rx_f_full ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 fifo_rx_f_full ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 406) && (TIMEOUT_TX <= 6925) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 406) && (TIMEOUT_TX <= 6925) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6150) && (TIMEOUT_TX <= 6739) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 1187) && (TIMEOUT_TX <= 6752) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6150) && (TIMEOUT_TX <= 6739) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 1187) && (TIMEOUT_TX <= 6752) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##1 (DATA_CONFIG_REG >= 8666) && (DATA_CONFIG_REG <= 10340) ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 1218) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 1218) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14999) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && (next_state_tx == 0)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && (fifo_tx_data_out >= 7941888) && (fifo_tx_data_out <= 1926265317)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && (fifo_tx_data_out >= 7941888) && (fifo_tx_data_out <= 1926265317)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && (next_state_tx == 0)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 14999) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 TX_EMPTY ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 fifo_tx_f_empty ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 fifo_tx_f_empty ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 TX_EMPTY ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1939) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!ERROR && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (next_state_rx == 0) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 229) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 229) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!ERROR && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1939) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (next_state_rx == 0) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 7120) && (DATA_CONFIG_REG <= 12020) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 7120) && (DATA_CONFIG_REG <= 12020) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 1359273378) && (fifo_tx_data_out <= 1698384330) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8577) && (TIMEOUT_TX <= 9192) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##1 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 1359273378) && (fifo_tx_data_out <= 1698384330) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8577) && (TIMEOUT_TX <= 9192) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 406) && (TIMEOUT_TX <= 4474) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 406) && (TIMEOUT_TX <= 4474) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 1363218338) && (fifo_tx_data_out <= 2051766260) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 1363218338) && (fifo_tx_data_out <= 2051766260) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !fifo_rx_f_full ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !fifo_rx_f_full ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !RX_EMPTY ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !fifo_rx_f_empty ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !RX_EMPTY ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) && SCL ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) && SCL ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !fifo_rx_f_empty ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 12020) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 12020) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 12845) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 9874) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 9874) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 9192) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 10510) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 9192) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 10510) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 14752) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 11134) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 14752) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 12845) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 11134) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 8156) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) && (next_state_tx == 1) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 7468) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) && (next_state_tx == 1) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 8156) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 7468) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 10715) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 8643) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 8643) && (DATA_CONFIG_REG <= 15178) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 10715) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 6424) && (TIMEOUT_TX <= 10510) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 6424) && (TIMEOUT_TX <= 10510) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) (PRESETn) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 6424) && (TIMEOUT_TX <= 10715) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (next_state_rx == 1) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 12845) && (DATA_CONFIG_REG <= 16045) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!SDA_OUT) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (next_state_rx == 1) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 12845) && (DATA_CONFIG_REG <= 16045) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 232687387) && (fifo_tx_data_out <= 2051766260) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) (!fifo_rx_f_full && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 6618) && (DATA_CONFIG_REG <= 8760) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 6618) && (DATA_CONFIG_REG <= 8760) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 6424) && (TIMEOUT_TX <= 10715) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (fifo_tx_data_out >= 232687387) && (fifo_tx_data_out <= 2051766260) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!fifo_rx_f_full && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7448) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3933) && (TIMEOUT_TX <= 6150) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7448) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 9837) && (DATA_CONFIG_REG <= 16045) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3933) && (TIMEOUT_TX <= 6150) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!fifo_tx_f_full && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 406) && (TIMEOUT_TX <= 4020) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (DATA_CONFIG_REG >= 9837) && (DATA_CONFIG_REG <= 16045) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 RX_EMPTY ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 fifo_rx_f_empty ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 10037) ##1 1) |-> (fifo_tx_data_out >= 0) && (fifo_tx_data_out <= 2117771260));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 RX_EMPTY ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 8669) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 fifo_rx_f_empty ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!fifo_tx_f_full && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 8669) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 406) && (TIMEOUT_TX <= 4020) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7448) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13903) && (TIMEOUT_TX <= 16334) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 6925) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1920551396) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1889897953) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 5139) && (DATA_CONFIG_REG <= 8183) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 6925) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1920551396) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 5139) && (DATA_CONFIG_REG <= 8183) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1889897953) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 7448) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 13903) && (TIMEOUT_TX <= 16334) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 7052) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 1390) && (TIMEOUT_TX <= 2140) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 3504) && (TIMEOUT_TX <= 5580) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!fifo_rx_f_empty && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 15695) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5417) && (DATA_CONFIG_REG <= 9281) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!RX_EMPTY && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!fifo_rx_f_empty && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1952183784) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!RX_EMPTY && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9236) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5417) && (DATA_CONFIG_REG <= 9281) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1952183784) && (fifo_tx_data_out <= 1959869417) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 8277) && (TIMEOUT_TX <= 15695) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 8456) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16229) ##4 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 8456) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10766) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1929491430) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 8456) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 SCL ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3933) && (TIMEOUT_TX <= 3960) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 9236) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1929491430) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 SDA ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 16229) ##4 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3933) && (TIMEOUT_TX <= 3960) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1952183784) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1952183784) && (fifo_tx_data_out <= 1959869417) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 SDA ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 8456) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10766) && (DATA_CONFIG_REG <= 16229) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 7448) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 SCL ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 7448) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 11074) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 !fifo_rx_f_full && (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 RX_EMPTY ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 10022) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6276) && (TIMEOUT_TX <= 10022) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 !SCL && (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 1023) && (DATA_CONFIG_REG <= 8760) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 8736) && (TIMEOUT_TX <= 11074) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6730) && (TIMEOUT_TX <= 10022) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1947815400) && (fifo_tx_data_out <= 1959869417) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 11074) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 RX_EMPTY ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 10125) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 !fifo_rx_f_full ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && fifo_tx_f_full) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (next_state_tx == 1) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 7492) && (TIMEOUT_TX <= 15695) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && fifo_rx_f_empty) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && fifo_tx_f_full) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && fifo_rx_f_empty) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 !fifo_rx_f_full && (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 fifo_rx_f_empty ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 3894) && (DATA_CONFIG_REG <= 14023) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 7492) && (TIMEOUT_TX <= 15695) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 8928) && (TIMEOUT_TX <= 10125) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 !SDA && (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 6150) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 7492) && (TIMEOUT_TX <= 14987) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 !fifo_rx_f_full ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 6276) && (TIMEOUT_TX <= 10022) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 3894) && (DATA_CONFIG_REG <= 14023) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 !SCL && (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 !SDA && (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 1023) && (DATA_CONFIG_REG <= 8760) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 6150) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1947815400) && (fifo_tx_data_out <= 1959869417) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 fifo_rx_f_empty ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && (next_state_rx == 1)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && (next_state_rx == 1)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 (TIMEOUT_TX >= 7492) && (TIMEOUT_TX <= 14987) ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 10022) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 8736) && (TIMEOUT_TX <= 11074) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (next_state_tx == 1) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && RX_EMPTY) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029) && RX_EMPTY) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##2 (TIMEOUT_TX >= 5154) && (TIMEOUT_TX <= 10022) ##2 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 !ERROR ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 12947) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##3 !ERROR ##1 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1837122523) && (fifo_tx_data_out <= 1861039069) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 12947) && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1837122523) && (fifo_tx_data_out <= 1861039069) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 7698) && (TIMEOUT_TX <= 8688) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (next_state_rx == 0) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (next_state_rx == 0) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6143)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3009)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3009)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3009)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6143)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6143)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3009)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13) && (DATA_CONFIG_REG <= 3009)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6143)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6143)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 7468) && (TIMEOUT_TX <= 11074) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 3894) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 12367) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 4959) && (DATA_CONFIG_REG <= 9412) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 3894) && (DATA_CONFIG_REG <= 9412) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 4959) && (DATA_CONFIG_REG <= 9412) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 12367) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 10712) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 19) && (DATA_CONFIG_REG <= 3894) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 5580) && (TIMEOUT_TX <= 10712) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 15355) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (DATA_CONFIG_REG >= 3894) && (DATA_CONFIG_REG <= 9412) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 (TIMEOUT_TX >= 7468) && (TIMEOUT_TX <= 11074) ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##4 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 3504) && (TIMEOUT_TX <= 4540) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !TX_EMPTY ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !TX_EMPTY ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !fifo_tx_f_empty ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> TX_EMPTY);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1988706285) ##1 !fifo_tx_f_empty ##3 (DATA_CONFIG_REG >= 9890) && (DATA_CONFIG_REG <= 11029)) |-> fifo_tx_f_empty);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2018568688) && (fifo_tx_data_out <= 2062986229) ##2 (TIMEOUT_TX >= 4222) && (TIMEOUT_TX <= 4540) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> fifo_rx_f_full);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2018568688) && (fifo_tx_data_out <= 2095072761) ##2 (TIMEOUT_TX >= 4222) && (TIMEOUT_TX <= 4540) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2018568688) && (fifo_tx_data_out <= 2143974911) ##2 (TIMEOUT_TX >= 4222) && (TIMEOUT_TX <= 4540) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 16369));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10349) ##3 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 10349) ##3 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11624) ##3 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13531) ##3 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 11624) ##3 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13531) ##3 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 924) ##3 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13079) ##3 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG == 13079) ##3 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((TIMEOUT_TX == 924) ##3 1) |-> RX_EMPTY);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> fifo_rx_f_empty);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1899150306) && (fifo_tx_data_out <= 2146706943) ##2 (TIMEOUT_TX >= 559) && (TIMEOUT_TX <= 750) ##1 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 7609) && (DATA_CONFIG_REG <= 16369) ##2 (fifo_tx_data_out >= 2033343474) && (fifo_tx_data_out <= 2036694514) ##2 1) |-> (DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (TIMEOUT_TX >= 7922) && (TIMEOUT_TX <= 16355));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13357) && (DATA_CONFIG_REG <= 16369)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6617) && (DATA_CONFIG_REG <= 9501)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6617) && (DATA_CONFIG_REG <= 9501)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6617) && (DATA_CONFIG_REG <= 9501)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6617) && (DATA_CONFIG_REG <= 9501)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 6617) && (DATA_CONFIG_REG <= 9501)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((next_state_tx == 1) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13390) && (DATA_CONFIG_REG <= 16357)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13390) && (DATA_CONFIG_REG <= 16357)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13390) && (DATA_CONFIG_REG <= 16357)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13390) && (DATA_CONFIG_REG <= 16357)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13390) && (DATA_CONFIG_REG <= 16357)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1428362154) && (fifo_tx_data_out <= 2135315966)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1428362154) && (fifo_tx_data_out <= 2135315966)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1428362154) && (fifo_tx_data_out <= 2135315966)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1428362154) && (fifo_tx_data_out <= 2135315966)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1428362154) && (fifo_tx_data_out <= 2135315966)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((next_state_tx == 0) ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SCL ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SDA ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1532) && (DATA_CONFIG_REG <= 2426) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1947815400) && (fifo_tx_data_out <= 2109320187) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8150) && (DATA_CONFIG_REG <= 12020) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2073820663) && (fifo_tx_data_out <= 2126777853) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1947815400) && (fifo_tx_data_out <= 2056018421) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2133870590) && (fifo_tx_data_out <= 2143974911) ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1947815400) && (fifo_tx_data_out <= 1988706285) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2133870590) && (fifo_tx_data_out <= 2135315966) ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2018568688) && (fifo_tx_data_out <= 2100573690) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2018568688) && (fifo_tx_data_out <= 2062986229) ##2 (DATA_CONFIG_REG >= 2627) && (DATA_CONFIG_REG <= 3969) ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (PRESETn) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX == 5940) ##4 1) |-> (next_state_rx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 3559) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (ERROR ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1813331928) && (fifo_tx_data_out <= 1959869417) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 15) && (DATA_CONFIG_REG <= 2883) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (ERROR ##2 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1876044255) && (fifo_tx_data_out <= 1988706285) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 1815) && (DATA_CONFIG_REG <= 3559) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1335980447) && (fifo_tx_data_out <= 1758267857)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1364149154) && (fifo_tx_data_out <= 1848531420)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (ERROR ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1532166070) && (fifo_tx_data_out <= 1848531420)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_full ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (TX_EMPTY ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (fifo_tx_f_empty ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 16369) ##4 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3725) ##2 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SCL && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SDA && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3299) && (DATA_CONFIG_REG <= 6659) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 573) && (TIMEOUT_TX <= 8334) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 5464) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 573) && (TIMEOUT_TX <= 5362) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3969) && (DATA_CONFIG_REG <= 8037) ##3 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 8187) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 421) && (TIMEOUT_TX <= 3441) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 573) && (TIMEOUT_TX <= 3295) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 3175) ##2 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3983) && (DATA_CONFIG_REG <= 8051) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12107) && (DATA_CONFIG_REG <= 16369) ##3 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13500) && (DATA_CONFIG_REG <= 16369) ##3 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 573) && (TIMEOUT_TX <= 4089) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 12638) && (DATA_CONFIG_REG <= 16314) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 573) && (TIMEOUT_TX <= 4306) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 3414) && (DATA_CONFIG_REG <= 6897) ##3 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1592359869) && (fifo_tx_data_out <= 1690844617)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8743) && (DATA_CONFIG_REG <= 12504) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_full ##4 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13289) && (DATA_CONFIG_REG <= 16314) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1714210764) && (fifo_tx_data_out <= 1848531420)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (RX_EMPTY ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (fifo_rx_f_empty ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 13217) && (DATA_CONFIG_REG <= 16369) ##4 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 5612) && (DATA_CONFIG_REG <= 10900) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 5633) && (TIMEOUT_TX <= 11047) ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10758) && (DATA_CONFIG_REG <= 16314) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10472) && (DATA_CONFIG_REG <= 12844) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 5563) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 9575) && (TIMEOUT_TX <= 12808) ##4 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3202) && (TIMEOUT_TX <= 6296) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1514765236) && (fifo_tx_data_out <= 1647358916) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11074) && (TIMEOUT_TX <= 16355) ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 11029) && (DATA_CONFIG_REG <= 12844) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10017) && (DATA_CONFIG_REG <= 13160) ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 8154) && (DATA_CONFIG_REG <= 16314) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (PRESETn) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!SDA_OUT) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1514765236) && (fifo_tx_data_out <= 1626008513) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 1574195131) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 8736) && (TIMEOUT_TX <= 12515) ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 1626008513) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1335980447) && (fifo_tx_data_out <= 1380180900)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 12239) && (TIMEOUT_TX <= 16334) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1764870610) && (fifo_tx_data_out <= 1879319008) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 11221) && (TIMEOUT_TX <= 16334) && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 0) && (TIMEOUT_TX <= 7902) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!RX_EMPTY && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 8051) ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1775500243) && (fifo_tx_data_out <= 1940282855) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 2018568688) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 10935) && (DATA_CONFIG_REG <= 16369) ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 6707) && (TIMEOUT_TX <= 9862) ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1848531420)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1958485481) && (fifo_tx_data_out <= 2104822266) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_rx_f_empty ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1969149930) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!RX_EMPTY ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1764870610) && (fifo_tx_data_out <= 2104822266) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1947815400) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1764870610) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 !fifo_rx_f_full && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1889897953) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((TIMEOUT_TX >= 3761) && (TIMEOUT_TX <= 7655) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 !fifo_tx_f_full && (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) && fifo_tx_f_full ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((DATA_CONFIG_REG >= 0) && (DATA_CONFIG_REG <= 5554) ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!TX_EMPTY && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty && (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (fifo_rx_f_full ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!TX_EMPTY ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!fifo_tx_f_empty ##2 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (fifo_tx_f_full ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((next_state_rx == 0) ##1 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1749192144) && (fifo_tx_data_out <= 1971381739)) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1749192144) && (fifo_tx_data_out <= 1971381739)) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1749192144) && (fifo_tx_data_out <= 1971381739)) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1749192144) && (fifo_tx_data_out <= 1971381739)) |-> SDA_OUT);
assert property(@(posedge PCLK) ((fifo_tx_data_out >= 1749192144) && (fifo_tx_data_out <= 1971381739)) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (SDA ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (SCL ##3 (fifo_tx_data_out >= 1384123813) && (fifo_tx_data_out <= 2117771260) ##1 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) ((next_state_tx == 1) ##4 (fifo_tx_data_out >= 1792664021) && (fifo_tx_data_out <= 1939590631)) |-> (next_state_tx == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!ENABLE_SDA ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##2 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##4 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> (count_send_data == 0));
assert property(@(posedge PCLK) (!ENABLE_SDA ##4 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (PRESETn ##2 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!SDA_OUT ##1 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) (!BR_CLK_O ##3 1) |-> (count_receive_data == 0));
assert property(@(posedge PCLK) (PRESETn ##4 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (PRESETn ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!ENABLE_SDA ##1 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##2 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!BR_CLK_O ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!SDA_OUT ##4 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_send_data == 4095) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (!BR_CLK_O ##4 1) |-> BR_CLK_O);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) (PRESETn ##1 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##3 1) |-> ENABLE_SDA);
assert property(@(posedge PCLK) (!SDA_OUT ##2 1) |-> SDA_OUT);
assert property(@(posedge PCLK) ((count_receive_data == 4095) ##1 1) |-> BR_CLK_O);
endmodule
