
Caisse_enregistreuse-teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000923c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fa8  080093cc  080093cc  0000a3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b374  0800b374  0000d078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b374  0800b374  0000c374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b37c  0800b37c  0000d078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b37c  0800b37c  0000c37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b380  0800b380  0000c380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800b384  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000908  20000078  0800b3fc  0000d078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000980  0800b3fc  0000d980  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c444  00000000  00000000  0000d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041b4  00000000  00000000  000294ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019f0  00000000  00000000  0002d6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001425  00000000  00000000  0002f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d076  00000000  00000000  000304b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000225c6  00000000  00000000  0005d52b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010c763  00000000  00000000  0007faf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018c254  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007698  00000000  00000000  0018c298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00193930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093b4 	.word	0x080093b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080093b4 	.word	0x080093b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <RFID_init>:
static	  int32_t uid_len = 0;

PN532 pn532;

int RFID_init()
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	PN532_I2C_Init(&pn532);
 80005a0:	4810      	ldr	r0, [pc, #64]	@ (80005e4 <RFID_init+0x48>)
 80005a2:	f000 f971 	bl	8000888 <PN532_I2C_Init>
	PN532_GetFirmwareVersion(&pn532, buff);
 80005a6:	4910      	ldr	r1, [pc, #64]	@ (80005e8 <RFID_init+0x4c>)
 80005a8:	480e      	ldr	r0, [pc, #56]	@ (80005e4 <RFID_init+0x48>)
 80005aa:	f001 f885 	bl	80016b8 <PN532_GetFirmwareVersion>
	if (PN532_GetFirmwareVersion(&pn532, buff) == PN532_STATUS_OK)
 80005ae:	490e      	ldr	r1, [pc, #56]	@ (80005e8 <RFID_init+0x4c>)
 80005b0:	480c      	ldr	r0, [pc, #48]	@ (80005e4 <RFID_init+0x48>)
 80005b2:	f001 f881 	bl	80016b8 <PN532_GetFirmwareVersion>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d110      	bne.n	80005de <RFID_init+0x42>
	{
		printf("Found PN532 with firmware version: %d.%d\r\n", buff[1], buff[2]);
 80005bc:	4b0a      	ldr	r3, [pc, #40]	@ (80005e8 <RFID_init+0x4c>)
 80005be:	785b      	ldrb	r3, [r3, #1]
 80005c0:	4619      	mov	r1, r3
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <RFID_init+0x4c>)
 80005c4:	789b      	ldrb	r3, [r3, #2]
 80005c6:	461a      	mov	r2, r3
 80005c8:	4808      	ldr	r0, [pc, #32]	@ (80005ec <RFID_init+0x50>)
 80005ca:	f007 fe15 	bl	80081f8 <iprintf>
	}
	else
	{
		return 0;
	}
	PN532_SamConfiguration(&pn532);
 80005ce:	4805      	ldr	r0, [pc, #20]	@ (80005e4 <RFID_init+0x48>)
 80005d0:	f001 f896 	bl	8001700 <PN532_SamConfiguration>
	printf("Waiting for RFID/NFC card...\r\n");
 80005d4:	4806      	ldr	r0, [pc, #24]	@ (80005f0 <RFID_init+0x54>)
 80005d6:	f007 fe7f 	bl	80082d8 <puts>
	return 1;
 80005da:	2301      	movs	r3, #1
 80005dc:	e000      	b.n	80005e0 <RFID_init+0x44>
		return 0;
 80005de:	2300      	movs	r3, #0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	200001a4 	.word	0x200001a4
 80005e8:	20000094 	.word	0x20000094
 80005ec:	080093cc 	.word	0x080093cc
 80005f0:	080093f8 	.word	0x080093f8

080005f4 <RFID_Get_UID_Card>:

int RFID_Get_UID_Card()
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
	// Check if a card is available to read
	//ajouter gestion erreur avec time out peut Ãªtre
	uid_len = PN532_ReadPassiveTarget(&pn532, uid, PN532_MIFARE_ISO14443A, 1000);
 80005fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005fe:	2200      	movs	r2, #0
 8000600:	4916      	ldr	r1, [pc, #88]	@ (800065c <RFID_Get_UID_Card+0x68>)
 8000602:	4817      	ldr	r0, [pc, #92]	@ (8000660 <RFID_Get_UID_Card+0x6c>)
 8000604:	f001 f89e 	bl	8001744 <PN532_ReadPassiveTarget>
 8000608:	4603      	mov	r3, r0
 800060a:	4a16      	ldr	r2, [pc, #88]	@ (8000664 <RFID_Get_UID_Card+0x70>)
 800060c:	6013      	str	r3, [r2, #0]
	if (uid_len == PN532_STATUS_ERROR) {
 800060e:	4b15      	ldr	r3, [pc, #84]	@ (8000664 <RFID_Get_UID_Card+0x70>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000616:	d104      	bne.n	8000622 <RFID_Get_UID_Card+0x2e>
		printf(".");
 8000618:	202e      	movs	r0, #46	@ 0x2e
 800061a:	f007 fdff 	bl	800821c <putchar>
			printf("%02x ", uid[i]);
		}
		printf("\r\n");
		return 1;
	}
	return 1;
 800061e:	2301      	movs	r3, #1
 8000620:	e018      	b.n	8000654 <RFID_Get_UID_Card+0x60>
		printf("Found card with UID: ");
 8000622:	4811      	ldr	r0, [pc, #68]	@ (8000668 <RFID_Get_UID_Card+0x74>)
 8000624:	f007 fde8 	bl	80081f8 <iprintf>
		for (uint8_t i = 0; i < uid_len; i++)
 8000628:	2300      	movs	r3, #0
 800062a:	71fb      	strb	r3, [r7, #7]
 800062c:	e009      	b.n	8000642 <RFID_Get_UID_Card+0x4e>
			printf("%02x ", uid[i]);
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4a0a      	ldr	r2, [pc, #40]	@ (800065c <RFID_Get_UID_Card+0x68>)
 8000632:	5cd3      	ldrb	r3, [r2, r3]
 8000634:	4619      	mov	r1, r3
 8000636:	480d      	ldr	r0, [pc, #52]	@ (800066c <RFID_Get_UID_Card+0x78>)
 8000638:	f007 fdde 	bl	80081f8 <iprintf>
		for (uint8_t i = 0; i < uid_len; i++)
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	3301      	adds	r3, #1
 8000640:	71fb      	strb	r3, [r7, #7]
 8000642:	79fa      	ldrb	r2, [r7, #7]
 8000644:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <RFID_Get_UID_Card+0x70>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	429a      	cmp	r2, r3
 800064a:	dbf0      	blt.n	800062e <RFID_Get_UID_Card+0x3a>
		printf("\r\n");
 800064c:	4808      	ldr	r0, [pc, #32]	@ (8000670 <RFID_Get_UID_Card+0x7c>)
 800064e:	f007 fe43 	bl	80082d8 <puts>
		return 1;
 8000652:	2301      	movs	r3, #1
}
 8000654:	4618      	mov	r0, r3
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000194 	.word	0x20000194
 8000660:	200001a4 	.word	0x200001a4
 8000664:	200001a0 	.word	0x200001a0
 8000668:	08009418 	.word	0x08009418
 800066c:	08009430 	.word	0x08009430
 8000670:	08009438 	.word	0x08009438

08000674 <PN532_Reset>:
extern I2C_HandleTypeDef hi2c1;

/**************************************************************************
 * Reset and Log implements
 **************************************************************************/
int PN532_Reset(void) {
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(PN532_RST_GPIO_Port, PN532_RST_Pin, GPIO_PIN_SET);
 8000678:	2201      	movs	r2, #1
 800067a:	2101      	movs	r1, #1
 800067c:	480c      	ldr	r0, [pc, #48]	@ (80006b0 <PN532_Reset+0x3c>)
 800067e:	f003 fa9d 	bl	8003bbc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000682:	2064      	movs	r0, #100	@ 0x64
 8000684:	f001 ff98 	bl	80025b8 <HAL_Delay>
    HAL_GPIO_WritePin(PN532_RST_GPIO_Port, PN532_RST_Pin, GPIO_PIN_RESET);
 8000688:	2200      	movs	r2, #0
 800068a:	2101      	movs	r1, #1
 800068c:	4808      	ldr	r0, [pc, #32]	@ (80006b0 <PN532_Reset+0x3c>)
 800068e:	f003 fa95 	bl	8003bbc <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000692:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000696:	f001 ff8f 	bl	80025b8 <HAL_Delay>
    HAL_GPIO_WritePin(PN532_RST_GPIO_Port, PN532_RST_Pin, GPIO_PIN_SET);
 800069a:	2201      	movs	r2, #1
 800069c:	2101      	movs	r1, #1
 800069e:	4804      	ldr	r0, [pc, #16]	@ (80006b0 <PN532_Reset+0x3c>)
 80006a0:	f003 fa8c 	bl	8003bbc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80006a4:	2064      	movs	r0, #100	@ 0x64
 80006a6:	f001 ff87 	bl	80025b8 <HAL_Delay>
    return PN532_STATUS_OK;
 80006aa:	2300      	movs	r3, #0
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	48000400 	.word	0x48000400

080006b4 <PN532_Log>:

void PN532_Log(const char* log) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
    printf("%s\r\n", log);
 80006bc:	6879      	ldr	r1, [r7, #4]
 80006be:	4803      	ldr	r0, [pc, #12]	@ (80006cc <PN532_Log+0x18>)
 80006c0:	f007 fd9a 	bl	80081f8 <iprintf>
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	08009478 	.word	0x08009478

080006d0 <i2c_read>:
 * End: Reset and Log implements
 **************************************************************************/
/**************************************************************************
 * I2C
 **************************************************************************/
void i2c_read(uint8_t* data, uint16_t count) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af02      	add	r7, sp, #8
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	460b      	mov	r3, r1
 80006da:	807b      	strh	r3, [r7, #2]
    HAL_I2C_Master_Receive(&hi2c1, _I2C_ADDRESS, data, count, _I2C_TIMEOUT);
 80006dc:	887b      	ldrh	r3, [r7, #2]
 80006de:	220a      	movs	r2, #10
 80006e0:	9200      	str	r2, [sp, #0]
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	2148      	movs	r1, #72	@ 0x48
 80006e6:	4803      	ldr	r0, [pc, #12]	@ (80006f4 <i2c_read+0x24>)
 80006e8:	f003 fc34 	bl	8003f54 <HAL_I2C_Master_Receive>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000220 	.word	0x20000220

080006f8 <i2c_write>:

void i2c_write(uint8_t* data, uint16_t count) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af02      	add	r7, sp, #8
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	460b      	mov	r3, r1
 8000702:	807b      	strh	r3, [r7, #2]
    HAL_I2C_Master_Transmit(&hi2c1, _I2C_ADDRESS, data, count, _I2C_TIMEOUT);
 8000704:	887b      	ldrh	r3, [r7, #2]
 8000706:	220a      	movs	r2, #10
 8000708:	9200      	str	r2, [sp, #0]
 800070a:	687a      	ldr	r2, [r7, #4]
 800070c:	2148      	movs	r1, #72	@ 0x48
 800070e:	4803      	ldr	r0, [pc, #12]	@ (800071c <i2c_write+0x24>)
 8000710:	f003 fb08 	bl	8003d24 <HAL_I2C_Master_Transmit>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000220 	.word	0x20000220

08000720 <PN532_I2C_ReadData>:

int PN532_I2C_ReadData(uint8_t* data, uint16_t count) {
 8000720:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000724:	b087      	sub	sp, #28
 8000726:	af00      	add	r7, sp, #0
 8000728:	6078      	str	r0, [r7, #4]
 800072a:	460b      	mov	r3, r1
 800072c:	807b      	strh	r3, [r7, #2]
 800072e:	466b      	mov	r3, sp
 8000730:	461e      	mov	r6, r3
    uint8_t status[] = {0x00};
 8000732:	2300      	movs	r3, #0
 8000734:	723b      	strb	r3, [r7, #8]
    uint8_t frame[count + 1];
 8000736:	887b      	ldrh	r3, [r7, #2]
 8000738:	1c59      	adds	r1, r3, #1
 800073a:	1e4b      	subs	r3, r1, #1
 800073c:	613b      	str	r3, [r7, #16]
 800073e:	460a      	mov	r2, r1
 8000740:	2300      	movs	r3, #0
 8000742:	4690      	mov	r8, r2
 8000744:	4699      	mov	r9, r3
 8000746:	f04f 0200 	mov.w	r2, #0
 800074a:	f04f 0300 	mov.w	r3, #0
 800074e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000752:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000756:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800075a:	460a      	mov	r2, r1
 800075c:	2300      	movs	r3, #0
 800075e:	4614      	mov	r4, r2
 8000760:	461d      	mov	r5, r3
 8000762:	f04f 0200 	mov.w	r2, #0
 8000766:	f04f 0300 	mov.w	r3, #0
 800076a:	00eb      	lsls	r3, r5, #3
 800076c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000770:	00e2      	lsls	r2, r4, #3
 8000772:	460b      	mov	r3, r1
 8000774:	3307      	adds	r3, #7
 8000776:	08db      	lsrs	r3, r3, #3
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	ebad 0d03 	sub.w	sp, sp, r3
 800077e:	466b      	mov	r3, sp
 8000780:	3300      	adds	r3, #0
 8000782:	60fb      	str	r3, [r7, #12]
    i2c_read(status, sizeof(status));
 8000784:	f107 0308 	add.w	r3, r7, #8
 8000788:	2101      	movs	r1, #1
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ffa0 	bl	80006d0 <i2c_read>
    if (status[0] != PN532_I2C_READY) {
 8000790:	7a3b      	ldrb	r3, [r7, #8]
 8000792:	2b01      	cmp	r3, #1
 8000794:	d002      	beq.n	800079c <PN532_I2C_ReadData+0x7c>
        return PN532_STATUS_ERROR;
 8000796:	f04f 33ff 	mov.w	r3, #4294967295
 800079a:	e01a      	b.n	80007d2 <PN532_I2C_ReadData+0xb2>
    }
    i2c_read(frame, count + 1);
 800079c:	887b      	ldrh	r3, [r7, #2]
 800079e:	3301      	adds	r3, #1
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	4619      	mov	r1, r3
 80007a4:	68f8      	ldr	r0, [r7, #12]
 80007a6:	f7ff ff93 	bl	80006d0 <i2c_read>
    for (uint8_t i = 0; i < count; i++) {
 80007aa:	2300      	movs	r3, #0
 80007ac:	75fb      	strb	r3, [r7, #23]
 80007ae:	e00a      	b.n	80007c6 <PN532_I2C_ReadData+0xa6>
        data[i] = frame[i + 1];
 80007b0:	7dfb      	ldrb	r3, [r7, #23]
 80007b2:	1c5a      	adds	r2, r3, #1
 80007b4:	7dfb      	ldrb	r3, [r7, #23]
 80007b6:	6879      	ldr	r1, [r7, #4]
 80007b8:	440b      	add	r3, r1
 80007ba:	68f9      	ldr	r1, [r7, #12]
 80007bc:	5c8a      	ldrb	r2, [r1, r2]
 80007be:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < count; i++) {
 80007c0:	7dfb      	ldrb	r3, [r7, #23]
 80007c2:	3301      	adds	r3, #1
 80007c4:	75fb      	strb	r3, [r7, #23]
 80007c6:	7dfb      	ldrb	r3, [r7, #23]
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	887a      	ldrh	r2, [r7, #2]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d8ef      	bhi.n	80007b0 <PN532_I2C_ReadData+0x90>
    }
    return PN532_STATUS_OK;
 80007d0:	2300      	movs	r3, #0
 80007d2:	46b5      	mov	sp, r6
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	371c      	adds	r7, #28
 80007d8:	46bd      	mov	sp, r7
 80007da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080007de <PN532_I2C_WriteData>:

int PN532_I2C_WriteData(uint8_t *data, uint16_t count) {
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
 80007e6:	460b      	mov	r3, r1
 80007e8:	807b      	strh	r3, [r7, #2]
    i2c_write(data, count);
 80007ea:	887b      	ldrh	r3, [r7, #2]
 80007ec:	4619      	mov	r1, r3
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff ff82 	bl	80006f8 <i2c_write>
    return PN532_STATUS_OK;
 80007f4:	2300      	movs	r3, #0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <PN532_I2C_WaitReady>:

bool PN532_I2C_WaitReady(uint32_t timeout) {
 80007fe:	b580      	push	{r7, lr}
 8000800:	b084      	sub	sp, #16
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
    uint8_t status[] = {0x00};
 8000806:	2300      	movs	r3, #0
 8000808:	723b      	strb	r3, [r7, #8]
    uint32_t tickstart = HAL_GetTick();
 800080a:	f001 fec9 	bl	80025a0 <HAL_GetTick>
 800080e:	60f8      	str	r0, [r7, #12]
    while (HAL_GetTick() - tickstart < timeout) {
 8000810:	e00d      	b.n	800082e <PN532_I2C_WaitReady+0x30>
        i2c_read(status, sizeof(status));
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	2101      	movs	r1, #1
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff59 	bl	80006d0 <i2c_read>
        if (status[0] == PN532_I2C_READY) {
 800081e:	7a3b      	ldrb	r3, [r7, #8]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d101      	bne.n	8000828 <PN532_I2C_WaitReady+0x2a>
            return true;
 8000824:	2301      	movs	r3, #1
 8000826:	e00b      	b.n	8000840 <PN532_I2C_WaitReady+0x42>
        } else {
            HAL_Delay(5);
 8000828:	2005      	movs	r0, #5
 800082a:	f001 fec5 	bl	80025b8 <HAL_Delay>
    while (HAL_GetTick() - tickstart < timeout) {
 800082e:	f001 feb7 	bl	80025a0 <HAL_GetTick>
 8000832:	4602      	mov	r2, r0
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	1ad3      	subs	r3, r2, r3
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	429a      	cmp	r2, r3
 800083c:	d8e9      	bhi.n	8000812 <PN532_I2C_WaitReady+0x14>
        }
    }
    return false;
 800083e:	2300      	movs	r3, #0
}
 8000840:	4618      	mov	r0, r3
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <PN532_I2C_Wakeup>:

int PN532_I2C_Wakeup(void) {
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
    // TODO
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_SET);
 800084c:	2201      	movs	r2, #1
 800084e:	2102      	movs	r1, #2
 8000850:	480c      	ldr	r0, [pc, #48]	@ (8000884 <PN532_I2C_Wakeup+0x3c>)
 8000852:	f003 f9b3 	bl	8003bbc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000856:	2064      	movs	r0, #100	@ 0x64
 8000858:	f001 feae 	bl	80025b8 <HAL_Delay>
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	2102      	movs	r1, #2
 8000860:	4808      	ldr	r0, [pc, #32]	@ (8000884 <PN532_I2C_Wakeup+0x3c>)
 8000862:	f003 f9ab 	bl	8003bbc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000866:	2064      	movs	r0, #100	@ 0x64
 8000868:	f001 fea6 	bl	80025b8 <HAL_Delay>
    HAL_GPIO_WritePin(PN532_REQ_GPIO_Port, PN532_REQ_Pin, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	2102      	movs	r1, #2
 8000870:	4804      	ldr	r0, [pc, #16]	@ (8000884 <PN532_I2C_Wakeup+0x3c>)
 8000872:	f003 f9a3 	bl	8003bbc <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000876:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800087a:	f001 fe9d 	bl	80025b8 <HAL_Delay>
    return PN532_STATUS_OK;
 800087e:	2300      	movs	r3, #0
}
 8000880:	4618      	mov	r0, r3
 8000882:	bd80      	pop	{r7, pc}
 8000884:	48000400 	.word	0x48000400

08000888 <PN532_I2C_Init>:

void PN532_I2C_Init(PN532* pn532) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
    // init the pn532 functions
    pn532->reset =  PN532_Reset;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a0c      	ldr	r2, [pc, #48]	@ (80008c4 <PN532_I2C_Init+0x3c>)
 8000894:	601a      	str	r2, [r3, #0]
    pn532->read_data = PN532_I2C_ReadData;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <PN532_I2C_Init+0x40>)
 800089a:	605a      	str	r2, [r3, #4]
    pn532->write_data = PN532_I2C_WriteData;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4a0b      	ldr	r2, [pc, #44]	@ (80008cc <PN532_I2C_Init+0x44>)
 80008a0:	609a      	str	r2, [r3, #8]
    pn532->wait_ready = PN532_I2C_WaitReady;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <PN532_I2C_Init+0x48>)
 80008a6:	60da      	str	r2, [r3, #12]
    pn532->wakeup = PN532_I2C_Wakeup;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	4a0a      	ldr	r2, [pc, #40]	@ (80008d4 <PN532_I2C_Init+0x4c>)
 80008ac:	611a      	str	r2, [r3, #16]
    pn532->log = PN532_Log;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a09      	ldr	r2, [pc, #36]	@ (80008d8 <PN532_I2C_Init+0x50>)
 80008b2:	615a      	str	r2, [r3, #20]

    // hardware wakeup
    pn532->wakeup();
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	691b      	ldr	r3, [r3, #16]
 80008b8:	4798      	blx	r3
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	08000675 	.word	0x08000675
 80008c8:	08000721 	.word	0x08000721
 80008cc:	080007df 	.word	0x080007df
 80008d0:	080007ff 	.word	0x080007ff
 80008d4:	08000849 	.word	0x08000849
 80008d8:	080006b5 	.word	0x080006b5

080008dc <Initialisation>:
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
};

int Initialisation(){
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
	SSD1306_Init (); // initialise the display
 80008e0:	f000 ff8a 	bl	80017f8 <SSD1306_Init>
	SSD1306_GotoXY (14,19);
 80008e4:	2113      	movs	r1, #19
 80008e6:	200e      	movs	r0, #14
 80008e8:	f001 f8f0 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts ("K_HESS Reader", &Font_16x26, 1);
 80008ec:	2201      	movs	r2, #1
 80008ee:	4909      	ldr	r1, [pc, #36]	@ (8000914 <Initialisation+0x38>)
 80008f0:	4809      	ldr	r0, [pc, #36]	@ (8000918 <Initialisation+0x3c>)
 80008f2:	f001 f97f 	bl	8001bf4 <SSD1306_Puts>
	SSD1306_GotoXY (10,50); // goto 10, 50
 80008f6:	2132      	movs	r1, #50	@ 0x32
 80008f8:	200a      	movs	r0, #10
 80008fa:	f001 f8e7 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts ("by Matis Garbez", &Font_7x10, 1);
 80008fe:	2201      	movs	r2, #1
 8000900:	4906      	ldr	r1, [pc, #24]	@ (800091c <Initialisation+0x40>)
 8000902:	4807      	ldr	r0, [pc, #28]	@ (8000920 <Initialisation+0x44>)
 8000904:	f001 f976 	bl	8001bf4 <SSD1306_Puts>
	SSD1306_UpdateScreen(); // update screen
 8000908:	f001 f83a 	bl	8001980 <SSD1306_UpdateScreen>
	return 1;
 800090c:	2301      	movs	r3, #1
}
 800090e:	4618      	mov	r0, r3
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000008 	.word	0x20000008
 8000918:	08009480 	.word	0x08009480
 800091c:	20000000 	.word	0x20000000
 8000920:	08009490 	.word	0x08009490

08000924 <Default_Use>:

int Default_Use(){
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af02      	add	r7, sp, #8
	SSD1306_Init();
 800092a:	f000 ff65 	bl	80017f8 <SSD1306_Init>
	SSD1306_DrawBitmap(63, 0, logo_battery_25, 64, 32, 1);
 800092e:	2301      	movs	r3, #1
 8000930:	9301      	str	r3, [sp, #4]
 8000932:	2320      	movs	r3, #32
 8000934:	9300      	str	r3, [sp, #0]
 8000936:	2340      	movs	r3, #64	@ 0x40
 8000938:	4a16      	ldr	r2, [pc, #88]	@ (8000994 <Default_Use+0x70>)
 800093a:	2100      	movs	r1, #0
 800093c:	203f      	movs	r0, #63	@ 0x3f
 800093e:	f001 f97e 	bl	8001c3e <SSD1306_DrawBitmap>
	SSD1306_DrawBitmap(0, 0, logo_bluetooth, 64, 32, 1);
 8000942:	2301      	movs	r3, #1
 8000944:	9301      	str	r3, [sp, #4]
 8000946:	2320      	movs	r3, #32
 8000948:	9300      	str	r3, [sp, #0]
 800094a:	2340      	movs	r3, #64	@ 0x40
 800094c:	4a12      	ldr	r2, [pc, #72]	@ (8000998 <Default_Use+0x74>)
 800094e:	2100      	movs	r1, #0
 8000950:	2000      	movs	r0, #0
 8000952:	f001 f974 	bl	8001c3e <SSD1306_DrawBitmap>
	SSD1306_GotoXY (55,54); // goto 10, 50
 8000956:	2136      	movs	r1, #54	@ 0x36
 8000958:	2037      	movs	r0, #55	@ 0x37
 800095a:	f001 f8b7 	bl	8001acc <SSD1306_GotoXY>
	//heure
	int heure = 12;
 800095e:	230c      	movs	r3, #12
 8000960:	60fb      	str	r3, [r7, #12]
	int minute = 00;
 8000962:	2300      	movs	r3, #0
 8000964:	60bb      	str	r3, [r7, #8]

	char time_str[6];
	sprintf(time_str, "%02d:%02d", heure, minute);
 8000966:	4638      	mov	r0, r7
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	68fa      	ldr	r2, [r7, #12]
 800096c:	490b      	ldr	r1, [pc, #44]	@ (800099c <Default_Use+0x78>)
 800096e:	f007 fcbb 	bl	80082e8 <siprintf>

	SSD1306_GotoXY(50, 50);  // Position X, Y
 8000972:	2132      	movs	r1, #50	@ 0x32
 8000974:	2032      	movs	r0, #50	@ 0x32
 8000976:	f001 f8a9 	bl	8001acc <SSD1306_GotoXY>
	SSD1306_Puts(time_str, &Font_7x10, 1);
 800097a:	463b      	mov	r3, r7
 800097c:	2201      	movs	r2, #1
 800097e:	4908      	ldr	r1, [pc, #32]	@ (80009a0 <Default_Use+0x7c>)
 8000980:	4618      	mov	r0, r3
 8000982:	f001 f937 	bl	8001bf4 <SSD1306_Puts>
	SSD1306_UpdateScreen(); // update screen<p style="margin:0;"></p>  while (1) { }
 8000986:	f000 fffb 	bl	8001980 <SSD1306_UpdateScreen>
	return 1;
 800098a:	2301      	movs	r3, #1
};
 800098c:	4618      	mov	r0, r3
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	08009638 	.word	0x08009638
 8000998:	08009738 	.word	0x08009738
 800099c:	080094a0 	.word	0x080094a0
 80009a0:	20000000 	.word	0x20000000

080009a4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08a      	sub	sp, #40	@ 0x28
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
 80009c2:	611a      	str	r2, [r3, #16]
 80009c4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009c8:	4a2f      	ldr	r2, [pc, #188]	@ (8000a88 <MX_ADC1_Init+0xe4>)
 80009ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009de:	4b29      	ldr	r3, [pc, #164]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009e4:	4b27      	ldr	r3, [pc, #156]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009ea:	4b26      	ldr	r3, [pc, #152]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009f0:	4b24      	ldr	r3, [pc, #144]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80009f6:	4b23      	ldr	r3, [pc, #140]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009fc:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a04:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a10:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a18:	4b1a      	ldr	r3, [pc, #104]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a1e:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a26:	4817      	ldr	r0, [pc, #92]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a28:	f001 ff76 	bl	8002918 <HAL_ADC_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000a32:	f000 fb44 	bl	80010be <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a3a:	f107 031c 	add.w	r3, r7, #28
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4810      	ldr	r0, [pc, #64]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a42:	f002 fcd1 	bl	80033e8 <HAL_ADCEx_MultiModeConfigChannel>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a4c:	f000 fb37 	bl	80010be <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a50:	4b0e      	ldr	r3, [pc, #56]	@ (8000a8c <MX_ADC1_Init+0xe8>)
 8000a52:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a54:	2306      	movs	r3, #6
 8000a56:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a5c:	237f      	movs	r3, #127	@ 0x7f
 8000a5e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a60:	2304      	movs	r3, #4
 8000a62:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <MX_ADC1_Init+0xe0>)
 8000a6e:	f002 f8a3 	bl	8002bb8 <HAL_ADC_ConfigChannel>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000a78:	f000 fb21 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a7c:	bf00      	nop
 8000a7e:	3728      	adds	r7, #40	@ 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	200001bc 	.word	0x200001bc
 8000a88:	50040000 	.word	0x50040000
 8000a8c:	08600004 	.word	0x08600004

08000a90 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b0ac      	sub	sp, #176	@ 0xb0
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	2288      	movs	r2, #136	@ 0x88
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f007 fd13 	bl	80084dc <memset>
  if(adcHandle->Instance==ADC1)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a27      	ldr	r2, [pc, #156]	@ (8000b58 <HAL_ADC_MspInit+0xc8>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d146      	bne.n	8000b4e <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ac0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ac4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000ac6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000aca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000ad6:	2308      	movs	r3, #8
 8000ad8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ada:	2307      	movs	r3, #7
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000ae6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000aea:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4618      	mov	r0, r3
 8000af2:	f004 fdb3 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000afc:	f000 fadf 	bl	80010be <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b00:	4b16      	ldr	r3, [pc, #88]	@ (8000b5c <HAL_ADC_MspInit+0xcc>)
 8000b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b04:	4a15      	ldr	r2, [pc, #84]	@ (8000b5c <HAL_ADC_MspInit+0xcc>)
 8000b06:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b0c:	4b13      	ldr	r3, [pc, #76]	@ (8000b5c <HAL_ADC_MspInit+0xcc>)
 8000b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b18:	4b10      	ldr	r3, [pc, #64]	@ (8000b5c <HAL_ADC_MspInit+0xcc>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b5c <HAL_ADC_MspInit+0xcc>)
 8000b1e:	f043 0304 	orr.w	r3, r3, #4
 8000b22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b24:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <HAL_ADC_MspInit+0xcc>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b30:	2302      	movs	r3, #2
 8000b32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b36:	230b      	movs	r3, #11
 8000b38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b42:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b46:	4619      	mov	r1, r3
 8000b48:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <HAL_ADC_MspInit+0xd0>)
 8000b4a:	f002 fe8d 	bl	8003868 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b4e:	bf00      	nop
 8000b50:	37b0      	adds	r7, #176	@ 0xb0
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	50040000 	.word	0x50040000
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	48000800 	.word	0x48000800

08000b64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08a      	sub	sp, #40	@ 0x28
 8000b68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
 8000b78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7a:	4b77      	ldr	r3, [pc, #476]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7e:	4a76      	ldr	r2, [pc, #472]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000b80:	f043 0304 	orr.w	r3, r3, #4
 8000b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b86:	4b74      	ldr	r3, [pc, #464]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8a:	f003 0304 	and.w	r3, r3, #4
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b92:	4b71      	ldr	r3, [pc, #452]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b96:	4a70      	ldr	r2, [pc, #448]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000b98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b9e:	4b6e      	ldr	r3, [pc, #440]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000baa:	4b6b      	ldr	r3, [pc, #428]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bae:	4a6a      	ldr	r2, [pc, #424]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb6:	4b68      	ldr	r3, [pc, #416]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	60bb      	str	r3, [r7, #8]
 8000bc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc2:	4b65      	ldr	r3, [pc, #404]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc6:	4a64      	ldr	r2, [pc, #400]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bc8:	f043 0302 	orr.w	r3, r3, #2
 8000bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bce:	4b62      	ldr	r3, [pc, #392]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bda:	4b5f      	ldr	r3, [pc, #380]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bde:	4a5e      	ldr	r2, [pc, #376]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000be0:	f043 0308 	orr.w	r3, r3, #8
 8000be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be6:	4b5c      	ldr	r3, [pc, #368]	@ (8000d58 <MX_GPIO_Init+0x1f4>)
 8000be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bea:	f003 0308 	and.w	r3, r3, #8
 8000bee:	603b      	str	r3, [r7, #0]
 8000bf0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, green_Pin|Col4_Pin, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8000bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bfc:	f002 ffde 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PN532_RST_Pin|PN532_REQ_Pin|Col3_Pin|Col1_Pin
 8000c00:	2200      	movs	r2, #0
 8000c02:	21bb      	movs	r1, #187	@ 0xbb
 8000c04:	4855      	ldr	r0, [pc, #340]	@ (8000d5c <MX_GPIO_Init+0x1f8>)
 8000c06:	f002 ffd9 	bl	8003bbc <HAL_GPIO_WritePin>
                          |Col2_Pin|RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nCS_GPIO_Port, nCS_Pin, GPIO_PIN_SET);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c14:	f002 ffd2 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c1e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c24:	2301      	movs	r3, #1
 8000c26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	484c      	ldr	r0, [pc, #304]	@ (8000d60 <MX_GPIO_Init+0x1fc>)
 8000c30:	f002 fe1a 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : green_Pin */
  GPIO_InitStruct.Pin = green_Pin;
 8000c34:	2320      	movs	r3, #32
 8000c36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(green_GPIO_Port, &GPIO_InitStruct);
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c4e:	f002 fe0b 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PN532_RST_Pin PN532_REQ_Pin */
  GPIO_InitStruct.Pin = PN532_RST_Pin|PN532_REQ_Pin;
 8000c52:	2303      	movs	r3, #3
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c56:	2301      	movs	r3, #1
 8000c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	4619      	mov	r1, r3
 8000c68:	483c      	ldr	r0, [pc, #240]	@ (8000d5c <MX_GPIO_Init+0x1f8>)
 8000c6a:	f002 fdfd 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row4_Pin */
  GPIO_InitStruct.Pin = Row4_Pin;
 8000c6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Row4_GPIO_Port, &GPIO_InitStruct);
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	4619      	mov	r1, r3
 8000c82:	4836      	ldr	r0, [pc, #216]	@ (8000d5c <MX_GPIO_Init+0x1f8>)
 8000c84:	f002 fdf0 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row1_Pin */
  GPIO_InitStruct.Pin = Row1_Pin;
 8000c88:	2380      	movs	r3, #128	@ 0x80
 8000c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c90:	2302      	movs	r3, #2
 8000c92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Row1_GPIO_Port, &GPIO_InitStruct);
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4831      	ldr	r0, [pc, #196]	@ (8000d60 <MX_GPIO_Init+0x1fc>)
 8000c9c:	f002 fde4 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row3_Pin Row2_Pin */
  GPIO_InitStruct.Pin = Row3_Pin|Row2_Pin;
 8000ca0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000caa:	2302      	movs	r3, #2
 8000cac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb8:	f002 fdd6 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col4_Pin */
  GPIO_InitStruct.Pin = Col4_Pin;
 8000cbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Col4_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd8:	f002 fdc6 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : nCS_Pin */
  GPIO_InitStruct.Pin = nCS_Pin;
 8000cdc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cea:	2302      	movs	r3, #2
 8000cec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(nCS_GPIO_Port, &GPIO_InitStruct);
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf8:	f002 fdb6 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_Pin */
  GPIO_InitStruct.Pin = IRQ_Pin;
 8000cfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_GPIO_Port, &GPIO_InitStruct);
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4813      	ldr	r0, [pc, #76]	@ (8000d60 <MX_GPIO_Init+0x1fc>)
 8000d12:	f002 fda9 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col3_Pin Col1_Pin Col2_Pin */
  GPIO_InitStruct.Pin = Col3_Pin|Col1_Pin|Col2_Pin;
 8000d16:	2338      	movs	r3, #56	@ 0x38
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d22:	2300      	movs	r3, #0
 8000d24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	480b      	ldr	r0, [pc, #44]	@ (8000d5c <MX_GPIO_Init+0x1f8>)
 8000d2e:	f002 fd9b 	bl	8003868 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8000d32:	2380      	movs	r3, #128	@ 0x80
 8000d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8000d42:	f107 0314 	add.w	r3, r7, #20
 8000d46:	4619      	mov	r1, r3
 8000d48:	4804      	ldr	r0, [pc, #16]	@ (8000d5c <MX_GPIO_Init+0x1f8>)
 8000d4a:	f002 fd8d 	bl	8003868 <HAL_GPIO_Init>

}
 8000d4e:	bf00      	nop
 8000d50:	3728      	adds	r7, #40	@ 0x28
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	48000400 	.word	0x48000400
 8000d60:	48000800 	.word	0x48000800

08000d64 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
	{
		Error_Handler();
	}*/
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d68:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ddc <MX_I2C1_Init+0x78>)
 8000d6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d70:	4a1b      	ldr	r2, [pc, #108]	@ (8000de0 <MX_I2C1_Init+0x7c>)
 8000d72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d74:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d7a:	4b17      	ldr	r3, [pc, #92]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d86:	4b14      	ldr	r3, [pc, #80]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d8c:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d92:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d98:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d9e:	480e      	ldr	r0, [pc, #56]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000da0:	f002 ff24 	bl	8003bec <HAL_I2C_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000daa:	f000 f988 	bl	80010be <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dae:	2100      	movs	r1, #0
 8000db0:	4809      	ldr	r0, [pc, #36]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000db2:	f003 fd57 	bl	8004864 <HAL_I2CEx_ConfigAnalogFilter>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000dbc:	f000 f97f 	bl	80010be <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <MX_I2C1_Init+0x74>)
 8000dc4:	f003 fd99 	bl	80048fa <HAL_I2CEx_ConfigDigitalFilter>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dce:	f000 f976 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000220 	.word	0x20000220
 8000ddc:	40005400 	.word	0x40005400
 8000de0:	10d19ce4 	.word	0x10d19ce4

08000de4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000de8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000dea:	4a1c      	ldr	r2, [pc, #112]	@ (8000e5c <MX_I2C2_Init+0x78>)
 8000dec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F12981;
 8000dee:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000df0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e60 <MX_I2C2_Init+0x7c>)
 8000df2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dfa:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e00:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e12:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e18:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e1e:	480e      	ldr	r0, [pc, #56]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e20:	f002 fee4 	bl	8003bec <HAL_I2C_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e2a:	f000 f948 	bl	80010be <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e32:	f003 fd17 	bl	8004864 <HAL_I2CEx_ConfigAnalogFilter>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e3c:	f000 f93f 	bl	80010be <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e40:	2100      	movs	r1, #0
 8000e42:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <MX_I2C2_Init+0x74>)
 8000e44:	f003 fd59 	bl	80048fa <HAL_I2CEx_ConfigDigitalFilter>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000e4e:	f000 f936 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000274 	.word	0x20000274
 8000e5c:	40005800 	.word	0x40005800
 8000e60:	00f12981 	.word	0x00f12981

08000e64 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b0ae      	sub	sp, #184	@ 0xb8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e7c:	f107 031c 	add.w	r3, r7, #28
 8000e80:	2288      	movs	r2, #136	@ 0x88
 8000e82:	2100      	movs	r1, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f007 fb29 	bl	80084dc <memset>
  if(i2cHandle->Instance==I2C1)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a42      	ldr	r2, [pc, #264]	@ (8000f98 <HAL_I2C_MspInit+0x134>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d13c      	bne.n	8000f0e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e94:	2340      	movs	r3, #64	@ 0x40
 8000e96:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e9c:	f107 031c 	add.w	r3, r7, #28
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f004 fbdb 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000eac:	f000 f907 	bl	80010be <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb0:	4b3a      	ldr	r3, [pc, #232]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000eb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb4:	4a39      	ldr	r2, [pc, #228]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000eb6:	f043 0302 	orr.w	r3, r3, #2
 8000eba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ebc:	4b37      	ldr	r3, [pc, #220]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	61bb      	str	r3, [r7, #24]
 8000ec6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000ec8:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000ecc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ed0:	2312      	movs	r3, #18
 8000ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000edc:	2303      	movs	r3, #3
 8000ede:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ee2:	2304      	movs	r3, #4
 8000ee4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000eec:	4619      	mov	r1, r3
 8000eee:	482c      	ldr	r0, [pc, #176]	@ (8000fa0 <HAL_I2C_MspInit+0x13c>)
 8000ef0:	f002 fcba 	bl	8003868 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ef4:	4b29      	ldr	r3, [pc, #164]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef8:	4a28      	ldr	r2, [pc, #160]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000efa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000efe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f00:	4b26      	ldr	r3, [pc, #152]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f08:	617b      	str	r3, [r7, #20]
 8000f0a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000f0c:	e040      	b.n	8000f90 <HAL_I2C_MspInit+0x12c>
  else if(i2cHandle->Instance==I2C2)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a24      	ldr	r2, [pc, #144]	@ (8000fa4 <HAL_I2C_MspInit+0x140>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d13b      	bne.n	8000f90 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000f18:	2380      	movs	r3, #128	@ 0x80
 8000f1a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f20:	f107 031c 	add.w	r3, r7, #28
 8000f24:	4618      	mov	r0, r3
 8000f26:	f004 fb99 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8000f30:	f000 f8c5 	bl	80010be <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f34:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f38:	4a18      	ldr	r2, [pc, #96]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f3a:	f043 0302 	orr.w	r3, r3, #2
 8000f3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f40:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000f4c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000f50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f54:	2312      	movs	r3, #18
 8000f56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f60:	2303      	movs	r3, #3
 8000f62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f66:	2304      	movs	r3, #4
 8000f68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f70:	4619      	mov	r1, r3
 8000f72:	480b      	ldr	r0, [pc, #44]	@ (8000fa0 <HAL_I2C_MspInit+0x13c>)
 8000f74:	f002 fc78 	bl	8003868 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f7c:	4a07      	ldr	r2, [pc, #28]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f82:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f84:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <HAL_I2C_MspInit+0x138>)
 8000f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
}
 8000f90:	bf00      	nop
 8000f92:	37b8      	adds	r7, #184	@ 0xb8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40005400 	.word	0x40005400
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	48000400 	.word	0x48000400
 8000fa4:	40005800 	.word	0x40005800

08000fa8 <__io_putchar>:
#else
#define PUTCHAR_PROTOYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000fb0:	1d39      	adds	r1, r7, #4
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	4803      	ldr	r0, [pc, #12]	@ (8000fc8 <__io_putchar+0x20>)
 8000fba:	f005 ff8d 	bl	8006ed8 <HAL_UART_Transmit>
	return ch;
 8000fbe:	687b      	ldr	r3, [r7, #4]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200007a8 	.word	0x200007a8

08000fcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fd0:	f001 fa7d 	bl	80024ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fd4:	f000 f822 	bl	800101c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd8:	f7ff fdc4 	bl	8000b64 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000fdc:	f001 f948 	bl	8002270 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000fe0:	f001 f84e 	bl	8002080 <MX_TIM2_Init>
  MX_UART5_Init();
 8000fe4:	f001 f914 	bl	8002210 <MX_UART5_Init>
  MX_I2C1_Init();
 8000fe8:	f7ff febc 	bl	8000d64 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000fec:	f7ff fefa 	bl	8000de4 <MX_I2C2_Init>
  MX_ADC1_Init();
 8000ff0:	f7ff fcd8 	bl	80009a4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	printf("Hello!\r\n");
 8000ff4:	4808      	ldr	r0, [pc, #32]	@ (8001018 <main+0x4c>)
 8000ff6:	f007 f96f 	bl	80082d8 <puts>
	RFID_init();
 8000ffa:	f7ff facf 	bl	800059c <RFID_init>
	RFID_Get_UID_Card();
 8000ffe:	f7ff faf9 	bl	80005f4 <RFID_Get_UID_Card>
	Initialisation();
 8001002:	f7ff fc6b 	bl	80008dc <Initialisation>
	HAL_Delay(1500);
 8001006:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800100a:	f001 fad5 	bl	80025b8 <HAL_Delay>
	Default_Use();
 800100e:	f7ff fc89 	bl	8000924 <Default_Use>
	RFID_Get_Block_Information();*/ // RFID lire carte
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001012:	bf00      	nop
 8001014:	e7fd      	b.n	8001012 <main+0x46>
 8001016:	bf00      	nop
 8001018:	080094ac 	.word	0x080094ac

0800101c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b096      	sub	sp, #88	@ 0x58
 8001020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	2244      	movs	r2, #68	@ 0x44
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f007 fa56 	bl	80084dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001030:	463b      	mov	r3, r7
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800103e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001042:	f003 fcb5 	bl	80049b0 <HAL_PWREx_ControlVoltageScaling>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800104c:	f000 f837 	bl	80010be <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001050:	2302      	movs	r3, #2
 8001052:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001054:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001058:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800105a:	2310      	movs	r3, #16
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800105e:	2302      	movs	r3, #2
 8001060:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001062:	2302      	movs	r3, #2
 8001064:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001066:	2301      	movs	r3, #1
 8001068:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800106a:	230a      	movs	r3, #10
 800106c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800106e:	2307      	movs	r3, #7
 8001070:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001072:	2302      	movs	r3, #2
 8001074:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001076:	2302      	movs	r3, #2
 8001078:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4618      	mov	r0, r3
 8001080:	f003 fcec 	bl	8004a5c <HAL_RCC_OscConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800108a:	f000 f818 	bl	80010be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108e:	230f      	movs	r3, #15
 8001090:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001092:	2303      	movs	r3, #3
 8001094:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	2104      	movs	r1, #4
 80010a6:	4618      	mov	r0, r3
 80010a8:	f004 f8b4 	bl	8005214 <HAL_RCC_ClockConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010b2:	f000 f804 	bl	80010be <Error_Handler>
  }
}
 80010b6:	bf00      	nop
 80010b8:	3758      	adds	r7, #88	@ 0x58
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}

080010be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c2:	b672      	cpsid	i
}
 80010c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80010c6:	bf00      	nop
 80010c8:	e7fd      	b.n	80010c6 <Error_Handler+0x8>

080010ca <PN532_WriteFrame>:
/**
  * @brief: Write a frame to the PN532 of at most length bytes in size.
  *     Note that less than length bytes might be returned!
  * @retval: Returns -1 if there is an error parsing the frame.
  */
int PN532_WriteFrame(PN532* pn532, uint8_t* data, uint16_t length) {
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b0c8      	sub	sp, #288	@ 0x120
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010d4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010d8:	6018      	str	r0, [r3, #0]
 80010da:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010de:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80010e2:	6019      	str	r1, [r3, #0]
 80010e4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010e8:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80010ec:	801a      	strh	r2, [r3, #0]
    if (length > PN532_FRAME_MAX_LENGTH || length < 1) {
 80010ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010f2:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	2bff      	cmp	r3, #255	@ 0xff
 80010fa:	d806      	bhi.n	800110a <PN532_WriteFrame+0x40>
 80010fc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001100:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d102      	bne.n	8001110 <PN532_WriteFrame+0x46>
        return PN532_STATUS_ERROR; // Data must be array of 1 to 255 bytes.
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
 800110e:	e0aa      	b.n	8001266 <PN532_WriteFrame+0x19c>
    // - Command bytes
    // - Checksum
    // - Postamble (0x00)

    uint8_t frame[PN532_FRAME_MAX_LENGTH + 7];
    uint8_t checksum = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    frame[0] = PN532_PREAMBLE;
 8001116:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800111a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]
    frame[1] = PN532_STARTCODE1;
 8001122:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001126:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800112a:	2200      	movs	r2, #0
 800112c:	705a      	strb	r2, [r3, #1]
    frame[2] = PN532_STARTCODE2;
 800112e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001132:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001136:	22ff      	movs	r2, #255	@ 0xff
 8001138:	709a      	strb	r2, [r3, #2]
    for (uint8_t i = 0; i < 3; i++) {
 800113a:	2300      	movs	r3, #0
 800113c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8001140:	e010      	b.n	8001164 <PN532_WriteFrame+0x9a>
        checksum += frame[i];
 8001142:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001146:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800114a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800114e:	5cd2      	ldrb	r2, [r2, r3]
 8001150:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001154:	4413      	add	r3, r2
 8001156:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    for (uint8_t i = 0; i < 3; i++) {
 800115a:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800115e:	3301      	adds	r3, #1
 8001160:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8001164:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001168:	2b02      	cmp	r3, #2
 800116a:	d9ea      	bls.n	8001142 <PN532_WriteFrame+0x78>
    }
    frame[3] = length & 0xFF;
 800116c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001170:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	b2da      	uxtb	r2, r3
 8001178:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800117c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001180:	70da      	strb	r2, [r3, #3]
    frame[4] = (~length + 1) & 0xFF;
 8001182:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001186:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	b2db      	uxtb	r3, r3
 800118e:	425b      	negs	r3, r3
 8001190:	b2da      	uxtb	r2, r3
 8001192:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001196:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800119a:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < length; i++) {
 800119c:	2300      	movs	r3, #0
 800119e:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 80011a2:	e023      	b.n	80011ec <PN532_WriteFrame+0x122>
        frame[5 + i] = data[i];
 80011a4:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80011a8:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80011ac:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80011b0:	6812      	ldr	r2, [r2, #0]
 80011b2:	441a      	add	r2, r3
 80011b4:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80011b8:	3305      	adds	r3, #5
 80011ba:	7811      	ldrb	r1, [r2, #0]
 80011bc:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80011c0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80011c4:	54d1      	strb	r1, [r2, r3]
        checksum += data[i];
 80011c6:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80011ca:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80011ce:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	4413      	add	r3, r2
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80011dc:	4413      	add	r3, r2
 80011de:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    for (uint8_t i = 0; i < length; i++) {
 80011e2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80011e6:	3301      	adds	r3, #1
 80011e8:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 80011ec:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80011f6:	f5a2 728d 	sub.w	r2, r2, #282	@ 0x11a
 80011fa:	8812      	ldrh	r2, [r2, #0]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d8d1      	bhi.n	80011a4 <PN532_WriteFrame+0xda>
    }
    frame[length + 5] = ~checksum & 0xFF;
 8001200:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001204:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8001208:	881b      	ldrh	r3, [r3, #0]
 800120a:	3305      	adds	r3, #5
 800120c:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001210:	43d2      	mvns	r2, r2
 8001212:	b2d1      	uxtb	r1, r2
 8001214:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001218:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800121c:	54d1      	strb	r1, [r2, r3]
    frame[length + 6] = PN532_POSTAMBLE;
 800121e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001222:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	3306      	adds	r3, #6
 800122a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800122e:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001232:	2100      	movs	r1, #0
 8001234:	54d1      	strb	r1, [r2, r3]
    if (pn532->write_data(frame, length + 7) != PN532_STATUS_OK) {
 8001236:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800123a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001246:	f5a2 728d 	sub.w	r2, r2, #282	@ 0x11a
 800124a:	8812      	ldrh	r2, [r2, #0]
 800124c:	3207      	adds	r2, #7
 800124e:	b291      	uxth	r1, r2
 8001250:	f107 0214 	add.w	r2, r7, #20
 8001254:	4610      	mov	r0, r2
 8001256:	4798      	blx	r3
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <PN532_WriteFrame+0x19a>
        return PN532_STATUS_ERROR;
 800125e:	f04f 33ff 	mov.w	r3, #4294967295
 8001262:	e000      	b.n	8001266 <PN532_WriteFrame+0x19c>
    }
    return PN532_STATUS_OK;
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <PN532_ReadFrame>:
/**
  * @brief: Read a response frame from the PN532 of at most length bytes in size.
  *     Note that less than length bytes might be returned!
  * @retval: Returns frame length or -1 if there is an error parsing the frame.
  */
int PN532_ReadFrame(PN532* pn532, uint8_t* response, uint16_t length) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b0c8      	sub	sp, #288	@ 0x120
 8001274:	af00      	add	r7, sp, #0
 8001276:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800127a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800127e:	6018      	str	r0, [r3, #0]
 8001280:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001284:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001288:	6019      	str	r1, [r3, #0]
 800128a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800128e:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8001292:	801a      	strh	r2, [r3, #0]
    uint8_t buff[PN532_FRAME_MAX_LENGTH + 7];
    uint8_t checksum = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    // Read frame with expected length of data.
    pn532->read_data(buff, length + 7);
 800129a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800129e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80012aa:	f5a2 728d 	sub.w	r2, r2, #282	@ 0x11a
 80012ae:	8812      	ldrh	r2, [r2, #0]
 80012b0:	3207      	adds	r2, #7
 80012b2:	b291      	uxth	r1, r2
 80012b4:	f107 0214 	add.w	r2, r7, #20
 80012b8:	4610      	mov	r0, r2
 80012ba:	4798      	blx	r3
    // Swallow all the 0x00 values that preceed 0xFF.
    uint8_t offset = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    while (buff[offset] == 0x00) {
 80012c2:	e019      	b.n	80012f8 <PN532_ReadFrame+0x88>
        offset += 1;
 80012c4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80012c8:	3301      	adds	r3, #1
 80012ca:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        if (offset >= length + 8){
 80012ce:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80012d2:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	1dda      	adds	r2, r3, #7
 80012da:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80012de:	429a      	cmp	r2, r3
 80012e0:	da0a      	bge.n	80012f8 <PN532_ReadFrame+0x88>
            pn532->log("Response frame preamble does not contain 0x00FF!");
 80012e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80012e6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	485b      	ldr	r0, [pc, #364]	@ (800145c <PN532_ReadFrame+0x1ec>)
 80012f0:	4798      	blx	r3
            return PN532_STATUS_ERROR;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	e0ab      	b.n	8001450 <PN532_ReadFrame+0x1e0>
    while (buff[offset] == 0x00) {
 80012f8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80012fc:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001300:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001304:	5cd3      	ldrb	r3, [r2, r3]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0dc      	beq.n	80012c4 <PN532_ReadFrame+0x54>
        }
    }
    if (buff[offset] != 0xFF) {
 800130a:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800130e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001312:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001316:	5cd3      	ldrb	r3, [r2, r3]
 8001318:	2bff      	cmp	r3, #255	@ 0xff
 800131a:	d00a      	beq.n	8001332 <PN532_ReadFrame+0xc2>
        pn532->log("Response frame preamble does not contain 0x00FF!");
 800131c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001320:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	484c      	ldr	r0, [pc, #304]	@ (800145c <PN532_ReadFrame+0x1ec>)
 800132a:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 800132c:	f04f 33ff 	mov.w	r3, #4294967295
 8001330:	e08e      	b.n	8001450 <PN532_ReadFrame+0x1e0>
    }
    offset += 1;
 8001332:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001336:	3301      	adds	r3, #1
 8001338:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    if (offset >= length + 8) {
 800133c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001340:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	1dda      	adds	r2, r3, #7
 8001348:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800134c:	429a      	cmp	r2, r3
 800134e:	da0a      	bge.n	8001366 <PN532_ReadFrame+0xf6>
        pn532->log("Response contains no data!");
 8001350:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001354:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	695b      	ldr	r3, [r3, #20]
 800135c:	4840      	ldr	r0, [pc, #256]	@ (8001460 <PN532_ReadFrame+0x1f0>)
 800135e:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8001360:	f04f 33ff 	mov.w	r3, #4294967295
 8001364:	e074      	b.n	8001450 <PN532_ReadFrame+0x1e0>
    }
    // Check length & length checksum match.
    uint8_t frame_len = buff[offset];
 8001366:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800136a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800136e:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001372:	5cd3      	ldrb	r3, [r2, r3]
 8001374:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
    if (((frame_len + buff[offset+1]) & 0xFF) != 0) {
 8001378:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800137c:	3301      	adds	r3, #1
 800137e:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001382:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001386:	5cd2      	ldrb	r2, [r2, r3]
 8001388:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800138c:	4413      	add	r3, r2
 800138e:	b2db      	uxtb	r3, r3
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00a      	beq.n	80013aa <PN532_ReadFrame+0x13a>
        pn532->log("Response length checksum did not match length!");
 8001394:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001398:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	695b      	ldr	r3, [r3, #20]
 80013a0:	4830      	ldr	r0, [pc, #192]	@ (8001464 <PN532_ReadFrame+0x1f4>)
 80013a2:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80013a4:	f04f 33ff 	mov.w	r3, #4294967295
 80013a8:	e052      	b.n	8001450 <PN532_ReadFrame+0x1e0>
    }
    // Check frame checksum value matches bytes.
    for (uint8_t i = 0; i < frame_len + 1; i++) {
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 80013b0:	e014      	b.n	80013dc <PN532_ReadFrame+0x16c>
        checksum += buff[offset + 2 + i];
 80013b2:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80013b6:	1c9a      	adds	r2, r3, #2
 80013b8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80013bc:	4413      	add	r3, r2
 80013be:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80013c2:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80013c6:	5cd2      	ldrb	r2, [r2, r3]
 80013c8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80013cc:	4413      	add	r3, r2
 80013ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    for (uint8_t i = 0; i < frame_len + 1; i++) {
 80013d2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80013d6:	3301      	adds	r3, #1
 80013d8:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 80013dc:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 80013e0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d2e4      	bcs.n	80013b2 <PN532_ReadFrame+0x142>
    }
    checksum &= 0xFF;
    if (checksum != 0) {
 80013e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d00a      	beq.n	8001406 <PN532_ReadFrame+0x196>
        pn532->log("Response checksum did not match expected checksum");
 80013f0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80013f4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	481a      	ldr	r0, [pc, #104]	@ (8001468 <PN532_ReadFrame+0x1f8>)
 80013fe:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8001400:	f04f 33ff 	mov.w	r3, #4294967295
 8001404:	e024      	b.n	8001450 <PN532_ReadFrame+0x1e0>
    }
    // Return frame data.
    for (uint8_t i = 0; i < frame_len; i++) {
 8001406:	2300      	movs	r3, #0
 8001408:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
 800140c:	e018      	b.n	8001440 <PN532_ReadFrame+0x1d0>
        response[i] = buff[offset + 2 + i];
 800140e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001412:	1c9a      	adds	r2, r3, #2
 8001414:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001418:	441a      	add	r2, r3
 800141a:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800141e:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001422:	f5a1 718c 	sub.w	r1, r1, #280	@ 0x118
 8001426:	6809      	ldr	r1, [r1, #0]
 8001428:	440b      	add	r3, r1
 800142a:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 800142e:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8001432:	5c8a      	ldrb	r2, [r1, r2]
 8001434:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < frame_len; i++) {
 8001436:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800143a:	3301      	adds	r3, #1
 800143c:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
 8001440:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001444:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001448:	429a      	cmp	r2, r3
 800144a:	d3e0      	bcc.n	800140e <PN532_ReadFrame+0x19e>
    }
    return frame_len;
 800144c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
}
 8001450:	4618      	mov	r0, r3
 8001452:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	080094b4 	.word	0x080094b4
 8001460:	080094e8 	.word	0x080094e8
 8001464:	08009504 	.word	0x08009504
 8001468:	08009534 	.word	0x08009534

0800146c <PN532_CallFunction>:
    uint8_t* response,
    uint16_t response_length,
    uint8_t* params,
    uint16_t params_length,
    uint32_t timeout
) {
 800146c:	b590      	push	{r4, r7, lr}
 800146e:	b0c7      	sub	sp, #284	@ 0x11c
 8001470:	af00      	add	r7, sp, #0
 8001472:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8001476:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 800147a:	6020      	str	r0, [r4, #0]
 800147c:	4608      	mov	r0, r1
 800147e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8001482:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8001486:	600a      	str	r2, [r1, #0]
 8001488:	4619      	mov	r1, r3
 800148a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800148e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8001492:	4602      	mov	r2, r0
 8001494:	701a      	strb	r2, [r3, #0]
 8001496:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800149a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800149e:	460a      	mov	r2, r1
 80014a0:	801a      	strh	r2, [r3, #0]
    // Build frame data with command and parameters.
    uint8_t buff[PN532_FRAME_MAX_LENGTH];
    buff[0] = PN532_HOSTTOPN532;
 80014a2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80014a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80014aa:	22d4      	movs	r2, #212	@ 0xd4
 80014ac:	701a      	strb	r2, [r3, #0]
    buff[1] = command & 0xFF;
 80014ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80014b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80014b6:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80014ba:	f2a2 120d 	subw	r2, r2, #269	@ 0x10d
 80014be:	7812      	ldrb	r2, [r2, #0]
 80014c0:	705a      	strb	r2, [r3, #1]
    for (uint8_t i = 0; i < params_length; i++) {
 80014c2:	2300      	movs	r3, #0
 80014c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80014c8:	e012      	b.n	80014f0 <PN532_CallFunction+0x84>
        buff[2 + i] = params[i];
 80014ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80014ce:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80014d2:	441a      	add	r2, r3
 80014d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80014d8:	3302      	adds	r3, #2
 80014da:	7811      	ldrb	r1, [r2, #0]
 80014dc:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80014e0:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80014e4:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < params_length; i++) {
 80014e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80014ea:	3301      	adds	r3, #1
 80014ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 80014f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d8e5      	bhi.n	80014ca <PN532_CallFunction+0x5e>
    }
    // Send frame and wait for response.
    if (PN532_WriteFrame(pn532, buff, params_length + 2) != PN532_STATUS_OK) {
 80014fe:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8001502:	3302      	adds	r3, #2
 8001504:	b29a      	uxth	r2, r3
 8001506:	f107 0110 	add.w	r1, r7, #16
 800150a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800150e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001512:	6818      	ldr	r0, [r3, #0]
 8001514:	f7ff fdd9 	bl	80010ca <PN532_WriteFrame>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d011      	beq.n	8001542 <PN532_CallFunction+0xd6>
        pn532->wakeup();
 800151e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001522:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	4798      	blx	r3
        pn532->log("Trying to wakeup");
 800152c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001530:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	485b      	ldr	r0, [pc, #364]	@ (80016a8 <PN532_CallFunction+0x23c>)
 800153a:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 800153c:	f04f 33ff 	mov.w	r3, #4294967295
 8001540:	e0ac      	b.n	800169c <PN532_CallFunction+0x230>
    }
    if (!pn532->wait_ready(timeout)) {
 8001542:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001546:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	68db      	ldr	r3, [r3, #12]
 800154e:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8001552:	4798      	blx	r3
 8001554:	4603      	mov	r3, r0
 8001556:	f083 0301 	eor.w	r3, r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b00      	cmp	r3, #0
 800155e:	d002      	beq.n	8001566 <PN532_CallFunction+0xfa>
        return PN532_STATUS_ERROR;
 8001560:	f04f 33ff 	mov.w	r3, #4294967295
 8001564:	e09a      	b.n	800169c <PN532_CallFunction+0x230>
    }
    // Verify ACK response and wait to be ready for function response.
    pn532->read_data(buff, sizeof(PN532_ACK));
 8001566:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800156a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	f107 0210 	add.w	r2, r7, #16
 8001576:	2106      	movs	r1, #6
 8001578:	4610      	mov	r0, r2
 800157a:	4798      	blx	r3
    for (uint8_t i = 0; i < sizeof(PN532_ACK); i++) {
 800157c:	2300      	movs	r3, #0
 800157e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8001582:	e01c      	b.n	80015be <PN532_CallFunction+0x152>
        if (PN532_ACK[i] != buff[i]) {
 8001584:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8001588:	4a48      	ldr	r2, [pc, #288]	@ (80016ac <PN532_CallFunction+0x240>)
 800158a:	5cd2      	ldrb	r2, [r2, r3]
 800158c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8001590:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8001594:	f5a1 7184 	sub.w	r1, r1, #264	@ 0x108
 8001598:	5ccb      	ldrb	r3, [r1, r3]
 800159a:	429a      	cmp	r2, r3
 800159c:	d00a      	beq.n	80015b4 <PN532_CallFunction+0x148>
            pn532->log("Did not receive expected ACK from PN532!");
 800159e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80015a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	4841      	ldr	r0, [pc, #260]	@ (80016b0 <PN532_CallFunction+0x244>)
 80015ac:	4798      	blx	r3
            return PN532_STATUS_ERROR;
 80015ae:	f04f 33ff 	mov.w	r3, #4294967295
 80015b2:	e073      	b.n	800169c <PN532_CallFunction+0x230>
    for (uint8_t i = 0; i < sizeof(PN532_ACK); i++) {
 80015b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80015b8:	3301      	adds	r3, #1
 80015ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80015be:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80015c2:	2b05      	cmp	r3, #5
 80015c4:	d9de      	bls.n	8001584 <PN532_CallFunction+0x118>
        }
    }
    if (!pn532->wait_ready(timeout)) {
 80015c6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80015ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 80015d6:	4798      	blx	r3
 80015d8:	4603      	mov	r3, r0
 80015da:	f083 0301 	eor.w	r3, r3, #1
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d002      	beq.n	80015ea <PN532_CallFunction+0x17e>
        return PN532_STATUS_ERROR;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
 80015e8:	e058      	b.n	800169c <PN532_CallFunction+0x230>
    }
    // Read response bytes.
    int frame_len = PN532_ReadFrame(pn532, buff, response_length + 2);
 80015ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80015ee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	3302      	adds	r3, #2
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	f107 0110 	add.w	r1, r7, #16
 80015fc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001600:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001604:	6818      	ldr	r0, [r3, #0]
 8001606:	f7ff fe33 	bl	8001270 <PN532_ReadFrame>
 800160a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    // Check that response is for the called function.
    if (! ((buff[0] == PN532_PN532TOHOST) && (buff[1] == (command+1)))) {
 800160e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001612:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2bd5      	cmp	r3, #213	@ 0xd5
 800161a:	d10d      	bne.n	8001638 <PN532_CallFunction+0x1cc>
 800161c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001620:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001624:	785b      	ldrb	r3, [r3, #1]
 8001626:	461a      	mov	r2, r3
 8001628:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800162c:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	3301      	adds	r3, #1
 8001634:	429a      	cmp	r2, r3
 8001636:	d00a      	beq.n	800164e <PN532_CallFunction+0x1e2>
        pn532->log("Received unexpected command response!");
 8001638:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800163c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	481b      	ldr	r0, [pc, #108]	@ (80016b4 <PN532_CallFunction+0x248>)
 8001646:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
 800164c:	e026      	b.n	800169c <PN532_CallFunction+0x230>
    }
    // Return response data.
    for (uint8_t i = 0; i < response_length; i++) {
 800164e:	2300      	movs	r3, #0
 8001650:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
 8001654:	e015      	b.n	8001682 <PN532_CallFunction+0x216>
        response[i] = buff[i + 2];
 8001656:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800165a:	1c9a      	adds	r2, r3, #2
 800165c:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001660:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8001664:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8001668:	6809      	ldr	r1, [r1, #0]
 800166a:	440b      	add	r3, r1
 800166c:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8001670:	f5a1 7184 	sub.w	r1, r1, #264	@ 0x108
 8001674:	5c8a      	ldrb	r2, [r1, r2]
 8001676:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < response_length; i++) {
 8001678:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800167c:	3301      	adds	r3, #1
 800167e:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
 8001682:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8001686:	b29b      	uxth	r3, r3
 8001688:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800168c:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001690:	8812      	ldrh	r2, [r2, #0]
 8001692:	429a      	cmp	r2, r3
 8001694:	d8df      	bhi.n	8001656 <PN532_CallFunction+0x1ea>
    }
    // The the number of bytes read
    return frame_len - 2;
 8001696:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800169a:	3b02      	subs	r3, #2
}
 800169c:	4618      	mov	r0, r3
 800169e:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd90      	pop	{r4, r7, pc}
 80016a6:	bf00      	nop
 80016a8:	08009568 	.word	0x08009568
 80016ac:	0800b2f0 	.word	0x0800b2f0
 80016b0:	0800957c 	.word	0x0800957c
 80016b4:	080095a8 	.word	0x080095a8

080016b8 <PN532_GetFirmwareVersion>:

/**
  * @brief: Call PN532 GetFirmwareVersion function and return a buff with the IC,
  *  Ver, Rev, and Support values.
  */
int PN532_GetFirmwareVersion(PN532* pn532, uint8_t* version) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af04      	add	r7, sp, #16
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
    // length of version: 4
    if (PN532_CallFunction(pn532, PN532_COMMAND_GETFIRMWAREVERSION,
 80016c2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80016c6:	9302      	str	r3, [sp, #8]
 80016c8:	2300      	movs	r3, #0
 80016ca:	9301      	str	r3, [sp, #4]
 80016cc:	2300      	movs	r3, #0
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	2304      	movs	r3, #4
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	2102      	movs	r1, #2
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff fec8 	bl	800146c <PN532_CallFunction>
 80016dc:	4603      	mov	r3, r0
 80016de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e2:	d106      	bne.n	80016f2 <PN532_GetFirmwareVersion+0x3a>
                           version, 4, NULL, 0, 500) == PN532_STATUS_ERROR) {
        pn532->log("Failed to detect the PN532");
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	695b      	ldr	r3, [r3, #20]
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <PN532_GetFirmwareVersion+0x44>)
 80016ea:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80016ec:	f04f 33ff 	mov.w	r3, #4294967295
 80016f0:	e000      	b.n	80016f4 <PN532_GetFirmwareVersion+0x3c>
    }
    return PN532_STATUS_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	080095d0 	.word	0x080095d0

08001700 <PN532_SamConfiguration>:

/**
  * @brief: Configure the PN532 to read MiFare cards.
  */
int PN532_SamConfiguration(PN532* pn532) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b088      	sub	sp, #32
 8001704:	af04      	add	r7, sp, #16
 8001706:	6078      	str	r0, [r7, #4]
    // - 0x01, normal mode
    // - 0x14, timeout 50ms * 20 = 1 second
    // - 0x01, use IRQ pin
    // Note that no other verification is necessary as call_function will
    // check the command was executed as expected.
    uint8_t params[] = {0x01, 0x14, 0x01};
 8001708:	4a0d      	ldr	r2, [pc, #52]	@ (8001740 <PN532_SamConfiguration+0x40>)
 800170a:	f107 030c 	add.w	r3, r7, #12
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	4611      	mov	r1, r2
 8001712:	8019      	strh	r1, [r3, #0]
 8001714:	3302      	adds	r3, #2
 8001716:	0c12      	lsrs	r2, r2, #16
 8001718:	701a      	strb	r2, [r3, #0]
    PN532_CallFunction(pn532, PN532_COMMAND_SAMCONFIGURATION,
 800171a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800171e:	9302      	str	r3, [sp, #8]
 8001720:	2303      	movs	r3, #3
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2300      	movs	r3, #0
 800172c:	2200      	movs	r2, #0
 800172e:	2114      	movs	r1, #20
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff fe9b 	bl	800146c <PN532_CallFunction>
                       NULL, 0, params, sizeof(params), PN532_DEFAULT_TIMEOUT);
    return PN532_STATUS_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	080095ec 	.word	0x080095ec

08001744 <PN532_ReadPassiveTarget>:
int PN532_ReadPassiveTarget(
    PN532* pn532,
    uint8_t* response,
    uint8_t card_baud,
    uint32_t timeout
) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b090      	sub	sp, #64	@ 0x40
 8001748:	af04      	add	r7, sp, #16
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	4613      	mov	r3, r2
 8001752:	71fb      	strb	r3, [r7, #7]
    // Send passive read command for 1 card.  Expect at most a 7 byte UUID.
    uint8_t params[] = {0x01, card_baud};
 8001754:	2301      	movs	r3, #1
 8001756:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t buff[19];
    int length = PN532_CallFunction(pn532, PN532_COMMAND_INLISTPASSIVETARGET,
 8001760:	f107 0210 	add.w	r2, r7, #16
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	9302      	str	r3, [sp, #8]
 8001768:	2302      	movs	r3, #2
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2313      	movs	r3, #19
 8001774:	214a      	movs	r1, #74	@ 0x4a
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f7ff fe78 	bl	800146c <PN532_CallFunction>
 800177c:	62b8      	str	r0, [r7, #40]	@ 0x28
                        buff, sizeof(buff), params, sizeof(params), timeout);
    if (length < 0) {
 800177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001780:	2b00      	cmp	r3, #0
 8001782:	da02      	bge.n	800178a <PN532_ReadPassiveTarget+0x46>
        return PN532_STATUS_ERROR; // No card found
 8001784:	f04f 33ff 	mov.w	r3, #4294967295
 8001788:	e02e      	b.n	80017e8 <PN532_ReadPassiveTarget+0xa4>
    }
    // Check only 1 card with up to a 7 byte UID is present.
    if (buff[0] != 0x01) {
 800178a:	7c3b      	ldrb	r3, [r7, #16]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d006      	beq.n	800179e <PN532_ReadPassiveTarget+0x5a>
        pn532->log("More than one card detected!");
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	695b      	ldr	r3, [r3, #20]
 8001794:	4816      	ldr	r0, [pc, #88]	@ (80017f0 <PN532_ReadPassiveTarget+0xac>)
 8001796:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	e024      	b.n	80017e8 <PN532_ReadPassiveTarget+0xa4>
    }
    if (buff[5] > 7) {
 800179e:	7d7b      	ldrb	r3, [r7, #21]
 80017a0:	2b07      	cmp	r3, #7
 80017a2:	d906      	bls.n	80017b2 <PN532_ReadPassiveTarget+0x6e>
        pn532->log("Found card with unexpectedly long UID!");
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	695b      	ldr	r3, [r3, #20]
 80017a8:	4812      	ldr	r0, [pc, #72]	@ (80017f4 <PN532_ReadPassiveTarget+0xb0>)
 80017aa:	4798      	blx	r3
        return PN532_STATUS_ERROR;
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295
 80017b0:	e01a      	b.n	80017e8 <PN532_ReadPassiveTarget+0xa4>
    }
    for (uint8_t i = 0; i < buff[5]; i++) {
 80017b2:	2300      	movs	r3, #0
 80017b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017b8:	e010      	b.n	80017dc <PN532_ReadPassiveTarget+0x98>
        response[i] = buff[6 + i];
 80017ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017be:	1d9a      	adds	r2, r3, #6
 80017c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	440b      	add	r3, r1
 80017c8:	3230      	adds	r2, #48	@ 0x30
 80017ca:	443a      	add	r2, r7
 80017cc:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 80017d0:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < buff[5]; i++) {
 80017d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017d6:	3301      	adds	r3, #1
 80017d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017dc:	7d7b      	ldrb	r3, [r7, #21]
 80017de:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d3e9      	bcc.n	80017ba <PN532_ReadPassiveTarget+0x76>
    }
    return buff[5];
 80017e6:	7d7b      	ldrb	r3, [r7, #21]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3730      	adds	r7, #48	@ 0x30
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	080095f0 	.word	0x080095f0
 80017f4:	08009610 	.word	0x08009610

080017f8 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80017fe:	f000 fa87 	bl	8001d10 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001802:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001806:	2201      	movs	r2, #1
 8001808:	217a      	movs	r1, #122	@ 0x7a
 800180a:	485b      	ldr	r0, [pc, #364]	@ (8001978 <SSD1306_Init+0x180>)
 800180c:	f002 fc98 	bl	8004140 <HAL_I2C_IsDeviceReady>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001816:	2300      	movs	r3, #0
 8001818:	e0a9      	b.n	800196e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800181a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800181e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001820:	e002      	b.n	8001828 <SSD1306_Init+0x30>
		p--;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	3b01      	subs	r3, #1
 8001826:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f9      	bne.n	8001822 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800182e:	22ae      	movs	r2, #174	@ 0xae
 8001830:	2100      	movs	r1, #0
 8001832:	207a      	movs	r0, #122	@ 0x7a
 8001834:	f000 fae8 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001838:	2220      	movs	r2, #32
 800183a:	2100      	movs	r1, #0
 800183c:	207a      	movs	r0, #122	@ 0x7a
 800183e:	f000 fae3 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001842:	2210      	movs	r2, #16
 8001844:	2100      	movs	r1, #0
 8001846:	207a      	movs	r0, #122	@ 0x7a
 8001848:	f000 fade 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800184c:	22b0      	movs	r2, #176	@ 0xb0
 800184e:	2100      	movs	r1, #0
 8001850:	207a      	movs	r0, #122	@ 0x7a
 8001852:	f000 fad9 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001856:	22c8      	movs	r2, #200	@ 0xc8
 8001858:	2100      	movs	r1, #0
 800185a:	207a      	movs	r0, #122	@ 0x7a
 800185c:	f000 fad4 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001860:	2200      	movs	r2, #0
 8001862:	2100      	movs	r1, #0
 8001864:	207a      	movs	r0, #122	@ 0x7a
 8001866:	f000 facf 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800186a:	2210      	movs	r2, #16
 800186c:	2100      	movs	r1, #0
 800186e:	207a      	movs	r0, #122	@ 0x7a
 8001870:	f000 faca 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001874:	2240      	movs	r2, #64	@ 0x40
 8001876:	2100      	movs	r1, #0
 8001878:	207a      	movs	r0, #122	@ 0x7a
 800187a:	f000 fac5 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800187e:	2281      	movs	r2, #129	@ 0x81
 8001880:	2100      	movs	r1, #0
 8001882:	207a      	movs	r0, #122	@ 0x7a
 8001884:	f000 fac0 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001888:	22ff      	movs	r2, #255	@ 0xff
 800188a:	2100      	movs	r1, #0
 800188c:	207a      	movs	r0, #122	@ 0x7a
 800188e:	f000 fabb 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001892:	22a1      	movs	r2, #161	@ 0xa1
 8001894:	2100      	movs	r1, #0
 8001896:	207a      	movs	r0, #122	@ 0x7a
 8001898:	f000 fab6 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800189c:	22a6      	movs	r2, #166	@ 0xa6
 800189e:	2100      	movs	r1, #0
 80018a0:	207a      	movs	r0, #122	@ 0x7a
 80018a2:	f000 fab1 	bl	8001e08 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
	// Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80018a6:	22a8      	movs	r2, #168	@ 0xa8
 80018a8:	2100      	movs	r1, #0
 80018aa:	207a      	movs	r0, #122	@ 0x7a
 80018ac:	f000 faac 	bl	8001e08 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 80018b0:	223f      	movs	r2, #63	@ 0x3f
 80018b2:	2100      	movs	r1, #0
 80018b4:	207a      	movs	r0, #122	@ 0x7a
 80018b6:	f000 faa7 	bl	8001e08 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80018ba:	22a4      	movs	r2, #164	@ 0xa4
 80018bc:	2100      	movs	r1, #0
 80018be:	207a      	movs	r0, #122	@ 0x7a
 80018c0:	f000 faa2 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80018c4:	22d3      	movs	r2, #211	@ 0xd3
 80018c6:	2100      	movs	r1, #0
 80018c8:	207a      	movs	r0, #122	@ 0x7a
 80018ca:	f000 fa9d 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	207a      	movs	r0, #122	@ 0x7a
 80018d4:	f000 fa98 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80018d8:	22d5      	movs	r2, #213	@ 0xd5
 80018da:	2100      	movs	r1, #0
 80018dc:	207a      	movs	r0, #122	@ 0x7a
 80018de:	f000 fa93 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80018e2:	22f0      	movs	r2, #240	@ 0xf0
 80018e4:	2100      	movs	r1, #0
 80018e6:	207a      	movs	r0, #122	@ 0x7a
 80018e8:	f000 fa8e 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80018ec:	22d9      	movs	r2, #217	@ 0xd9
 80018ee:	2100      	movs	r1, #0
 80018f0:	207a      	movs	r0, #122	@ 0x7a
 80018f2:	f000 fa89 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80018f6:	2222      	movs	r2, #34	@ 0x22
 80018f8:	2100      	movs	r1, #0
 80018fa:	207a      	movs	r0, #122	@ 0x7a
 80018fc:	f000 fa84 	bl	8001e08 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001900:	22da      	movs	r2, #218	@ 0xda
 8001902:	2100      	movs	r1, #0
 8001904:	207a      	movs	r0, #122	@ 0x7a
 8001906:	f000 fa7f 	bl	8001e08 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 800190a:	2212      	movs	r2, #18
 800190c:	2100      	movs	r1, #0
 800190e:	207a      	movs	r0, #122	@ 0x7a
 8001910:	f000 fa7a 	bl	8001e08 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001914:	22db      	movs	r2, #219	@ 0xdb
 8001916:	2100      	movs	r1, #0
 8001918:	207a      	movs	r0, #122	@ 0x7a
 800191a:	f000 fa75 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800191e:	2220      	movs	r2, #32
 8001920:	2100      	movs	r1, #0
 8001922:	207a      	movs	r0, #122	@ 0x7a
 8001924:	f000 fa70 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001928:	228d      	movs	r2, #141	@ 0x8d
 800192a:	2100      	movs	r1, #0
 800192c:	207a      	movs	r0, #122	@ 0x7a
 800192e:	f000 fa6b 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001932:	2214      	movs	r2, #20
 8001934:	2100      	movs	r1, #0
 8001936:	207a      	movs	r0, #122	@ 0x7a
 8001938:	f000 fa66 	bl	8001e08 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800193c:	22af      	movs	r2, #175	@ 0xaf
 800193e:	2100      	movs	r1, #0
 8001940:	207a      	movs	r0, #122	@ 0x7a
 8001942:	f000 fa61 	bl	8001e08 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001946:	222e      	movs	r2, #46	@ 0x2e
 8001948:	2100      	movs	r1, #0
 800194a:	207a      	movs	r0, #122	@ 0x7a
 800194c:	f000 fa5c 	bl	8001e08 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001950:	2000      	movs	r0, #0
 8001952:	f000 f843 	bl	80019dc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001956:	f000 f813 	bl	8001980 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800195a:	4b08      	ldr	r3, [pc, #32]	@ (800197c <SSD1306_Init+0x184>)
 800195c:	2200      	movs	r2, #0
 800195e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001960:	4b06      	ldr	r3, [pc, #24]	@ (800197c <SSD1306_Init+0x184>)
 8001962:	2200      	movs	r2, #0
 8001964:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001966:	4b05      	ldr	r3, [pc, #20]	@ (800197c <SSD1306_Init+0x184>)
 8001968:	2201      	movs	r2, #1
 800196a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000274 	.word	0x20000274
 800197c:	200006c8 	.word	0x200006c8

08001980 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001986:	2300      	movs	r3, #0
 8001988:	71fb      	strb	r3, [r7, #7]
 800198a:	e01d      	b.n	80019c8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	3b50      	subs	r3, #80	@ 0x50
 8001990:	b2db      	uxtb	r3, r3
 8001992:	461a      	mov	r2, r3
 8001994:	2100      	movs	r1, #0
 8001996:	207a      	movs	r0, #122	@ 0x7a
 8001998:	f000 fa36 	bl	8001e08 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	207a      	movs	r0, #122	@ 0x7a
 80019a2:	f000 fa31 	bl	8001e08 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80019a6:	2210      	movs	r2, #16
 80019a8:	2100      	movs	r1, #0
 80019aa:	207a      	movs	r0, #122	@ 0x7a
 80019ac:	f000 fa2c 	bl	8001e08 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	01db      	lsls	r3, r3, #7
 80019b4:	4a08      	ldr	r2, [pc, #32]	@ (80019d8 <SSD1306_UpdateScreen+0x58>)
 80019b6:	441a      	add	r2, r3
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	2140      	movs	r1, #64	@ 0x40
 80019bc:	207a      	movs	r0, #122	@ 0x7a
 80019be:	f000 f9bd 	bl	8001d3c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	3301      	adds	r3, #1
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	2b07      	cmp	r3, #7
 80019cc:	d9de      	bls.n	800198c <SSD1306_UpdateScreen+0xc>
	}
}
 80019ce:	bf00      	nop
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	200002c8 	.word	0x200002c8

080019dc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <SSD1306_Fill+0x14>
 80019ec:	2300      	movs	r3, #0
 80019ee:	e000      	b.n	80019f2 <SSD1306_Fill+0x16>
 80019f0:	23ff      	movs	r3, #255	@ 0xff
 80019f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019f6:	4619      	mov	r1, r3
 80019f8:	4803      	ldr	r0, [pc, #12]	@ (8001a08 <SSD1306_Fill+0x2c>)
 80019fa:	f006 fd6f 	bl	80084dc <memset>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200002c8 	.word	0x200002c8

08001a0c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	80fb      	strh	r3, [r7, #6]
 8001a16:	460b      	mov	r3, r1
 8001a18:	80bb      	strh	r3, [r7, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	70fb      	strb	r3, [r7, #3]
	if (
 8001a1e:	88fb      	ldrh	r3, [r7, #6]
 8001a20:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a22:	d848      	bhi.n	8001ab6 <SSD1306_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 8001a24:	88bb      	ldrh	r3, [r7, #4]
 8001a26:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a28:	d845      	bhi.n	8001ab6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001a2a:	4b26      	ldr	r3, [pc, #152]	@ (8001ac4 <SSD1306_DrawPixel+0xb8>)
 8001a2c:	791b      	ldrb	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d006      	beq.n	8001a40 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001a32:	78fb      	ldrb	r3, [r7, #3]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bf0c      	ite	eq
 8001a38:	2301      	moveq	r3, #1
 8001a3a:	2300      	movne	r3, #0
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001a40:	78fb      	ldrb	r3, [r7, #3]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d11a      	bne.n	8001a7c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001a46:	88fa      	ldrh	r2, [r7, #6]
 8001a48:	88bb      	ldrh	r3, [r7, #4]
 8001a4a:	08db      	lsrs	r3, r3, #3
 8001a4c:	b298      	uxth	r0, r3
 8001a4e:	4603      	mov	r3, r0
 8001a50:	01db      	lsls	r3, r3, #7
 8001a52:	4413      	add	r3, r2
 8001a54:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	b25a      	sxtb	r2, r3
 8001a5a:	88bb      	ldrh	r3, [r7, #4]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	2101      	movs	r1, #1
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	b25b      	sxtb	r3, r3
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b259      	sxtb	r1, r3
 8001a6c:	88fa      	ldrh	r2, [r7, #6]
 8001a6e:	4603      	mov	r3, r0
 8001a70:	01db      	lsls	r3, r3, #7
 8001a72:	4413      	add	r3, r2
 8001a74:	b2c9      	uxtb	r1, r1
 8001a76:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001a78:	54d1      	strb	r1, [r2, r3]
 8001a7a:	e01d      	b.n	8001ab8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001a7c:	88fa      	ldrh	r2, [r7, #6]
 8001a7e:	88bb      	ldrh	r3, [r7, #4]
 8001a80:	08db      	lsrs	r3, r3, #3
 8001a82:	b298      	uxth	r0, r3
 8001a84:	4603      	mov	r3, r0
 8001a86:	01db      	lsls	r3, r3, #7
 8001a88:	4413      	add	r3, r2
 8001a8a:	4a0f      	ldr	r2, [pc, #60]	@ (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001a8c:	5cd3      	ldrb	r3, [r2, r3]
 8001a8e:	b25a      	sxtb	r2, r3
 8001a90:	88bb      	ldrh	r3, [r7, #4]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	2101      	movs	r1, #1
 8001a98:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9c:	b25b      	sxtb	r3, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	b259      	sxtb	r1, r3
 8001aa6:	88fa      	ldrh	r2, [r7, #6]
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	01db      	lsls	r3, r3, #7
 8001aac:	4413      	add	r3, r2
 8001aae:	b2c9      	uxtb	r1, r1
 8001ab0:	4a05      	ldr	r2, [pc, #20]	@ (8001ac8 <SSD1306_DrawPixel+0xbc>)
 8001ab2:	54d1      	strb	r1, [r2, r3]
 8001ab4:	e000      	b.n	8001ab8 <SSD1306_DrawPixel+0xac>
		return;
 8001ab6:	bf00      	nop
	}
}
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	200006c8 	.word	0x200006c8
 8001ac8:	200002c8 	.word	0x200002c8

08001acc <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460a      	mov	r2, r1
 8001ad6:	80fb      	strh	r3, [r7, #6]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001adc:	4a05      	ldr	r2, [pc, #20]	@ (8001af4 <SSD1306_GotoXY+0x28>)
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	@ (8001af4 <SSD1306_GotoXY+0x28>)
 8001ae4:	88bb      	ldrh	r3, [r7, #4]
 8001ae6:	8053      	strh	r3, [r2, #2]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	200006c8 	.word	0x200006c8

08001af8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	6039      	str	r1, [r7, #0]
 8001b02:	71fb      	strb	r3, [r7, #7]
 8001b04:	4613      	mov	r3, r2
 8001b06:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b08:	4b39      	ldr	r3, [pc, #228]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	4413      	add	r3, r2
	if (
 8001b14:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b16:	dc07      	bgt.n	8001b28 <SSD1306_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001b18:	4b35      	ldr	r3, [pc, #212]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001b1a:	885b      	ldrh	r3, [r3, #2]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	785b      	ldrb	r3, [r3, #1]
 8001b22:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001b24:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b26:	dd01      	ble.n	8001b2c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	e05d      	b.n	8001be8 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	e04b      	b.n	8001bca <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685a      	ldr	r2, [r3, #4]
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	3b20      	subs	r3, #32
 8001b3a:	6839      	ldr	r1, [r7, #0]
 8001b3c:	7849      	ldrb	r1, [r1, #1]
 8001b3e:	fb01 f303 	mul.w	r3, r1, r3
 8001b42:	4619      	mov	r1, r3
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	440b      	add	r3, r1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	e030      	b.n	8001bb8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d010      	beq.n	8001b88 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001b66:	4b22      	ldr	r3, [pc, #136]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001b68:	881a      	ldrh	r2, [r3, #0]
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	4413      	add	r3, r2
 8001b70:	b298      	uxth	r0, r3
 8001b72:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001b74:	885a      	ldrh	r2, [r3, #2]
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	79ba      	ldrb	r2, [r7, #6]
 8001b80:	4619      	mov	r1, r3
 8001b82:	f7ff ff43 	bl	8001a0c <SSD1306_DrawPixel>
 8001b86:	e014      	b.n	8001bb2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001b88:	4b19      	ldr	r3, [pc, #100]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001b8a:	881a      	ldrh	r2, [r3, #0]
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	4413      	add	r3, r2
 8001b92:	b298      	uxth	r0, r3
 8001b94:	4b16      	ldr	r3, [pc, #88]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001b96:	885a      	ldrh	r2, [r3, #2]
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b299      	uxth	r1, r3
 8001ba0:	79bb      	ldrb	r3, [r7, #6]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	bf0c      	ite	eq
 8001ba6:	2301      	moveq	r3, #1
 8001ba8:	2300      	movne	r3, #0
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	461a      	mov	r2, r3
 8001bae:	f7ff ff2d 	bl	8001a0c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d3c8      	bcc.n	8001b56 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	785b      	ldrb	r3, [r3, #1]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d3ad      	bcc.n	8001b32 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001bd8:	881b      	ldrh	r3, [r3, #0]
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	7812      	ldrb	r2, [r2, #0]
 8001bde:	4413      	add	r3, r2
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	4b03      	ldr	r3, [pc, #12]	@ (8001bf0 <SSD1306_Putc+0xf8>)
 8001be4:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001be6:	79fb      	ldrb	r3, [r7, #7]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	200006c8 	.word	0x200006c8

08001bf4 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001c02:	e012      	b.n	8001c2a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	79fa      	ldrb	r2, [r7, #7]
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ff73 	bl	8001af8 <SSD1306_Putc>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461a      	mov	r2, r3
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d002      	beq.n	8001c24 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	e008      	b.n	8001c36 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	3301      	adds	r3, #1
 8001c28:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1e8      	bne.n	8001c04 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	781b      	ldrb	r3, [r3, #0]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	60ba      	str	r2, [r7, #8]
 8001c46:	461a      	mov	r2, r3
 8001c48:	4603      	mov	r3, r0
 8001c4a:	81fb      	strh	r3, [r7, #14]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	81bb      	strh	r3, [r7, #12]
 8001c50:	4613      	mov	r3, r2
 8001c52:	80fb      	strh	r3, [r7, #6]

	int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001c54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c58:	3307      	adds	r3, #7
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	da00      	bge.n	8001c60 <SSD1306_DrawBitmap+0x22>
 8001c5e:	3307      	adds	r3, #7
 8001c60:	10db      	asrs	r3, r3, #3
 8001c62:	823b      	strh	r3, [r7, #16]
	uint8_t byte = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	75fb      	strb	r3, [r7, #23]

	for(int16_t j=0; j<h; j++, y++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	82bb      	strh	r3, [r7, #20]
 8001c6c:	e044      	b.n	8001cf8 <SSD1306_DrawBitmap+0xba>
	{
		for(int16_t i=0; i<w; i++)
 8001c6e:	2300      	movs	r3, #0
 8001c70:	827b      	strh	r3, [r7, #18]
 8001c72:	e02f      	b.n	8001cd4 <SSD1306_DrawBitmap+0x96>
		{
			if(i & 7)
 8001c74:	8a7b      	ldrh	r3, [r7, #18]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <SSD1306_DrawBitmap+0x48>
			{
				byte <<= 1;
 8001c7e:	7dfb      	ldrb	r3, [r7, #23]
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	75fb      	strb	r3, [r7, #23]
 8001c84:	e012      	b.n	8001cac <SSD1306_DrawBitmap+0x6e>
			}
			else
			{
				byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001c86:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001c8a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001c8e:	fb03 f202 	mul.w	r2, r3, r2
 8001c92:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	da00      	bge.n	8001c9c <SSD1306_DrawBitmap+0x5e>
 8001c9a:	3307      	adds	r3, #7
 8001c9c:	10db      	asrs	r3, r3, #3
 8001c9e:	b21b      	sxth	r3, r3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	75fb      	strb	r3, [r7, #23]
			}
			if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8001cac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	da09      	bge.n	8001cc8 <SSD1306_DrawBitmap+0x8a>
 8001cb4:	89fa      	ldrh	r2, [r7, #14]
 8001cb6:	8a7b      	ldrh	r3, [r7, #18]
 8001cb8:	4413      	add	r3, r2
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	89b9      	ldrh	r1, [r7, #12]
 8001cbe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff fea2 	bl	8001a0c <SSD1306_DrawPixel>
		for(int16_t i=0; i<w; i++)
 8001cc8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	3301      	adds	r3, #1
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	827b      	strh	r3, [r7, #18]
 8001cd4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001cd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	dbc9      	blt.n	8001c74 <SSD1306_DrawBitmap+0x36>
	for(int16_t j=0; j<h; j++, y++)
 8001ce0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	82bb      	strh	r3, [r7, #20]
 8001cec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001cf0:	b29b      	uxth	r3, r3
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	81bb      	strh	r3, [r7, #12]
 8001cf8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001cfc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	dbb4      	blt.n	8001c6e <SSD1306_DrawBitmap+0x30>
		}
	}
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001d16:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <ssd1306_I2C_Init+0x28>)
 8001d18:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001d1a:	e002      	b.n	8001d22 <ssd1306_I2C_Init+0x12>
		p--;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1f9      	bne.n	8001d1c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001d28:	bf00      	nop
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	0003d090 	.word	0x0003d090

08001d3c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001d3c:	b590      	push	{r4, r7, lr}
 8001d3e:	b0c7      	sub	sp, #284	@ 0x11c
 8001d40:	af02      	add	r7, sp, #8
 8001d42:	4604      	mov	r4, r0
 8001d44:	4608      	mov	r0, r1
 8001d46:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001d4a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001d4e:	600a      	str	r2, [r1, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d56:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001d5a:	4622      	mov	r2, r4
 8001d5c:	701a      	strb	r2, [r3, #0]
 8001d5e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d62:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001d66:	4602      	mov	r2, r0
 8001d68:	701a      	strb	r2, [r3, #0]
 8001d6a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d6e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001d72:	460a      	mov	r2, r1
 8001d74:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8001d76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001d7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001d7e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d82:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001d86:	7812      	ldrb	r2, [r2, #0]
 8001d88:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001d90:	e015      	b.n	8001dbe <ssd1306_I2C_WriteMulti+0x82>
		dt[i+1] = data[i];
 8001d92:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001d96:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001d9a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	441a      	add	r2, r3
 8001da2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001da6:	3301      	adds	r3, #1
 8001da8:	7811      	ldrb	r1, [r2, #0]
 8001daa:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001dae:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001db2:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8001db4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001dbe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001dc8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001dcc:	8812      	ldrh	r2, [r2, #0]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d8df      	bhi.n	8001d92 <ssd1306_I2C_WriteMulti+0x56>
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8001dd2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001dd6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	b299      	uxth	r1, r3
 8001dde:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001de2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	3301      	adds	r3, #1
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	f107 020c 	add.w	r2, r7, #12
 8001df0:	200a      	movs	r0, #10
 8001df2:	9000      	str	r0, [sp, #0]
 8001df4:	4803      	ldr	r0, [pc, #12]	@ (8001e04 <ssd1306_I2C_WriteMulti+0xc8>)
 8001df6:	f001 ff95 	bl	8003d24 <HAL_I2C_Master_Transmit>
}
 8001dfa:	bf00      	nop
 8001dfc:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd90      	pop	{r4, r7, pc}
 8001e04:	20000274 	.word	0x20000274

08001e08 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b086      	sub	sp, #24
 8001e0c:	af02      	add	r7, sp, #8
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
 8001e12:	460b      	mov	r3, r1
 8001e14:	71bb      	strb	r3, [r7, #6]
 8001e16:	4613      	mov	r3, r2
 8001e18:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001e1a:	79bb      	ldrb	r3, [r7, #6]
 8001e1c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001e1e:	797b      	ldrb	r3, [r7, #5]
 8001e20:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	b299      	uxth	r1, r3
 8001e26:	f107 020c 	add.w	r2, r7, #12
 8001e2a:	230a      	movs	r3, #10
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	2302      	movs	r3, #2
 8001e30:	4803      	ldr	r0, [pc, #12]	@ (8001e40 <ssd1306_I2C_Write+0x38>)
 8001e32:	f001 ff77 	bl	8003d24 <HAL_I2C_Master_Transmit>
}
 8001e36:	bf00      	nop
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20000274 	.word	0x20000274

08001e44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <HAL_MspInit+0x44>)
 8001e4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001e88 <HAL_MspInit+0x44>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e56:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <HAL_MspInit+0x44>)
 8001e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_MspInit+0x44>)
 8001e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <HAL_MspInit+0x44>)
 8001e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_MspInit+0x44>)
 8001e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40021000 	.word	0x40021000

08001e8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <NMI_Handler+0x4>

08001e94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e98:	bf00      	nop
 8001e9a:	e7fd      	b.n	8001e98 <HardFault_Handler+0x4>

08001e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea0:	bf00      	nop
 8001ea2:	e7fd      	b.n	8001ea0 <MemManage_Handler+0x4>

08001ea4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ea8:	bf00      	nop
 8001eaa:	e7fd      	b.n	8001ea8 <BusFault_Handler+0x4>

08001eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <UsageFault_Handler+0x4>

08001eb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ee2:	f000 fb49 	bl	8002578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <USART2_IRQHandler+0x10>)
 8001ef2:	f005 f87b 	bl	8006fec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200007a8 	.word	0x200007a8

08001f00 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <UART5_IRQHandler+0x10>)
 8001f06:	f005 f871 	bl	8006fec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000720 	.word	0x20000720

08001f14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f20:	2300      	movs	r3, #0
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	e00a      	b.n	8001f3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f26:	f3af 8000 	nop.w
 8001f2a:	4601      	mov	r1, r0
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	1c5a      	adds	r2, r3, #1
 8001f30:	60ba      	str	r2, [r7, #8]
 8001f32:	b2ca      	uxtb	r2, r1
 8001f34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	dbf0      	blt.n	8001f26 <_read+0x12>
  }

  return len;
 8001f44:	687b      	ldr	r3, [r7, #4]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b086      	sub	sp, #24
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	60f8      	str	r0, [r7, #12]
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	617b      	str	r3, [r7, #20]
 8001f5e:	e009      	b.n	8001f74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	60ba      	str	r2, [r7, #8]
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff f81d 	bl	8000fa8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	3301      	adds	r3, #1
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	697a      	ldr	r2, [r7, #20]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	dbf1      	blt.n	8001f60 <_write+0x12>
  }
  return len;
 8001f7c:	687b      	ldr	r3, [r7, #4]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <_close>:

int _close(int file)
{
 8001f86:	b480      	push	{r7}
 8001f88:	b083      	sub	sp, #12
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f9e:	b480      	push	{r7}
 8001fa0:	b083      	sub	sp, #12
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fae:	605a      	str	r2, [r3, #4]
  return 0;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr

08001fbe <_isatty>:

int _isatty(int file)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b083      	sub	sp, #12
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fc6:	2301      	movs	r3, #1
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3714      	adds	r7, #20
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
	...

08001ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ff8:	4a14      	ldr	r2, [pc, #80]	@ (800204c <_sbrk+0x5c>)
 8001ffa:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <_sbrk+0x60>)
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002004:	4b13      	ldr	r3, [pc, #76]	@ (8002054 <_sbrk+0x64>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d102      	bne.n	8002012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800200c:	4b11      	ldr	r3, [pc, #68]	@ (8002054 <_sbrk+0x64>)
 800200e:	4a12      	ldr	r2, [pc, #72]	@ (8002058 <_sbrk+0x68>)
 8002010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002012:	4b10      	ldr	r3, [pc, #64]	@ (8002054 <_sbrk+0x64>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4413      	add	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	429a      	cmp	r2, r3
 800201e:	d207      	bcs.n	8002030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002020:	f006 faaa 	bl	8008578 <__errno>
 8002024:	4603      	mov	r3, r0
 8002026:	220c      	movs	r2, #12
 8002028:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800202a:	f04f 33ff 	mov.w	r3, #4294967295
 800202e:	e009      	b.n	8002044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002030:	4b08      	ldr	r3, [pc, #32]	@ (8002054 <_sbrk+0x64>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002036:	4b07      	ldr	r3, [pc, #28]	@ (8002054 <_sbrk+0x64>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4413      	add	r3, r2
 800203e:	4a05      	ldr	r2, [pc, #20]	@ (8002054 <_sbrk+0x64>)
 8002040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002042:	68fb      	ldr	r3, [r7, #12]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20018000 	.word	0x20018000
 8002050:	00000400 	.word	0x00000400
 8002054:	200006d0 	.word	0x200006d0
 8002058:	20000980 	.word	0x20000980

0800205c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002060:	4b06      	ldr	r3, [pc, #24]	@ (800207c <SystemInit+0x20>)
 8002062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002066:	4a05      	ldr	r2, [pc, #20]	@ (800207c <SystemInit+0x20>)
 8002068:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800206c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08e      	sub	sp, #56	@ 0x38
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002086:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002094:	f107 031c 	add.w	r3, r7, #28
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020a0:	463b      	mov	r3, r7
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	609a      	str	r2, [r3, #8]
 80020aa:	60da      	str	r2, [r3, #12]
 80020ac:	611a      	str	r2, [r3, #16]
 80020ae:	615a      	str	r2, [r3, #20]
 80020b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020bc:	2200      	movs	r2, #0
 80020be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c0:	4b29      	ldr	r3, [pc, #164]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020c6:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020c8:	f04f 32ff 	mov.w	r2, #4294967295
 80020cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ce:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d4:	4b24      	ldr	r3, [pc, #144]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020da:	4823      	ldr	r0, [pc, #140]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020dc:	f003 ff7a 	bl	8005fd4 <HAL_TIM_Base_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80020e6:	f7fe ffea 	bl	80010be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020f4:	4619      	mov	r1, r3
 80020f6:	481c      	ldr	r0, [pc, #112]	@ (8002168 <MX_TIM2_Init+0xe8>)
 80020f8:	f004 f938 	bl	800636c <HAL_TIM_ConfigClockSource>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002102:	f7fe ffdc 	bl	80010be <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002106:	4818      	ldr	r0, [pc, #96]	@ (8002168 <MX_TIM2_Init+0xe8>)
 8002108:	f003 ffbb 	bl	8006082 <HAL_TIM_PWM_Init>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002112:	f7fe ffd4 	bl	80010be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800211e:	f107 031c 	add.w	r3, r7, #28
 8002122:	4619      	mov	r1, r3
 8002124:	4810      	ldr	r0, [pc, #64]	@ (8002168 <MX_TIM2_Init+0xe8>)
 8002126:	f004 fe01 	bl	8006d2c <HAL_TIMEx_MasterConfigSynchronization>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002130:	f7fe ffc5 	bl	80010be <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002134:	2360      	movs	r3, #96	@ 0x60
 8002136:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002144:	463b      	mov	r3, r7
 8002146:	2200      	movs	r2, #0
 8002148:	4619      	mov	r1, r3
 800214a:	4807      	ldr	r0, [pc, #28]	@ (8002168 <MX_TIM2_Init+0xe8>)
 800214c:	f003 fffa 	bl	8006144 <HAL_TIM_PWM_ConfigChannel>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002156:	f7fe ffb2 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800215a:	4803      	ldr	r0, [pc, #12]	@ (8002168 <MX_TIM2_Init+0xe8>)
 800215c:	f000 f824 	bl	80021a8 <HAL_TIM_MspPostInit>

}
 8002160:	bf00      	nop
 8002162:	3738      	adds	r7, #56	@ 0x38
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	200006d4 	.word	0x200006d4

0800216c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800217c:	d10b      	bne.n	8002196 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800217e:	4b09      	ldr	r3, [pc, #36]	@ (80021a4 <HAL_TIM_Base_MspInit+0x38>)
 8002180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002182:	4a08      	ldr	r2, [pc, #32]	@ (80021a4 <HAL_TIM_Base_MspInit+0x38>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6593      	str	r3, [r2, #88]	@ 0x58
 800218a:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <HAL_TIM_Base_MspInit+0x38>)
 800218c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002196:	bf00      	nop
 8002198:	3714      	adds	r7, #20
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 030c 	add.w	r3, r7, #12
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021c8:	d11c      	bne.n	8002204 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ca:	4b10      	ldr	r3, [pc, #64]	@ (800220c <HAL_TIM_MspPostInit+0x64>)
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	4a0f      	ldr	r2, [pc, #60]	@ (800220c <HAL_TIM_MspPostInit+0x64>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d6:	4b0d      	ldr	r3, [pc, #52]	@ (800220c <HAL_TIM_MspPostInit+0x64>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021e2:	2301      	movs	r3, #1
 80021e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	2302      	movs	r3, #2
 80021e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021f2:	2301      	movs	r3, #1
 80021f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f6:	f107 030c 	add.w	r3, r7, #12
 80021fa:	4619      	mov	r1, r3
 80021fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002200:	f001 fb32 	bl	8003868 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002204:	bf00      	nop
 8002206:	3720      	adds	r7, #32
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000

08002210 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart2;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002214:	4b14      	ldr	r3, [pc, #80]	@ (8002268 <MX_UART5_Init+0x58>)
 8002216:	4a15      	ldr	r2, [pc, #84]	@ (800226c <MX_UART5_Init+0x5c>)
 8002218:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800221a:	4b13      	ldr	r3, [pc, #76]	@ (8002268 <MX_UART5_Init+0x58>)
 800221c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002220:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002222:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <MX_UART5_Init+0x58>)
 8002224:	2200      	movs	r2, #0
 8002226:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002228:	4b0f      	ldr	r3, [pc, #60]	@ (8002268 <MX_UART5_Init+0x58>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800222e:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <MX_UART5_Init+0x58>)
 8002230:	2200      	movs	r2, #0
 8002232:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002234:	4b0c      	ldr	r3, [pc, #48]	@ (8002268 <MX_UART5_Init+0x58>)
 8002236:	220c      	movs	r2, #12
 8002238:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800223a:	4b0b      	ldr	r3, [pc, #44]	@ (8002268 <MX_UART5_Init+0x58>)
 800223c:	2200      	movs	r2, #0
 800223e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002240:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <MX_UART5_Init+0x58>)
 8002242:	2200      	movs	r2, #0
 8002244:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002246:	4b08      	ldr	r3, [pc, #32]	@ (8002268 <MX_UART5_Init+0x58>)
 8002248:	2200      	movs	r2, #0
 800224a:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800224c:	4b06      	ldr	r3, [pc, #24]	@ (8002268 <MX_UART5_Init+0x58>)
 800224e:	2200      	movs	r2, #0
 8002250:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002252:	4805      	ldr	r0, [pc, #20]	@ (8002268 <MX_UART5_Init+0x58>)
 8002254:	f004 fdf2 	bl	8006e3c <HAL_UART_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 800225e:	f7fe ff2e 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000720 	.word	0x20000720
 800226c:	40005000 	.word	0x40005000

08002270 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002274:	4b14      	ldr	r3, [pc, #80]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 8002276:	4a15      	ldr	r2, [pc, #84]	@ (80022cc <MX_USART2_UART_Init+0x5c>)
 8002278:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800227a:	4b13      	ldr	r3, [pc, #76]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 800227c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002280:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002282:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002288:	4b0f      	ldr	r3, [pc, #60]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800228e:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 8002296:	220c      	movs	r2, #12
 8002298:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800229a:	4b0b      	ldr	r3, [pc, #44]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a0:	4b09      	ldr	r3, [pc, #36]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022a6:	4b08      	ldr	r3, [pc, #32]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022ac:	4b06      	ldr	r3, [pc, #24]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022b2:	4805      	ldr	r0, [pc, #20]	@ (80022c8 <MX_USART2_UART_Init+0x58>)
 80022b4:	f004 fdc2 	bl	8006e3c <HAL_UART_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80022be:	f7fe fefe 	bl	80010be <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200007a8 	.word	0x200007a8
 80022cc:	40004400 	.word	0x40004400

080022d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b0ae      	sub	sp, #184	@ 0xb8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	2288      	movs	r2, #136	@ 0x88
 80022ee:	2100      	movs	r1, #0
 80022f0:	4618      	mov	r0, r3
 80022f2:	f006 f8f3 	bl	80084dc <memset>
  if(uartHandle->Instance==UART5)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a5b      	ldr	r2, [pc, #364]	@ (8002468 <HAL_UART_MspInit+0x198>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d165      	bne.n	80023cc <HAL_UART_MspInit+0xfc>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002300:	2310      	movs	r3, #16
 8002302:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002304:	2300      	movs	r3, #0
 8002306:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002308:	f107 031c 	add.w	r3, r7, #28
 800230c:	4618      	mov	r0, r3
 800230e:	f003 f9a5 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002318:	f7fe fed1 	bl	80010be <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800231c:	4b53      	ldr	r3, [pc, #332]	@ (800246c <HAL_UART_MspInit+0x19c>)
 800231e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002320:	4a52      	ldr	r2, [pc, #328]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002326:	6593      	str	r3, [r2, #88]	@ 0x58
 8002328:	4b50      	ldr	r3, [pc, #320]	@ (800246c <HAL_UART_MspInit+0x19c>)
 800232a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002330:	61bb      	str	r3, [r7, #24]
 8002332:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002334:	4b4d      	ldr	r3, [pc, #308]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002338:	4a4c      	ldr	r2, [pc, #304]	@ (800246c <HAL_UART_MspInit+0x19c>)
 800233a:	f043 0304 	orr.w	r3, r3, #4
 800233e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002340:	4b4a      	ldr	r3, [pc, #296]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800234c:	4b47      	ldr	r3, [pc, #284]	@ (800246c <HAL_UART_MspInit+0x19c>)
 800234e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002350:	4a46      	ldr	r2, [pc, #280]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002358:	4b44      	ldr	r3, [pc, #272]	@ (800246c <HAL_UART_MspInit+0x19c>)
 800235a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235c:	f003 0308 	and.w	r3, r3, #8
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = TX_BT_RX_Pin;
 8002364:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002368:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002378:	2303      	movs	r3, #3
 800237a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800237e:	2308      	movs	r3, #8
 8002380:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(TX_BT_RX_GPIO_Port, &GPIO_InitStruct);
 8002384:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002388:	4619      	mov	r1, r3
 800238a:	4839      	ldr	r0, [pc, #228]	@ (8002470 <HAL_UART_MspInit+0x1a0>)
 800238c:	f001 fa6c 	bl	8003868 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RX_BT_TX_Pin;
 8002390:	2304      	movs	r3, #4
 8002392:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a2:	2303      	movs	r3, #3
 80023a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023a8:	2308      	movs	r3, #8
 80023aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(RX_BT_TX_GPIO_Port, &GPIO_InitStruct);
 80023ae:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80023b2:	4619      	mov	r1, r3
 80023b4:	482f      	ldr	r0, [pc, #188]	@ (8002474 <HAL_UART_MspInit+0x1a4>)
 80023b6:	f001 fa57 	bl	8003868 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2100      	movs	r1, #0
 80023be:	2035      	movs	r0, #53	@ 0x35
 80023c0:	f001 f99d 	bl	80036fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80023c4:	2035      	movs	r0, #53	@ 0x35
 80023c6:	f001 f9b6 	bl	8003736 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80023ca:	e048      	b.n	800245e <HAL_UART_MspInit+0x18e>
  else if(uartHandle->Instance==USART2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a29      	ldr	r2, [pc, #164]	@ (8002478 <HAL_UART_MspInit+0x1a8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d143      	bne.n	800245e <HAL_UART_MspInit+0x18e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80023d6:	2302      	movs	r3, #2
 80023d8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80023da:	2300      	movs	r3, #0
 80023dc:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023de:	f107 031c 	add.w	r3, r7, #28
 80023e2:	4618      	mov	r0, r3
 80023e4:	f003 f93a 	bl	800565c <HAL_RCCEx_PeriphCLKConfig>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <HAL_UART_MspInit+0x122>
      Error_Handler();
 80023ee:	f7fe fe66 	bl	80010be <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023f2:	4b1e      	ldr	r3, [pc, #120]	@ (800246c <HAL_UART_MspInit+0x19c>)
 80023f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f6:	4a1d      	ldr	r2, [pc, #116]	@ (800246c <HAL_UART_MspInit+0x19c>)
 80023f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80023fe:	4b1b      	ldr	r3, [pc, #108]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800240a:	4b18      	ldr	r3, [pc, #96]	@ (800246c <HAL_UART_MspInit+0x19c>)
 800240c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240e:	4a17      	ldr	r2, [pc, #92]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002416:	4b15      	ldr	r3, [pc, #84]	@ (800246c <HAL_UART_MspInit+0x19c>)
 8002418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002422:	230c      	movs	r3, #12
 8002424:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002428:	2302      	movs	r3, #2
 800242a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002434:	2303      	movs	r3, #3
 8002436:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800243a:	2307      	movs	r3, #7
 800243c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002440:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002444:	4619      	mov	r1, r3
 8002446:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800244a:	f001 fa0d 	bl	8003868 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800244e:	2200      	movs	r2, #0
 8002450:	2100      	movs	r1, #0
 8002452:	2026      	movs	r0, #38	@ 0x26
 8002454:	f001 f953 	bl	80036fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002458:	2026      	movs	r0, #38	@ 0x26
 800245a:	f001 f96c 	bl	8003736 <HAL_NVIC_EnableIRQ>
}
 800245e:	bf00      	nop
 8002460:	37b8      	adds	r7, #184	@ 0xb8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40005000 	.word	0x40005000
 800246c:	40021000 	.word	0x40021000
 8002470:	48000800 	.word	0x48000800
 8002474:	48000c00 	.word	0x48000c00
 8002478:	40004400 	.word	0x40004400

0800247c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800247c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002480:	f7ff fdec 	bl	800205c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002484:	480c      	ldr	r0, [pc, #48]	@ (80024b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002486:	490d      	ldr	r1, [pc, #52]	@ (80024bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002488:	4a0d      	ldr	r2, [pc, #52]	@ (80024c0 <LoopForever+0xe>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800249c:	4c0a      	ldr	r4, [pc, #40]	@ (80024c8 <LoopForever+0x16>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024aa:	f006 f86b 	bl	8008584 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024ae:	f7fe fd8d 	bl	8000fcc <main>

080024b2 <LoopForever>:

LoopForever:
    b LoopForever
 80024b2:	e7fe      	b.n	80024b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024bc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80024c0:	0800b384 	.word	0x0800b384
  ldr r2, =_sbss
 80024c4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80024c8:	20000980 	.word	0x20000980

080024cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024cc:	e7fe      	b.n	80024cc <ADC1_2_IRQHandler>

080024ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b082      	sub	sp, #8
 80024d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d8:	2003      	movs	r0, #3
 80024da:	f001 f905 	bl	80036e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024de:	2000      	movs	r0, #0
 80024e0:	f000 f80e 	bl	8002500 <HAL_InitTick>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d002      	beq.n	80024f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	71fb      	strb	r3, [r7, #7]
 80024ee:	e001      	b.n	80024f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024f0:	f7ff fca8 	bl	8001e44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800250c:	4b17      	ldr	r3, [pc, #92]	@ (800256c <HAL_InitTick+0x6c>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d023      	beq.n	800255c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002514:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <HAL_InitTick+0x70>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b14      	ldr	r3, [pc, #80]	@ (800256c <HAL_InitTick+0x6c>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002522:	fbb3 f3f1 	udiv	r3, r3, r1
 8002526:	fbb2 f3f3 	udiv	r3, r2, r3
 800252a:	4618      	mov	r0, r3
 800252c:	f001 f911 	bl	8003752 <HAL_SYSTICK_Config>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10f      	bne.n	8002556 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2b0f      	cmp	r3, #15
 800253a:	d809      	bhi.n	8002550 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800253c:	2200      	movs	r2, #0
 800253e:	6879      	ldr	r1, [r7, #4]
 8002540:	f04f 30ff 	mov.w	r0, #4294967295
 8002544:	f001 f8db 	bl	80036fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002548:	4a0a      	ldr	r2, [pc, #40]	@ (8002574 <HAL_InitTick+0x74>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	e007      	b.n	8002560 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
 8002554:	e004      	b.n	8002560 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
 800255a:	e001      	b.n	8002560 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002560:	7bfb      	ldrb	r3, [r7, #15]
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000018 	.word	0x20000018
 8002570:	20000010 	.word	0x20000010
 8002574:	20000014 	.word	0x20000014

08002578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800257c:	4b06      	ldr	r3, [pc, #24]	@ (8002598 <HAL_IncTick+0x20>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	461a      	mov	r2, r3
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_IncTick+0x24>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4413      	add	r3, r2
 8002588:	4a04      	ldr	r2, [pc, #16]	@ (800259c <HAL_IncTick+0x24>)
 800258a:	6013      	str	r3, [r2, #0]
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000018 	.word	0x20000018
 800259c:	20000830 	.word	0x20000830

080025a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return uwTick;
 80025a4:	4b03      	ldr	r3, [pc, #12]	@ (80025b4 <HAL_GetTick+0x14>)
 80025a6:	681b      	ldr	r3, [r3, #0]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000830 	.word	0x20000830

080025b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c0:	f7ff ffee 	bl	80025a0 <HAL_GetTick>
 80025c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d0:	d005      	beq.n	80025de <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025d2:	4b0a      	ldr	r3, [pc, #40]	@ (80025fc <HAL_Delay+0x44>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4413      	add	r3, r2
 80025dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025de:	bf00      	nop
 80025e0:	f7ff ffde 	bl	80025a0 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d8f7      	bhi.n	80025e0 <HAL_Delay+0x28>
  {
  }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000018 	.word	0x20000018

08002600 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	431a      	orrs	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	609a      	str	r2, [r3, #8]
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	431a      	orrs	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	609a      	str	r2, [r3, #8]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800265c:	4618      	mov	r0, r3
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002668:	b480      	push	{r7}
 800266a:	b087      	sub	sp, #28
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
 8002674:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	3360      	adds	r3, #96	@ 0x60
 800267a:	461a      	mov	r2, r3
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <LL_ADC_SetOffset+0x44>)
 800268a:	4013      	ands	r3, r2
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	4313      	orrs	r3, r2
 8002698:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026a0:	bf00      	nop
 80026a2:	371c      	adds	r7, #28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	03fff000 	.word	0x03fff000

080026b0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3360      	adds	r3, #96	@ 0x60
 80026be:	461a      	mov	r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3360      	adds	r3, #96	@ 0x60
 80026ec:	461a      	mov	r2, r3
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	431a      	orrs	r2, r3
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002706:	bf00      	nop
 8002708:	371c      	adds	r7, #28
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002712:	b480      	push	{r7}
 8002714:	b087      	sub	sp, #28
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	3330      	adds	r3, #48	@ 0x30
 8002722:	461a      	mov	r2, r3
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	0a1b      	lsrs	r3, r3, #8
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	4413      	add	r3, r2
 8002730:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	211f      	movs	r1, #31
 800273e:	fa01 f303 	lsl.w	r3, r1, r3
 8002742:	43db      	mvns	r3, r3
 8002744:	401a      	ands	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	0e9b      	lsrs	r3, r3, #26
 800274a:	f003 011f 	and.w	r1, r3, #31
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	f003 031f 	and.w	r3, r3, #31
 8002754:	fa01 f303 	lsl.w	r3, r1, r3
 8002758:	431a      	orrs	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800275e:	bf00      	nop
 8002760:	371c      	adds	r7, #28
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800276a:	b480      	push	{r7}
 800276c:	b087      	sub	sp, #28
 800276e:	af00      	add	r7, sp, #0
 8002770:	60f8      	str	r0, [r7, #12]
 8002772:	60b9      	str	r1, [r7, #8]
 8002774:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	3314      	adds	r3, #20
 800277a:	461a      	mov	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	0e5b      	lsrs	r3, r3, #25
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	4413      	add	r3, r2
 8002788:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	0d1b      	lsrs	r3, r3, #20
 8002792:	f003 031f 	and.w	r3, r3, #31
 8002796:	2107      	movs	r1, #7
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	401a      	ands	r2, r3
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	0d1b      	lsrs	r3, r3, #20
 80027a4:	f003 031f 	and.w	r3, r3, #31
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	431a      	orrs	r2, r3
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027b4:	bf00      	nop
 80027b6:	371c      	adds	r7, #28
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr

080027c0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d8:	43db      	mvns	r3, r3
 80027da:	401a      	ands	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f003 0318 	and.w	r3, r3, #24
 80027e2:	4908      	ldr	r1, [pc, #32]	@ (8002804 <LL_ADC_SetChannelSingleDiff+0x44>)
 80027e4:	40d9      	lsrs	r1, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	400b      	ands	r3, r1
 80027ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ee:	431a      	orrs	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80027f6:	bf00      	nop
 80027f8:	3714      	adds	r7, #20
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	0007ffff 	.word	0x0007ffff

08002808 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002818:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6093      	str	r3, [r2, #8]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800283c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002840:	d101      	bne.n	8002846 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002864:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002868:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800288c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002890:	d101      	bne.n	8002896 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <LL_ADC_IsEnabled+0x18>
 80028b8:	2301      	movs	r3, #1
 80028ba:	e000      	b.n	80028be <LL_ADC_IsEnabled+0x1a>
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028ca:	b480      	push	{r7}
 80028cc:	b083      	sub	sp, #12
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 0304 	and.w	r3, r3, #4
 80028da:	2b04      	cmp	r3, #4
 80028dc:	d101      	bne.n	80028e2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0308 	and.w	r3, r3, #8
 8002900:	2b08      	cmp	r3, #8
 8002902:	d101      	bne.n	8002908 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002904:	2301      	movs	r3, #1
 8002906:	e000      	b.n	800290a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
	...

08002918 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002918:	b590      	push	{r4, r7, lr}
 800291a:	b089      	sub	sp, #36	@ 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002920:	2300      	movs	r3, #0
 8002922:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e130      	b.n	8002b94 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293c:	2b00      	cmp	r3, #0
 800293e:	d109      	bne.n	8002954 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f7fe f8a5 	bl	8000a90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ff67 	bl	800282c <LL_ADC_IsDeepPowerDownEnabled>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d004      	beq.n	800296e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f7ff ff4d 	bl	8002808 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff ff82 	bl	800287c <LL_ADC_IsInternalRegulatorEnabled>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d115      	bne.n	80029aa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff ff66 	bl	8002854 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002988:	4b84      	ldr	r3, [pc, #528]	@ (8002b9c <HAL_ADC_Init+0x284>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	099b      	lsrs	r3, r3, #6
 800298e:	4a84      	ldr	r2, [pc, #528]	@ (8002ba0 <HAL_ADC_Init+0x288>)
 8002990:	fba2 2303 	umull	r2, r3, r2, r3
 8002994:	099b      	lsrs	r3, r3, #6
 8002996:	3301      	adds	r3, #1
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800299c:	e002      	b.n	80029a4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	3b01      	subs	r3, #1
 80029a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1f9      	bne.n	800299e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff64 	bl	800287c <LL_ADC_IsInternalRegulatorEnabled>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10d      	bne.n	80029d6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029be:	f043 0210 	orr.w	r2, r3, #16
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ca:	f043 0201 	orr.w	r2, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff ff75 	bl	80028ca <LL_ADC_REG_IsConversionOngoing>
 80029e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e6:	f003 0310 	and.w	r3, r3, #16
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f040 80c9 	bne.w	8002b82 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f040 80c5 	bne.w	8002b82 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a00:	f043 0202 	orr.w	r2, r3, #2
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff49 	bl	80028a4 <LL_ADC_IsEnabled>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d115      	bne.n	8002a44 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a18:	4862      	ldr	r0, [pc, #392]	@ (8002ba4 <HAL_ADC_Init+0x28c>)
 8002a1a:	f7ff ff43 	bl	80028a4 <LL_ADC_IsEnabled>
 8002a1e:	4604      	mov	r4, r0
 8002a20:	4861      	ldr	r0, [pc, #388]	@ (8002ba8 <HAL_ADC_Init+0x290>)
 8002a22:	f7ff ff3f 	bl	80028a4 <LL_ADC_IsEnabled>
 8002a26:	4603      	mov	r3, r0
 8002a28:	431c      	orrs	r4, r3
 8002a2a:	4860      	ldr	r0, [pc, #384]	@ (8002bac <HAL_ADC_Init+0x294>)
 8002a2c:	f7ff ff3a 	bl	80028a4 <LL_ADC_IsEnabled>
 8002a30:	4603      	mov	r3, r0
 8002a32:	4323      	orrs	r3, r4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d105      	bne.n	8002a44 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	485c      	ldr	r0, [pc, #368]	@ (8002bb0 <HAL_ADC_Init+0x298>)
 8002a40:	f7ff fdde 	bl	8002600 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	7e5b      	ldrb	r3, [r3, #25]
 8002a48:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a4e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a54:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a5a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a62:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a64:	4313      	orrs	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d106      	bne.n	8002a80 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	3b01      	subs	r3, #1
 8002a78:	045b      	lsls	r3, r3, #17
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d009      	beq.n	8002a9c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a8c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a94:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	4b44      	ldr	r3, [pc, #272]	@ (8002bb4 <HAL_ADC_Init+0x29c>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	69b9      	ldr	r1, [r7, #24]
 8002aac:	430b      	orrs	r3, r1
 8002aae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff ff1b 	bl	80028f0 <LL_ADC_INJ_IsConversionOngoing>
 8002aba:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d13d      	bne.n	8002b3e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d13a      	bne.n	8002b3e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002acc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ad4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ae4:	f023 0302 	bic.w	r3, r3, #2
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6812      	ldr	r2, [r2, #0]
 8002aec:	69b9      	ldr	r1, [r7, #24]
 8002aee:	430b      	orrs	r3, r1
 8002af0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d118      	bne.n	8002b2e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b06:	f023 0304 	bic.w	r3, r3, #4
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b12:	4311      	orrs	r1, r2
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002b18:	4311      	orrs	r1, r2
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0201 	orr.w	r2, r2, #1
 8002b2a:	611a      	str	r2, [r3, #16]
 8002b2c:	e007      	b.n	8002b3e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	691a      	ldr	r2, [r3, #16]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0201 	bic.w	r2, r2, #1
 8002b3c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10c      	bne.n	8002b60 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	f023 010f 	bic.w	r1, r3, #15
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	1e5a      	subs	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b5e:	e007      	b.n	8002b70 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 020f 	bic.w	r2, r2, #15
 8002b6e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b74:	f023 0303 	bic.w	r3, r3, #3
 8002b78:	f043 0201 	orr.w	r2, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b80:	e007      	b.n	8002b92 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b86:	f043 0210 	orr.w	r2, r3, #16
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b92:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3724      	adds	r7, #36	@ 0x24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd90      	pop	{r4, r7, pc}
 8002b9c:	20000010 	.word	0x20000010
 8002ba0:	053e2d63 	.word	0x053e2d63
 8002ba4:	50040000 	.word	0x50040000
 8002ba8:	50040100 	.word	0x50040100
 8002bac:	50040200 	.word	0x50040200
 8002bb0:	50040300 	.word	0x50040300
 8002bb4:	fff0c007 	.word	0xfff0c007

08002bb8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b0b6      	sub	sp, #216	@ 0xd8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x22>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e3c9      	b.n	800336e <HAL_ADC_ConfigChannel+0x7b6>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fe6f 	bl	80028ca <LL_ADC_REG_IsConversionOngoing>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f040 83aa 	bne.w	8003348 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b05      	cmp	r3, #5
 8002c02:	d824      	bhi.n	8002c4e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	3b02      	subs	r3, #2
 8002c0a:	2b03      	cmp	r3, #3
 8002c0c:	d81b      	bhi.n	8002c46 <HAL_ADC_ConfigChannel+0x8e>
 8002c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c14 <HAL_ADC_ConfigChannel+0x5c>)
 8002c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c14:	08002c25 	.word	0x08002c25
 8002c18:	08002c2d 	.word	0x08002c2d
 8002c1c:	08002c35 	.word	0x08002c35
 8002c20:	08002c3d 	.word	0x08002c3d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002c24:	230c      	movs	r3, #12
 8002c26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c2a:	e010      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002c2c:	2312      	movs	r3, #18
 8002c2e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c32:	e00c      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002c34:	2318      	movs	r3, #24
 8002c36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c3a:	e008      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002c3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c44:	e003      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002c46:	2306      	movs	r3, #6
 8002c48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002c4c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6818      	ldr	r0, [r3, #0]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002c5c:	f7ff fd59 	bl	8002712 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fe30 	bl	80028ca <LL_ADC_REG_IsConversionOngoing>
 8002c6a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fe3c 	bl	80028f0 <LL_ADC_INJ_IsConversionOngoing>
 8002c78:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f040 81a4 	bne.w	8002fce <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002c86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f040 819f 	bne.w	8002fce <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	6819      	ldr	r1, [r3, #0]
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	f7ff fd64 	bl	800276a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	08db      	lsrs	r3, r3, #3
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d00a      	beq.n	8002cda <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6818      	ldr	r0, [r3, #0]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	6919      	ldr	r1, [r3, #16]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cd4:	f7ff fcc8 	bl	8002668 <LL_ADC_SetOffset>
 8002cd8:	e179      	b.n	8002fce <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2100      	movs	r1, #0
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fce5 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d10a      	bne.n	8002d06 <HAL_ADC_ConfigChannel+0x14e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff fcda 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	0e9b      	lsrs	r3, r3, #26
 8002d00:	f003 021f 	and.w	r2, r3, #31
 8002d04:	e01e      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x18c>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fccf 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002d1c:	fa93 f3a3 	rbit	r3, r3
 8002d20:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d24:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002d28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002d2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002d34:	2320      	movs	r3, #32
 8002d36:	e004      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002d38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d3c:	fab3 f383 	clz	r3, r3
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d105      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x1a4>
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	e018      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x1d6>
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d68:	fa93 f3a3 	rbit	r3, r3
 8002d6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002d70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002d78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002d80:	2320      	movs	r3, #32
 8002d82:	e004      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002d84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d106      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2200      	movs	r2, #0
 8002d98:	2100      	movs	r1, #0
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fc9e 	bl	80026dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2101      	movs	r1, #1
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fc82 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10a      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x214>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2101      	movs	r1, #1
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff fc77 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	0e9b      	lsrs	r3, r3, #26
 8002dc6:	f003 021f 	and.w	r2, r3, #31
 8002dca:	e01e      	b.n	8002e0a <HAL_ADC_ConfigChannel+0x252>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fc6c 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002de2:	fa93 f3a3 	rbit	r3, r3
 8002de6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002dea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002df2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002dfa:	2320      	movs	r3, #32
 8002dfc:	e004      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002dfe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d105      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x26a>
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	0e9b      	lsrs	r3, r3, #26
 8002e1c:	f003 031f 	and.w	r3, r3, #31
 8002e20:	e018      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x29c>
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002e36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e3a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002e3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002e46:	2320      	movs	r3, #32
 8002e48:	e004      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002e4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e4e:	fab3 f383 	clz	r3, r3
 8002e52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d106      	bne.n	8002e66 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2101      	movs	r1, #1
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fc3b 	bl	80026dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff fc1f 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10a      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x2da>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2102      	movs	r1, #2
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff fc14 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	0e9b      	lsrs	r3, r3, #26
 8002e8c:	f003 021f 	and.w	r2, r3, #31
 8002e90:	e01e      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x318>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2102      	movs	r1, #2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff fc09 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ea8:	fa93 f3a3 	rbit	r3, r3
 8002eac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002eb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002eb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002eb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002ec0:	2320      	movs	r3, #32
 8002ec2:	e004      	b.n	8002ece <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002ec4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ec8:	fab3 f383 	clz	r3, r3
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d105      	bne.n	8002ee8 <HAL_ADC_ConfigChannel+0x330>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	0e9b      	lsrs	r3, r3, #26
 8002ee2:	f003 031f 	and.w	r3, r3, #31
 8002ee6:	e014      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x35a>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ef0:	fa93 f3a3 	rbit	r3, r3
 8002ef4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002ef6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002efc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002f04:	2320      	movs	r3, #32
 8002f06:	e004      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002f08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002f0c:	fab3 f383 	clz	r3, r3
 8002f10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d106      	bne.n	8002f24 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2102      	movs	r1, #2
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff fbdc 	bl	80026dc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2103      	movs	r1, #3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff fbc0 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10a      	bne.n	8002f50 <HAL_ADC_ConfigChannel+0x398>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2103      	movs	r1, #3
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff fbb5 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002f46:	4603      	mov	r3, r0
 8002f48:	0e9b      	lsrs	r3, r3, #26
 8002f4a:	f003 021f 	and.w	r2, r3, #31
 8002f4e:	e017      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x3c8>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2103      	movs	r1, #3
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff fbaa 	bl	80026b0 <LL_ADC_GetOffsetChannel>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002f68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f6a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002f6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002f72:	2320      	movs	r3, #32
 8002f74:	e003      	b.n	8002f7e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002f76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f78:	fab3 f383 	clz	r3, r3
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d105      	bne.n	8002f98 <HAL_ADC_ConfigChannel+0x3e0>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	0e9b      	lsrs	r3, r3, #26
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	e011      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x404>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002fa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002faa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002fb0:	2320      	movs	r3, #32
 8002fb2:	e003      	b.n	8002fbc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002fb4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d106      	bne.n	8002fce <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2103      	movs	r1, #3
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff fb87 	bl	80026dc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fc66 	bl	80028a4 <LL_ADC_IsEnabled>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f040 8140 	bne.w	8003260 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6818      	ldr	r0, [r3, #0]
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	6819      	ldr	r1, [r3, #0]
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	461a      	mov	r2, r3
 8002fee:	f7ff fbe7 	bl	80027c0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	4a8f      	ldr	r2, [pc, #572]	@ (8003234 <HAL_ADC_ConfigChannel+0x67c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	f040 8131 	bne.w	8003260 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10b      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x46e>
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	0e9b      	lsrs	r3, r3, #26
 8003014:	3301      	adds	r3, #1
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	2b09      	cmp	r3, #9
 800301c:	bf94      	ite	ls
 800301e:	2301      	movls	r3, #1
 8003020:	2300      	movhi	r3, #0
 8003022:	b2db      	uxtb	r3, r3
 8003024:	e019      	b.n	800305a <HAL_ADC_ConfigChannel+0x4a2>
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800302e:	fa93 f3a3 	rbit	r3, r3
 8003032:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003036:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003038:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800303e:	2320      	movs	r3, #32
 8003040:	e003      	b.n	800304a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003042:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	b2db      	uxtb	r3, r3
 800304a:	3301      	adds	r3, #1
 800304c:	f003 031f 	and.w	r3, r3, #31
 8003050:	2b09      	cmp	r3, #9
 8003052:	bf94      	ite	ls
 8003054:	2301      	movls	r3, #1
 8003056:	2300      	movhi	r3, #0
 8003058:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800305a:	2b00      	cmp	r3, #0
 800305c:	d079      	beq.n	8003152 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003066:	2b00      	cmp	r3, #0
 8003068:	d107      	bne.n	800307a <HAL_ADC_ConfigChannel+0x4c2>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	0e9b      	lsrs	r3, r3, #26
 8003070:	3301      	adds	r3, #1
 8003072:	069b      	lsls	r3, r3, #26
 8003074:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003078:	e015      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x4ee>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800308a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800308c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003092:	2320      	movs	r3, #32
 8003094:	e003      	b.n	800309e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	3301      	adds	r3, #1
 80030a0:	069b      	lsls	r3, r3, #26
 80030a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d109      	bne.n	80030c6 <HAL_ADC_ConfigChannel+0x50e>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	0e9b      	lsrs	r3, r3, #26
 80030b8:	3301      	adds	r3, #1
 80030ba:	f003 031f 	and.w	r3, r3, #31
 80030be:	2101      	movs	r1, #1
 80030c0:	fa01 f303 	lsl.w	r3, r1, r3
 80030c4:	e017      	b.n	80030f6 <HAL_ADC_ConfigChannel+0x53e>
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80030d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80030d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80030de:	2320      	movs	r3, #32
 80030e0:	e003      	b.n	80030ea <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80030e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030e4:	fab3 f383 	clz	r3, r3
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	3301      	adds	r3, #1
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	2101      	movs	r1, #1
 80030f2:	fa01 f303 	lsl.w	r3, r1, r3
 80030f6:	ea42 0103 	orr.w	r1, r2, r3
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10a      	bne.n	800311c <HAL_ADC_ConfigChannel+0x564>
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	0e9b      	lsrs	r3, r3, #26
 800310c:	3301      	adds	r3, #1
 800310e:	f003 021f 	and.w	r2, r3, #31
 8003112:	4613      	mov	r3, r2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	4413      	add	r3, r2
 8003118:	051b      	lsls	r3, r3, #20
 800311a:	e018      	b.n	800314e <HAL_ADC_ConfigChannel+0x596>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003124:	fa93 f3a3 	rbit	r3, r3
 8003128:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800312a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800312c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800312e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003130:	2b00      	cmp	r3, #0
 8003132:	d101      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003134:	2320      	movs	r3, #32
 8003136:	e003      	b.n	8003140 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800313a:	fab3 f383 	clz	r3, r3
 800313e:	b2db      	uxtb	r3, r3
 8003140:	3301      	adds	r3, #1
 8003142:	f003 021f 	and.w	r2, r3, #31
 8003146:	4613      	mov	r3, r2
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	4413      	add	r3, r2
 800314c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800314e:	430b      	orrs	r3, r1
 8003150:	e081      	b.n	8003256 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800315a:	2b00      	cmp	r3, #0
 800315c:	d107      	bne.n	800316e <HAL_ADC_ConfigChannel+0x5b6>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	0e9b      	lsrs	r3, r3, #26
 8003164:	3301      	adds	r3, #1
 8003166:	069b      	lsls	r3, r3, #26
 8003168:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800316c:	e015      	b.n	800319a <HAL_ADC_ConfigChannel+0x5e2>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003176:	fa93 f3a3 	rbit	r3, r3
 800317a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800317c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003186:	2320      	movs	r3, #32
 8003188:	e003      	b.n	8003192 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800318a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800318c:	fab3 f383 	clz	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	3301      	adds	r3, #1
 8003194:	069b      	lsls	r3, r3, #26
 8003196:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d109      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x602>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	0e9b      	lsrs	r3, r3, #26
 80031ac:	3301      	adds	r3, #1
 80031ae:	f003 031f 	and.w	r3, r3, #31
 80031b2:	2101      	movs	r1, #1
 80031b4:	fa01 f303 	lsl.w	r3, r1, r3
 80031b8:	e017      	b.n	80031ea <HAL_ADC_ConfigChannel+0x632>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	fa93 f3a3 	rbit	r3, r3
 80031c6:	61bb      	str	r3, [r7, #24]
  return result;
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80031cc:	6a3b      	ldr	r3, [r7, #32]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80031d2:	2320      	movs	r3, #32
 80031d4:	e003      	b.n	80031de <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80031d6:	6a3b      	ldr	r3, [r7, #32]
 80031d8:	fab3 f383 	clz	r3, r3
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	3301      	adds	r3, #1
 80031e0:	f003 031f 	and.w	r3, r3, #31
 80031e4:	2101      	movs	r1, #1
 80031e6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ea:	ea42 0103 	orr.w	r1, r2, r3
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10d      	bne.n	8003216 <HAL_ADC_ConfigChannel+0x65e>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	0e9b      	lsrs	r3, r3, #26
 8003200:	3301      	adds	r3, #1
 8003202:	f003 021f 	and.w	r2, r3, #31
 8003206:	4613      	mov	r3, r2
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4413      	add	r3, r2
 800320c:	3b1e      	subs	r3, #30
 800320e:	051b      	lsls	r3, r3, #20
 8003210:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003214:	e01e      	b.n	8003254 <HAL_ADC_ConfigChannel+0x69c>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	fa93 f3a3 	rbit	r3, r3
 8003222:	60fb      	str	r3, [r7, #12]
  return result;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d104      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800322e:	2320      	movs	r3, #32
 8003230:	e006      	b.n	8003240 <HAL_ADC_ConfigChannel+0x688>
 8003232:	bf00      	nop
 8003234:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fab3 f383 	clz	r3, r3
 800323e:	b2db      	uxtb	r3, r3
 8003240:	3301      	adds	r3, #1
 8003242:	f003 021f 	and.w	r2, r3, #31
 8003246:	4613      	mov	r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	4413      	add	r3, r2
 800324c:	3b1e      	subs	r3, #30
 800324e:	051b      	lsls	r3, r3, #20
 8003250:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003254:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800325a:	4619      	mov	r1, r3
 800325c:	f7ff fa85 	bl	800276a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4b44      	ldr	r3, [pc, #272]	@ (8003378 <HAL_ADC_ConfigChannel+0x7c0>)
 8003266:	4013      	ands	r3, r2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d07a      	beq.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800326c:	4843      	ldr	r0, [pc, #268]	@ (800337c <HAL_ADC_ConfigChannel+0x7c4>)
 800326e:	f7ff f9ed 	bl	800264c <LL_ADC_GetCommonPathInternalCh>
 8003272:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a41      	ldr	r2, [pc, #260]	@ (8003380 <HAL_ADC_ConfigChannel+0x7c8>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d12c      	bne.n	80032da <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003280:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003284:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d126      	bne.n	80032da <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a3c      	ldr	r2, [pc, #240]	@ (8003384 <HAL_ADC_ConfigChannel+0x7cc>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d004      	beq.n	80032a0 <HAL_ADC_ConfigChannel+0x6e8>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a3b      	ldr	r2, [pc, #236]	@ (8003388 <HAL_ADC_ConfigChannel+0x7d0>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d15d      	bne.n	800335c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80032a8:	4619      	mov	r1, r3
 80032aa:	4834      	ldr	r0, [pc, #208]	@ (800337c <HAL_ADC_ConfigChannel+0x7c4>)
 80032ac:	f7ff f9bb 	bl	8002626 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032b0:	4b36      	ldr	r3, [pc, #216]	@ (800338c <HAL_ADC_ConfigChannel+0x7d4>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	099b      	lsrs	r3, r3, #6
 80032b6:	4a36      	ldr	r2, [pc, #216]	@ (8003390 <HAL_ADC_ConfigChannel+0x7d8>)
 80032b8:	fba2 2303 	umull	r2, r3, r2, r3
 80032bc:	099b      	lsrs	r3, r3, #6
 80032be:	1c5a      	adds	r2, r3, #1
 80032c0:	4613      	mov	r3, r2
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80032ca:	e002      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f9      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032d8:	e040      	b.n	800335c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a2d      	ldr	r2, [pc, #180]	@ (8003394 <HAL_ADC_ConfigChannel+0x7dc>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d118      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80032e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d112      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a23      	ldr	r2, [pc, #140]	@ (8003384 <HAL_ADC_ConfigChannel+0x7cc>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d004      	beq.n	8003304 <HAL_ADC_ConfigChannel+0x74c>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a22      	ldr	r2, [pc, #136]	@ (8003388 <HAL_ADC_ConfigChannel+0x7d0>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d12d      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003304:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003308:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800330c:	4619      	mov	r1, r3
 800330e:	481b      	ldr	r0, [pc, #108]	@ (800337c <HAL_ADC_ConfigChannel+0x7c4>)
 8003310:	f7ff f989 	bl	8002626 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003314:	e024      	b.n	8003360 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a1f      	ldr	r2, [pc, #124]	@ (8003398 <HAL_ADC_ConfigChannel+0x7e0>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d120      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003320:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003324:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d11a      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a14      	ldr	r2, [pc, #80]	@ (8003384 <HAL_ADC_ConfigChannel+0x7cc>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d115      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003336:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800333a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800333e:	4619      	mov	r1, r3
 8003340:	480e      	ldr	r0, [pc, #56]	@ (800337c <HAL_ADC_ConfigChannel+0x7c4>)
 8003342:	f7ff f970 	bl	8002626 <LL_ADC_SetCommonPathInternalCh>
 8003346:	e00c      	b.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800334c:	f043 0220 	orr.w	r2, r3, #32
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800335a:	e002      	b.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800335c:	bf00      	nop
 800335e:	e000      	b.n	8003362 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003360:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800336a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800336e:	4618      	mov	r0, r3
 8003370:	37d8      	adds	r7, #216	@ 0xd8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	80080000 	.word	0x80080000
 800337c:	50040300 	.word	0x50040300
 8003380:	c7520000 	.word	0xc7520000
 8003384:	50040000 	.word	0x50040000
 8003388:	50040200 	.word	0x50040200
 800338c:	20000010 	.word	0x20000010
 8003390:	053e2d63 	.word	0x053e2d63
 8003394:	cb840000 	.word	0xcb840000
 8003398:	80000001 	.word	0x80000001

0800339c <LL_ADC_IsEnabled>:
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <LL_ADC_IsEnabled+0x18>
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <LL_ADC_IsEnabled+0x1a>
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <LL_ADC_REG_IsConversionOngoing>:
{
 80033c2:	b480      	push	{r7}
 80033c4:	b083      	sub	sp, #12
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 0304 	and.w	r3, r3, #4
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d101      	bne.n	80033da <LL_ADC_REG_IsConversionOngoing+0x18>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033da:	2300      	movs	r3, #0
}
 80033dc:	4618      	mov	r0, r3
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80033e8:	b590      	push	{r4, r7, lr}
 80033ea:	b09f      	sub	sp, #124	@ 0x7c
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033f2:	2300      	movs	r3, #0
 80033f4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003402:	2302      	movs	r3, #2
 8003404:	e093      	b.n	800352e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800340e:	2300      	movs	r3, #0
 8003410:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003412:	2300      	movs	r3, #0
 8003414:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a47      	ldr	r2, [pc, #284]	@ (8003538 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d102      	bne.n	8003426 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003420:	4b46      	ldr	r3, [pc, #280]	@ (800353c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	e001      	b.n	800342a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003426:	2300      	movs	r3, #0
 8003428:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10b      	bne.n	8003448 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003434:	f043 0220 	orr.w	r2, r3, #32
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e072      	b.n	800352e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff ffb9 	bl	80033c2 <LL_ADC_REG_IsConversionOngoing>
 8003450:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff ffb3 	bl	80033c2 <LL_ADC_REG_IsConversionOngoing>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d154      	bne.n	800350c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003462:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003464:	2b00      	cmp	r3, #0
 8003466:	d151      	bne.n	800350c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003468:	4b35      	ldr	r3, [pc, #212]	@ (8003540 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800346a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d02c      	beq.n	80034ce <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003474:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003486:	035b      	lsls	r3, r3, #13
 8003488:	430b      	orrs	r3, r1
 800348a:	431a      	orrs	r2, r3
 800348c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800348e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003490:	4829      	ldr	r0, [pc, #164]	@ (8003538 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003492:	f7ff ff83 	bl	800339c <LL_ADC_IsEnabled>
 8003496:	4604      	mov	r4, r0
 8003498:	4828      	ldr	r0, [pc, #160]	@ (800353c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800349a:	f7ff ff7f 	bl	800339c <LL_ADC_IsEnabled>
 800349e:	4603      	mov	r3, r0
 80034a0:	431c      	orrs	r4, r3
 80034a2:	4828      	ldr	r0, [pc, #160]	@ (8003544 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80034a4:	f7ff ff7a 	bl	800339c <LL_ADC_IsEnabled>
 80034a8:	4603      	mov	r3, r0
 80034aa:	4323      	orrs	r3, r4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d137      	bne.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80034b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80034b8:	f023 030f 	bic.w	r3, r3, #15
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	6811      	ldr	r1, [r2, #0]
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	6892      	ldr	r2, [r2, #8]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	431a      	orrs	r2, r3
 80034c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ca:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034cc:	e028      	b.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80034ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034d8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034da:	4817      	ldr	r0, [pc, #92]	@ (8003538 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80034dc:	f7ff ff5e 	bl	800339c <LL_ADC_IsEnabled>
 80034e0:	4604      	mov	r4, r0
 80034e2:	4816      	ldr	r0, [pc, #88]	@ (800353c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80034e4:	f7ff ff5a 	bl	800339c <LL_ADC_IsEnabled>
 80034e8:	4603      	mov	r3, r0
 80034ea:	431c      	orrs	r4, r3
 80034ec:	4815      	ldr	r0, [pc, #84]	@ (8003544 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80034ee:	f7ff ff55 	bl	800339c <LL_ADC_IsEnabled>
 80034f2:	4603      	mov	r3, r0
 80034f4:	4323      	orrs	r3, r4
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d112      	bne.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80034fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003502:	f023 030f 	bic.w	r3, r3, #15
 8003506:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003508:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800350a:	e009      	b.n	8003520 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003510:	f043 0220 	orr.w	r2, r3, #32
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800351e:	e000      	b.n	8003522 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003520:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800352a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800352e:	4618      	mov	r0, r3
 8003530:	377c      	adds	r7, #124	@ 0x7c
 8003532:	46bd      	mov	sp, r7
 8003534:	bd90      	pop	{r4, r7, pc}
 8003536:	bf00      	nop
 8003538:	50040000 	.word	0x50040000
 800353c:	50040100 	.word	0x50040100
 8003540:	50040300 	.word	0x50040300
 8003544:	50040200 	.word	0x50040200

08003548 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003558:	4b0c      	ldr	r3, [pc, #48]	@ (800358c <__NVIC_SetPriorityGrouping+0x44>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003564:	4013      	ands	r3, r2
 8003566:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003570:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003578:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800357a:	4a04      	ldr	r2, [pc, #16]	@ (800358c <__NVIC_SetPriorityGrouping+0x44>)
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	60d3      	str	r3, [r2, #12]
}
 8003580:	bf00      	nop
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	e000ed00 	.word	0xe000ed00

08003590 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003594:	4b04      	ldr	r3, [pc, #16]	@ (80035a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	0a1b      	lsrs	r3, r3, #8
 800359a:	f003 0307 	and.w	r3, r3, #7
}
 800359e:	4618      	mov	r0, r3
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	4603      	mov	r3, r0
 80035b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	db0b      	blt.n	80035d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	f003 021f 	and.w	r2, r3, #31
 80035c4:	4907      	ldr	r1, [pc, #28]	@ (80035e4 <__NVIC_EnableIRQ+0x38>)
 80035c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ca:	095b      	lsrs	r3, r3, #5
 80035cc:	2001      	movs	r0, #1
 80035ce:	fa00 f202 	lsl.w	r2, r0, r2
 80035d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	e000e100 	.word	0xe000e100

080035e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	6039      	str	r1, [r7, #0]
 80035f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	db0a      	blt.n	8003612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	490c      	ldr	r1, [pc, #48]	@ (8003634 <__NVIC_SetPriority+0x4c>)
 8003602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003606:	0112      	lsls	r2, r2, #4
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	440b      	add	r3, r1
 800360c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003610:	e00a      	b.n	8003628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	b2da      	uxtb	r2, r3
 8003616:	4908      	ldr	r1, [pc, #32]	@ (8003638 <__NVIC_SetPriority+0x50>)
 8003618:	79fb      	ldrb	r3, [r7, #7]
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	3b04      	subs	r3, #4
 8003620:	0112      	lsls	r2, r2, #4
 8003622:	b2d2      	uxtb	r2, r2
 8003624:	440b      	add	r3, r1
 8003626:	761a      	strb	r2, [r3, #24]
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	e000e100 	.word	0xe000e100
 8003638:	e000ed00 	.word	0xe000ed00

0800363c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800363c:	b480      	push	{r7}
 800363e:	b089      	sub	sp, #36	@ 0x24
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	f1c3 0307 	rsb	r3, r3, #7
 8003656:	2b04      	cmp	r3, #4
 8003658:	bf28      	it	cs
 800365a:	2304      	movcs	r3, #4
 800365c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	3304      	adds	r3, #4
 8003662:	2b06      	cmp	r3, #6
 8003664:	d902      	bls.n	800366c <NVIC_EncodePriority+0x30>
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	3b03      	subs	r3, #3
 800366a:	e000      	b.n	800366e <NVIC_EncodePriority+0x32>
 800366c:	2300      	movs	r3, #0
 800366e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003670:	f04f 32ff 	mov.w	r2, #4294967295
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	fa02 f303 	lsl.w	r3, r2, r3
 800367a:	43da      	mvns	r2, r3
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	401a      	ands	r2, r3
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003684:	f04f 31ff 	mov.w	r1, #4294967295
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	fa01 f303 	lsl.w	r3, r1, r3
 800368e:	43d9      	mvns	r1, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003694:	4313      	orrs	r3, r2
         );
}
 8003696:	4618      	mov	r0, r3
 8003698:	3724      	adds	r7, #36	@ 0x24
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
	...

080036a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036b4:	d301      	bcc.n	80036ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036b6:	2301      	movs	r3, #1
 80036b8:	e00f      	b.n	80036da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ba:	4a0a      	ldr	r2, [pc, #40]	@ (80036e4 <SysTick_Config+0x40>)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	3b01      	subs	r3, #1
 80036c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036c2:	210f      	movs	r1, #15
 80036c4:	f04f 30ff 	mov.w	r0, #4294967295
 80036c8:	f7ff ff8e 	bl	80035e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036cc:	4b05      	ldr	r3, [pc, #20]	@ (80036e4 <SysTick_Config+0x40>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036d2:	4b04      	ldr	r3, [pc, #16]	@ (80036e4 <SysTick_Config+0x40>)
 80036d4:	2207      	movs	r2, #7
 80036d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	e000e010 	.word	0xe000e010

080036e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f7ff ff29 	bl	8003548 <__NVIC_SetPriorityGrouping>
}
 80036f6:	bf00      	nop
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b086      	sub	sp, #24
 8003702:	af00      	add	r7, sp, #0
 8003704:	4603      	mov	r3, r0
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	607a      	str	r2, [r7, #4]
 800370a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003710:	f7ff ff3e 	bl	8003590 <__NVIC_GetPriorityGrouping>
 8003714:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	68b9      	ldr	r1, [r7, #8]
 800371a:	6978      	ldr	r0, [r7, #20]
 800371c:	f7ff ff8e 	bl	800363c <NVIC_EncodePriority>
 8003720:	4602      	mov	r2, r0
 8003722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003726:	4611      	mov	r1, r2
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff5d 	bl	80035e8 <__NVIC_SetPriority>
}
 800372e:	bf00      	nop
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	4603      	mov	r3, r0
 800373e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff31 	bl	80035ac <__NVIC_EnableIRQ>
}
 800374a:	bf00      	nop
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b082      	sub	sp, #8
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff ffa2 	bl	80036a4 <SysTick_Config>
 8003760:	4603      	mov	r3, r0
}
 8003762:	4618      	mov	r0, r3
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800376a:	b480      	push	{r7}
 800376c:	b085      	sub	sp, #20
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d008      	beq.n	8003794 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2204      	movs	r2, #4
 8003786:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e022      	b.n	80037da <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 020e 	bic.w	r2, r2, #14
 80037a2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0201 	bic.w	r2, r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b8:	f003 021c 	and.w	r2, r3, #28
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c0:	2101      	movs	r1, #1
 80037c2:	fa01 f202 	lsl.w	r2, r1, r2
 80037c6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b084      	sub	sp, #16
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037ee:	2300      	movs	r3, #0
 80037f0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d005      	beq.n	800380a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2204      	movs	r2, #4
 8003802:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
 8003808:	e029      	b.n	800385e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 020e 	bic.w	r2, r2, #14
 8003818:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 0201 	bic.w	r2, r2, #1
 8003828:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	f003 021c 	and.w	r2, r3, #28
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	2101      	movs	r1, #1
 8003838:	fa01 f202 	lsl.w	r2, r1, r2
 800383c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	4798      	blx	r3
    }
  }
  return status;
 800385e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003868:	b480      	push	{r7}
 800386a:	b087      	sub	sp, #28
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003872:	2300      	movs	r3, #0
 8003874:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003876:	e17f      	b.n	8003b78 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	2101      	movs	r1, #1
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	fa01 f303 	lsl.w	r3, r1, r3
 8003884:	4013      	ands	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8171 	beq.w	8003b72 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	2b01      	cmp	r3, #1
 800389a:	d005      	beq.n	80038a8 <HAL_GPIO_Init+0x40>
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f003 0303 	and.w	r3, r3, #3
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d130      	bne.n	800390a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	2203      	movs	r2, #3
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	43db      	mvns	r3, r3
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4013      	ands	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038de:	2201      	movs	r2, #1
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	43db      	mvns	r3, r3
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	4013      	ands	r3, r2
 80038ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	091b      	lsrs	r3, r3, #4
 80038f4:	f003 0201 	and.w	r2, r3, #1
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	2b03      	cmp	r3, #3
 8003914:	d118      	bne.n	8003948 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800391c:	2201      	movs	r2, #1
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	43db      	mvns	r3, r3
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	4013      	ands	r3, r2
 800392a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	08db      	lsrs	r3, r3, #3
 8003932:	f003 0201 	and.w	r2, r3, #1
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4313      	orrs	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f003 0303 	and.w	r3, r3, #3
 8003950:	2b03      	cmp	r3, #3
 8003952:	d017      	beq.n	8003984 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	2203      	movs	r2, #3
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	693a      	ldr	r2, [r7, #16]
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4313      	orrs	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d123      	bne.n	80039d8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	08da      	lsrs	r2, r3, #3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3208      	adds	r2, #8
 8003998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800399c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	220f      	movs	r2, #15
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	43db      	mvns	r3, r3
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	4013      	ands	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	08da      	lsrs	r2, r3, #3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3208      	adds	r2, #8
 80039d2:	6939      	ldr	r1, [r7, #16]
 80039d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	2203      	movs	r2, #3
 80039e4:	fa02 f303 	lsl.w	r3, r2, r3
 80039e8:	43db      	mvns	r3, r3
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	4013      	ands	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f003 0203 	and.w	r2, r3, #3
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f000 80ac 	beq.w	8003b72 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a1a:	4b5f      	ldr	r3, [pc, #380]	@ (8003b98 <HAL_GPIO_Init+0x330>)
 8003a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1e:	4a5e      	ldr	r2, [pc, #376]	@ (8003b98 <HAL_GPIO_Init+0x330>)
 8003a20:	f043 0301 	orr.w	r3, r3, #1
 8003a24:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a26:	4b5c      	ldr	r3, [pc, #368]	@ (8003b98 <HAL_GPIO_Init+0x330>)
 8003a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a32:	4a5a      	ldr	r2, [pc, #360]	@ (8003b9c <HAL_GPIO_Init+0x334>)
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	089b      	lsrs	r3, r3, #2
 8003a38:	3302      	adds	r3, #2
 8003a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	220f      	movs	r2, #15
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4013      	ands	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a5c:	d025      	beq.n	8003aaa <HAL_GPIO_Init+0x242>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a4f      	ldr	r2, [pc, #316]	@ (8003ba0 <HAL_GPIO_Init+0x338>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d01f      	beq.n	8003aa6 <HAL_GPIO_Init+0x23e>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a4e      	ldr	r2, [pc, #312]	@ (8003ba4 <HAL_GPIO_Init+0x33c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d019      	beq.n	8003aa2 <HAL_GPIO_Init+0x23a>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a4d      	ldr	r2, [pc, #308]	@ (8003ba8 <HAL_GPIO_Init+0x340>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d013      	beq.n	8003a9e <HAL_GPIO_Init+0x236>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a4c      	ldr	r2, [pc, #304]	@ (8003bac <HAL_GPIO_Init+0x344>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d00d      	beq.n	8003a9a <HAL_GPIO_Init+0x232>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a4b      	ldr	r2, [pc, #300]	@ (8003bb0 <HAL_GPIO_Init+0x348>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d007      	beq.n	8003a96 <HAL_GPIO_Init+0x22e>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a4a      	ldr	r2, [pc, #296]	@ (8003bb4 <HAL_GPIO_Init+0x34c>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d101      	bne.n	8003a92 <HAL_GPIO_Init+0x22a>
 8003a8e:	2306      	movs	r3, #6
 8003a90:	e00c      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003a92:	2307      	movs	r3, #7
 8003a94:	e00a      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003a96:	2305      	movs	r3, #5
 8003a98:	e008      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003a9a:	2304      	movs	r3, #4
 8003a9c:	e006      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e004      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	e002      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e000      	b.n	8003aac <HAL_GPIO_Init+0x244>
 8003aaa:	2300      	movs	r3, #0
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	f002 0203 	and.w	r2, r2, #3
 8003ab2:	0092      	lsls	r2, r2, #2
 8003ab4:	4093      	lsls	r3, r2
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003abc:	4937      	ldr	r1, [pc, #220]	@ (8003b9c <HAL_GPIO_Init+0x334>)
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	089b      	lsrs	r3, r3, #2
 8003ac2:	3302      	adds	r3, #2
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003aca:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003aee:	4a32      	ldr	r2, [pc, #200]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003af4:	4b30      	ldr	r3, [pc, #192]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	43db      	mvns	r3, r3
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4013      	ands	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b18:	4a27      	ldr	r2, [pc, #156]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b1e:	4b26      	ldr	r3, [pc, #152]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	43db      	mvns	r3, r3
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b42:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b48:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	43db      	mvns	r3, r3
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d003      	beq.n	8003b6c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b6c:	4a12      	ldr	r2, [pc, #72]	@ (8003bb8 <HAL_GPIO_Init+0x350>)
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	3301      	adds	r3, #1
 8003b76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f47f ae78 	bne.w	8003878 <HAL_GPIO_Init+0x10>
  }
}
 8003b88:	bf00      	nop
 8003b8a:	bf00      	nop
 8003b8c:	371c      	adds	r7, #28
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	40010000 	.word	0x40010000
 8003ba0:	48000400 	.word	0x48000400
 8003ba4:	48000800 	.word	0x48000800
 8003ba8:	48000c00 	.word	0x48000c00
 8003bac:	48001000 	.word	0x48001000
 8003bb0:	48001400 	.word	0x48001400
 8003bb4:	48001800 	.word	0x48001800
 8003bb8:	40010400 	.word	0x40010400

08003bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	807b      	strh	r3, [r7, #2]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bcc:	787b      	ldrb	r3, [r7, #1]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bd2:	887a      	ldrh	r2, [r7, #2]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bd8:	e002      	b.n	8003be0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bda:	887a      	ldrh	r2, [r7, #2]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e08d      	b.n	8003d1a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d106      	bne.n	8003c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7fd f926 	bl	8000e64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2224      	movs	r2, #36	@ 0x24
 8003c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0201 	bic.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d107      	bne.n	8003c66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c62:	609a      	str	r2, [r3, #8]
 8003c64:	e006      	b.n	8003c74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689a      	ldr	r2, [r3, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d108      	bne.n	8003c8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c8a:	605a      	str	r2, [r3, #4]
 8003c8c:	e007      	b.n	8003c9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	685a      	ldr	r2, [r3, #4]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	6812      	ldr	r2, [r2, #0]
 8003ca8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003cac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691a      	ldr	r2, [r3, #16]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	69d9      	ldr	r1, [r3, #28]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a1a      	ldr	r2, [r3, #32]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0201 	orr.w	r2, r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3708      	adds	r7, #8
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
	...

08003d24 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	607a      	str	r2, [r7, #4]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	460b      	mov	r3, r1
 8003d32:	817b      	strh	r3, [r7, #10]
 8003d34:	4613      	mov	r3, r2
 8003d36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b20      	cmp	r3, #32
 8003d42:	f040 80fd 	bne.w	8003f40 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_I2C_Master_Transmit+0x30>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e0f6      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x21e>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d5c:	f7fe fc20 	bl	80025a0 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	2319      	movs	r3, #25
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 faf6 	bl	8004360 <I2C_WaitOnFlagUntilTimeout>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e0e1      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2221      	movs	r2, #33	@ 0x21
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2210      	movs	r2, #16
 8003d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	893a      	ldrh	r2, [r7, #8]
 8003d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	2bff      	cmp	r3, #255	@ 0xff
 8003dae:	d906      	bls.n	8003dbe <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	22ff      	movs	r2, #255	@ 0xff
 8003db4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003db6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003dba:	617b      	str	r3, [r7, #20]
 8003dbc:	e007      	b.n	8003dce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003dc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dcc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d024      	beq.n	8003e20 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dda:	781a      	ldrb	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	3b01      	subs	r3, #1
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	8979      	ldrh	r1, [r7, #10]
 8003e12:	4b4e      	ldr	r3, [pc, #312]	@ (8003f4c <HAL_I2C_Master_Transmit+0x228>)
 8003e14:	9300      	str	r3, [sp, #0]
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f000 fcf1 	bl	8004800 <I2C_TransferConfig>
 8003e1e:	e066      	b.n	8003eee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	8979      	ldrh	r1, [r7, #10]
 8003e28:	4b48      	ldr	r3, [pc, #288]	@ (8003f4c <HAL_I2C_Master_Transmit+0x228>)
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 fce6 	bl	8004800 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003e34:	e05b      	b.n	8003eee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	6a39      	ldr	r1, [r7, #32]
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f000 fae9 	bl	8004412 <I2C_WaitOnTXISFlagUntilTimeout>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e07b      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4e:	781a      	ldrb	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	1c5a      	adds	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	3b01      	subs	r3, #1
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d034      	beq.n	8003eee <HAL_I2C_Master_Transmit+0x1ca>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d130      	bne.n	8003eee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	2200      	movs	r2, #0
 8003e94:	2180      	movs	r1, #128	@ 0x80
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 fa62 	bl	8004360 <I2C_WaitOnFlagUntilTimeout>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e04d      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	2bff      	cmp	r3, #255	@ 0xff
 8003eae:	d90e      	bls.n	8003ece <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	22ff      	movs	r2, #255	@ 0xff
 8003eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	8979      	ldrh	r1, [r7, #10]
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fc9a 	bl	8004800 <I2C_TransferConfig>
 8003ecc:	e00f      	b.n	8003eee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	8979      	ldrh	r1, [r7, #10]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fc89 	bl	8004800 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d19e      	bne.n	8003e36 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	6a39      	ldr	r1, [r7, #32]
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 facf 	bl	80044a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e01a      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2220      	movs	r2, #32
 8003f12:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6859      	ldr	r1, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <HAL_I2C_Master_Transmit+0x22c>)
 8003f20:	400b      	ands	r3, r1
 8003f22:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	e000      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3718      	adds	r7, #24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	80002000 	.word	0x80002000
 8003f50:	fe00e800 	.word	0xfe00e800

08003f54 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b088      	sub	sp, #32
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	607a      	str	r2, [r7, #4]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	460b      	mov	r3, r1
 8003f62:	817b      	strh	r3, [r7, #10]
 8003f64:	4613      	mov	r3, r2
 8003f66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b20      	cmp	r3, #32
 8003f72:	f040 80db 	bne.w	800412c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d101      	bne.n	8003f84 <HAL_I2C_Master_Receive+0x30>
 8003f80:	2302      	movs	r3, #2
 8003f82:	e0d4      	b.n	800412e <HAL_I2C_Master_Receive+0x1da>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f8c:	f7fe fb08 	bl	80025a0 <HAL_GetTick>
 8003f90:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	2319      	movs	r3, #25
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 f9de 	bl	8004360 <I2C_WaitOnFlagUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e0bf      	b.n	800412e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2222      	movs	r2, #34	@ 0x22
 8003fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2210      	movs	r2, #16
 8003fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	893a      	ldrh	r2, [r7, #8]
 8003fce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2bff      	cmp	r3, #255	@ 0xff
 8003fde:	d90e      	bls.n	8003ffe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	8979      	ldrh	r1, [r7, #10]
 8003fee:	4b52      	ldr	r3, [pc, #328]	@ (8004138 <HAL_I2C_Master_Receive+0x1e4>)
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fc02 	bl	8004800 <I2C_TransferConfig>
 8003ffc:	e06d      	b.n	80040da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800400c:	b2da      	uxtb	r2, r3
 800400e:	8979      	ldrh	r1, [r7, #10]
 8004010:	4b49      	ldr	r3, [pc, #292]	@ (8004138 <HAL_I2C_Master_Receive+0x1e4>)
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 fbf1 	bl	8004800 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800401e:	e05c      	b.n	80040da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	6a39      	ldr	r1, [r7, #32]
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 fa7f 	bl	8004528 <I2C_WaitOnRXNEFlagUntilTimeout>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e07c      	b.n	800412e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	b2d2      	uxtb	r2, r2
 8004040:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004046:	1c5a      	adds	r2, r3, #1
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405c:	b29b      	uxth	r3, r3
 800405e:	3b01      	subs	r3, #1
 8004060:	b29a      	uxth	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406a:	b29b      	uxth	r3, r3
 800406c:	2b00      	cmp	r3, #0
 800406e:	d034      	beq.n	80040da <HAL_I2C_Master_Receive+0x186>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004074:	2b00      	cmp	r3, #0
 8004076:	d130      	bne.n	80040da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	2200      	movs	r2, #0
 8004080:	2180      	movs	r1, #128	@ 0x80
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f96c 	bl	8004360 <I2C_WaitOnFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e04d      	b.n	800412e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004096:	b29b      	uxth	r3, r3
 8004098:	2bff      	cmp	r3, #255	@ 0xff
 800409a:	d90e      	bls.n	80040ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	22ff      	movs	r2, #255	@ 0xff
 80040a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a6:	b2da      	uxtb	r2, r3
 80040a8:	8979      	ldrh	r1, [r7, #10]
 80040aa:	2300      	movs	r3, #0
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040b2:	68f8      	ldr	r0, [r7, #12]
 80040b4:	f000 fba4 	bl	8004800 <I2C_TransferConfig>
 80040b8:	e00f      	b.n	80040da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	8979      	ldrh	r1, [r7, #10]
 80040cc:	2300      	movs	r3, #0
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 fb93 	bl	8004800 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040de:	b29b      	uxth	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d19d      	bne.n	8004020 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e4:	697a      	ldr	r2, [r7, #20]
 80040e6:	6a39      	ldr	r1, [r7, #32]
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f000 f9d9 	bl	80044a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e01a      	b.n	800412e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2220      	movs	r2, #32
 80040fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6859      	ldr	r1, [r3, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	4b0c      	ldr	r3, [pc, #48]	@ (800413c <HAL_I2C_Master_Receive+0x1e8>)
 800410c:	400b      	ands	r3, r1
 800410e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2220      	movs	r2, #32
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004128:	2300      	movs	r3, #0
 800412a:	e000      	b.n	800412e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800412c:	2302      	movs	r3, #2
  }
}
 800412e:	4618      	mov	r0, r3
 8004130:	3718      	adds	r7, #24
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	80002400 	.word	0x80002400
 800413c:	fe00e800 	.word	0xfe00e800

08004140 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b08a      	sub	sp, #40	@ 0x28
 8004144:	af02      	add	r7, sp, #8
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	607a      	str	r2, [r7, #4]
 800414a:	603b      	str	r3, [r7, #0]
 800414c:	460b      	mov	r3, r1
 800414e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004150:	2300      	movs	r3, #0
 8004152:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b20      	cmp	r3, #32
 800415e:	f040 80d6 	bne.w	800430e <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800416c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004170:	d101      	bne.n	8004176 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	e0cc      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_I2C_IsDeviceReady+0x44>
 8004180:	2302      	movs	r3, #2
 8004182:	e0c5      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2224      	movs	r2, #36	@ 0x24
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d107      	bne.n	80041b2 <HAL_I2C_IsDeviceReady+0x72>
 80041a2:	897b      	ldrh	r3, [r7, #10]
 80041a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041a8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80041b0:	e006      	b.n	80041c0 <HAL_I2C_IsDeviceReady+0x80>
 80041b2:	897b      	ldrh	r3, [r7, #10]
 80041b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041bc:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80041c6:	f7fe f9eb 	bl	80025a0 <HAL_GetTick>
 80041ca:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	f003 0320 	and.w	r3, r3, #32
 80041d6:	2b20      	cmp	r3, #32
 80041d8:	bf0c      	ite	eq
 80041da:	2301      	moveq	r3, #1
 80041dc:	2300      	movne	r3, #0
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	f003 0310 	and.w	r3, r3, #16
 80041ec:	2b10      	cmp	r3, #16
 80041ee:	bf0c      	ite	eq
 80041f0:	2301      	moveq	r3, #1
 80041f2:	2300      	movne	r3, #0
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80041f8:	e034      	b.n	8004264 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d01a      	beq.n	8004238 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fe f9cd 	bl	80025a0 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <HAL_I2C_IsDeviceReady+0xd8>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10f      	bne.n	8004238 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2220      	movs	r2, #32
 800421c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004224:	f043 0220 	orr.w	r2, r3, #32
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e06b      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	f003 0320 	and.w	r3, r3, #32
 8004242:	2b20      	cmp	r3, #32
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	2300      	movne	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f003 0310 	and.w	r3, r3, #16
 8004258:	2b10      	cmp	r3, #16
 800425a:	bf0c      	ite	eq
 800425c:	2301      	moveq	r3, #1
 800425e:	2300      	movne	r3, #0
 8004260:	b2db      	uxtb	r3, r3
 8004262:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004264:	7ffb      	ldrb	r3, [r7, #31]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <HAL_I2C_IsDeviceReady+0x130>
 800426a:	7fbb      	ldrb	r3, [r7, #30]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0c4      	beq.n	80041fa <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b10      	cmp	r3, #16
 800427c:	d01a      	beq.n	80042b4 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	2200      	movs	r2, #0
 8004286:	2120      	movs	r1, #32
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f000 f869 	bl	8004360 <I2C_WaitOnFlagUntilTimeout>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e03b      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2220      	movs	r2, #32
 800429e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 80042b0:	2300      	movs	r3, #0
 80042b2:	e02d      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2200      	movs	r2, #0
 80042bc:	2120      	movs	r1, #32
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f84e 	bl	8004360 <I2C_WaitOnFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e020      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2210      	movs	r2, #16
 80042d4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2220      	movs	r2, #32
 80042dc:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	3301      	adds	r3, #1
 80042e2:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	f63f af56 	bhi.w	800419a <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	f043 0220 	orr.w	r2, r3, #32
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800430e:	2302      	movs	r3, #2
  }
}
 8004310:	4618      	mov	r0, r3
 8004312:	3720      	adds	r7, #32
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b02      	cmp	r3, #2
 800432c:	d103      	bne.n	8004336 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2200      	movs	r2, #0
 8004334:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b01      	cmp	r3, #1
 8004342:	d007      	beq.n	8004354 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699a      	ldr	r2, [r3, #24]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0201 	orr.w	r2, r2, #1
 8004352:	619a      	str	r2, [r3, #24]
  }
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004370:	e03b      	b.n	80043ea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004372:	69ba      	ldr	r2, [r7, #24]
 8004374:	6839      	ldr	r1, [r7, #0]
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f000 f962 	bl	8004640 <I2C_IsErrorOccurred>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e041      	b.n	800440a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438c:	d02d      	beq.n	80043ea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800438e:	f7fe f907 	bl	80025a0 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	429a      	cmp	r2, r3
 800439c:	d302      	bcc.n	80043a4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d122      	bne.n	80043ea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	4013      	ands	r3, r2
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	bf0c      	ite	eq
 80043b4:	2301      	moveq	r3, #1
 80043b6:	2300      	movne	r3, #0
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	461a      	mov	r2, r3
 80043bc:	79fb      	ldrb	r3, [r7, #7]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d113      	bne.n	80043ea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043c6:	f043 0220 	orr.w	r2, r3, #32
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e00f      	b.n	800440a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699a      	ldr	r2, [r3, #24]
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	4013      	ands	r3, r2
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	bf0c      	ite	eq
 80043fa:	2301      	moveq	r3, #1
 80043fc:	2300      	movne	r3, #0
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	461a      	mov	r2, r3
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	429a      	cmp	r2, r3
 8004406:	d0b4      	beq.n	8004372 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b084      	sub	sp, #16
 8004416:	af00      	add	r7, sp, #0
 8004418:	60f8      	str	r0, [r7, #12]
 800441a:	60b9      	str	r1, [r7, #8]
 800441c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800441e:	e033      	b.n	8004488 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	68b9      	ldr	r1, [r7, #8]
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f90b 	bl	8004640 <I2C_IsErrorOccurred>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e031      	b.n	8004498 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800443a:	d025      	beq.n	8004488 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800443c:	f7fe f8b0 	bl	80025a0 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	429a      	cmp	r2, r3
 800444a:	d302      	bcc.n	8004452 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d11a      	bne.n	8004488 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	2b02      	cmp	r3, #2
 800445e:	d013      	beq.n	8004488 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004464:	f043 0220 	orr.w	r2, r3, #32
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e007      	b.n	8004498 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b02      	cmp	r3, #2
 8004494:	d1c4      	bne.n	8004420 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80044ac:	e02f      	b.n	800450e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	68b9      	ldr	r1, [r7, #8]
 80044b2:	68f8      	ldr	r0, [r7, #12]
 80044b4:	f000 f8c4 	bl	8004640 <I2C_IsErrorOccurred>
 80044b8:	4603      	mov	r3, r0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d001      	beq.n	80044c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e02d      	b.n	800451e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c2:	f7fe f86d 	bl	80025a0 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d302      	bcc.n	80044d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d11a      	bne.n	800450e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	f003 0320 	and.w	r3, r3, #32
 80044e2:	2b20      	cmp	r3, #32
 80044e4:	d013      	beq.n	800450e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ea:	f043 0220 	orr.w	r2, r3, #32
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e007      	b.n	800451e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	f003 0320 	and.w	r3, r3, #32
 8004518:	2b20      	cmp	r3, #32
 800451a:	d1c8      	bne.n	80044ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004534:	2300      	movs	r3, #0
 8004536:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004538:	e071      	b.n	800461e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	68b9      	ldr	r1, [r7, #8]
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f87e 	bl	8004640 <I2C_IsErrorOccurred>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d001      	beq.n	800454e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	f003 0320 	and.w	r3, r3, #32
 8004558:	2b20      	cmp	r3, #32
 800455a:	d13b      	bne.n	80045d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800455c:	7dfb      	ldrb	r3, [r7, #23]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d138      	bne.n	80045d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b04      	cmp	r3, #4
 800456e:	d105      	bne.n	800457c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d001      	beq.n	800457c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004578:	2300      	movs	r3, #0
 800457a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	f003 0310 	and.w	r3, r3, #16
 8004586:	2b10      	cmp	r3, #16
 8004588:	d121      	bne.n	80045ce <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2210      	movs	r2, #16
 8004590:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2204      	movs	r2, #4
 8004596:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2220      	movs	r2, #32
 800459e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6859      	ldr	r1, [r3, #4]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	4b24      	ldr	r3, [pc, #144]	@ (800463c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80045ac:	400b      	ands	r3, r1
 80045ae:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2220      	movs	r2, #32
 80045b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	75fb      	strb	r3, [r7, #23]
 80045cc:	e002      	b.n	80045d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80045d4:	f7fd ffe4 	bl	80025a0 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d302      	bcc.n	80045ea <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d119      	bne.n	800461e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80045ea:	7dfb      	ldrb	r3, [r7, #23]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d116      	bne.n	800461e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	f003 0304 	and.w	r3, r3, #4
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	d00f      	beq.n	800461e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004602:	f043 0220 	orr.w	r2, r3, #32
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b04      	cmp	r3, #4
 800462a:	d002      	beq.n	8004632 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800462c:	7dfb      	ldrb	r3, [r7, #23]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d083      	beq.n	800453a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004632:	7dfb      	ldrb	r3, [r7, #23]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3718      	adds	r7, #24
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	fe00e800 	.word	0xfe00e800

08004640 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b08a      	sub	sp, #40	@ 0x28
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800464c:	2300      	movs	r3, #0
 800464e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800465a:	2300      	movs	r3, #0
 800465c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	f003 0310 	and.w	r3, r3, #16
 8004668:	2b00      	cmp	r3, #0
 800466a:	d068      	beq.n	800473e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2210      	movs	r2, #16
 8004672:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004674:	e049      	b.n	800470a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d045      	beq.n	800470a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800467e:	f7fd ff8f 	bl	80025a0 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	429a      	cmp	r2, r3
 800468c:	d302      	bcc.n	8004694 <I2C_IsErrorOccurred+0x54>
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d13a      	bne.n	800470a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800469e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046a6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046b6:	d121      	bne.n	80046fc <I2C_IsErrorOccurred+0xbc>
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046be:	d01d      	beq.n	80046fc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80046c0:	7cfb      	ldrb	r3, [r7, #19]
 80046c2:	2b20      	cmp	r3, #32
 80046c4:	d01a      	beq.n	80046fc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046d4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80046d6:	f7fd ff63 	bl	80025a0 <HAL_GetTick>
 80046da:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046dc:	e00e      	b.n	80046fc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80046de:	f7fd ff5f 	bl	80025a0 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	2b19      	cmp	r3, #25
 80046ea:	d907      	bls.n	80046fc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80046ec:	6a3b      	ldr	r3, [r7, #32]
 80046ee:	f043 0320 	orr.w	r3, r3, #32
 80046f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80046fa:	e006      	b.n	800470a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b20      	cmp	r3, #32
 8004708:	d1e9      	bne.n	80046de <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	f003 0320 	and.w	r3, r3, #32
 8004714:	2b20      	cmp	r3, #32
 8004716:	d003      	beq.n	8004720 <I2C_IsErrorOccurred+0xe0>
 8004718:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0aa      	beq.n	8004676 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004720:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004724:	2b00      	cmp	r3, #0
 8004726:	d103      	bne.n	8004730 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2220      	movs	r2, #32
 800472e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004730:	6a3b      	ldr	r3, [r7, #32]
 8004732:	f043 0304 	orr.w	r3, r3, #4
 8004736:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00b      	beq.n	8004768 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004750:	6a3b      	ldr	r3, [r7, #32]
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004760:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00b      	beq.n	800478a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004772:	6a3b      	ldr	r3, [r7, #32]
 8004774:	f043 0308 	orr.w	r3, r3, #8
 8004778:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004782:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00b      	beq.n	80047ac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	f043 0302 	orr.w	r3, r3, #2
 800479a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80047ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d01c      	beq.n	80047ee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f7ff fdaf 	bl	8004318 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	6859      	ldr	r1, [r3, #4]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	4b0d      	ldr	r3, [pc, #52]	@ (80047fc <I2C_IsErrorOccurred+0x1bc>)
 80047c6:	400b      	ands	r3, r1
 80047c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	431a      	orrs	r2, r3
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80047ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3728      	adds	r7, #40	@ 0x28
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	fe00e800 	.word	0xfe00e800

08004800 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	607b      	str	r3, [r7, #4]
 800480a:	460b      	mov	r3, r1
 800480c:	817b      	strh	r3, [r7, #10]
 800480e:	4613      	mov	r3, r2
 8004810:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004812:	897b      	ldrh	r3, [r7, #10]
 8004814:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004818:	7a7b      	ldrb	r3, [r7, #9]
 800481a:	041b      	lsls	r3, r3, #16
 800481c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004820:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004826:	6a3b      	ldr	r3, [r7, #32]
 8004828:	4313      	orrs	r3, r2
 800482a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800482e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	0d5b      	lsrs	r3, r3, #21
 800483a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800483e:	4b08      	ldr	r3, [pc, #32]	@ (8004860 <I2C_TransferConfig+0x60>)
 8004840:	430b      	orrs	r3, r1
 8004842:	43db      	mvns	r3, r3
 8004844:	ea02 0103 	and.w	r1, r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	430a      	orrs	r2, r1
 8004850:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004852:	bf00      	nop
 8004854:	371c      	adds	r7, #28
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	03ff63ff 	.word	0x03ff63ff

08004864 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b20      	cmp	r3, #32
 8004878:	d138      	bne.n	80048ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004880:	2b01      	cmp	r3, #1
 8004882:	d101      	bne.n	8004888 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004884:	2302      	movs	r3, #2
 8004886:	e032      	b.n	80048ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2224      	movs	r2, #36	@ 0x24
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f022 0201 	bic.w	r2, r2, #1
 80048a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80048b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6819      	ldr	r1, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	683a      	ldr	r2, [r7, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f042 0201 	orr.w	r2, r2, #1
 80048d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2220      	movs	r2, #32
 80048dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048e8:	2300      	movs	r3, #0
 80048ea:	e000      	b.n	80048ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80048ec:	2302      	movs	r3, #2
  }
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b085      	sub	sp, #20
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
 8004902:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b20      	cmp	r3, #32
 800490e:	d139      	bne.n	8004984 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800491a:	2302      	movs	r3, #2
 800491c:	e033      	b.n	8004986 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2224      	movs	r2, #36	@ 0x24
 800492a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 0201 	bic.w	r2, r2, #1
 800493c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800494c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	021b      	lsls	r3, r3, #8
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	4313      	orrs	r3, r2
 8004956:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004980:	2300      	movs	r3, #0
 8004982:	e000      	b.n	8004986 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004984:	2302      	movs	r3, #2
  }
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
	...

08004994 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004998:	4b04      	ldr	r3, [pc, #16]	@ (80049ac <HAL_PWREx_GetVoltageRange+0x18>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	40007000 	.word	0x40007000

080049b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049be:	d130      	bne.n	8004a22 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80049c0:	4b23      	ldr	r3, [pc, #140]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049cc:	d038      	beq.n	8004a40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80049ce:	4b20      	ldr	r3, [pc, #128]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049d6:	4a1e      	ldr	r2, [pc, #120]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049de:	4b1d      	ldr	r3, [pc, #116]	@ (8004a54 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2232      	movs	r2, #50	@ 0x32
 80049e4:	fb02 f303 	mul.w	r3, r2, r3
 80049e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004a58 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80049ea:	fba2 2303 	umull	r2, r3, r2, r3
 80049ee:	0c9b      	lsrs	r3, r3, #18
 80049f0:	3301      	adds	r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049f4:	e002      	b.n	80049fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80049fc:	4b14      	ldr	r3, [pc, #80]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a08:	d102      	bne.n	8004a10 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1f2      	bne.n	80049f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a10:	4b0f      	ldr	r3, [pc, #60]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a1c:	d110      	bne.n	8004a40 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e00f      	b.n	8004a42 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a22:	4b0b      	ldr	r3, [pc, #44]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a2e:	d007      	beq.n	8004a40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004a30:	4b07      	ldr	r3, [pc, #28]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a38:	4a05      	ldr	r2, [pc, #20]	@ (8004a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a3e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3714      	adds	r7, #20
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	40007000 	.word	0x40007000
 8004a54:	20000010 	.word	0x20000010
 8004a58:	431bde83 	.word	0x431bde83

08004a5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b088      	sub	sp, #32
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e3ca      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a6e:	4b97      	ldr	r3, [pc, #604]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a78:	4b94      	ldr	r3, [pc, #592]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	f003 0303 	and.w	r3, r3, #3
 8004a80:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0310 	and.w	r3, r3, #16
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 80e4 	beq.w	8004c58 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d007      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x4a>
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	2b0c      	cmp	r3, #12
 8004a9a:	f040 808b 	bne.w	8004bb4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	f040 8087 	bne.w	8004bb4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004aa6:	4b89      	ldr	r3, [pc, #548]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <HAL_RCC_OscConfig+0x62>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e3a2      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1a      	ldr	r2, [r3, #32]
 8004ac2:	4b82      	ldr	r3, [pc, #520]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d004      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x7c>
 8004ace:	4b7f      	ldr	r3, [pc, #508]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ad6:	e005      	b.n	8004ae4 <HAL_RCC_OscConfig+0x88>
 8004ad8:	4b7c      	ldr	r3, [pc, #496]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ade:	091b      	lsrs	r3, r3, #4
 8004ae0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d223      	bcs.n	8004b30 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 fd55 	bl	800559c <RCC_SetFlashLatencyFromMSIRange>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d001      	beq.n	8004afc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e383      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004afc:	4b73      	ldr	r3, [pc, #460]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a72      	ldr	r2, [pc, #456]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b02:	f043 0308 	orr.w	r3, r3, #8
 8004b06:	6013      	str	r3, [r2, #0]
 8004b08:	4b70      	ldr	r3, [pc, #448]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	496d      	ldr	r1, [pc, #436]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b1a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	021b      	lsls	r3, r3, #8
 8004b28:	4968      	ldr	r1, [pc, #416]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	604b      	str	r3, [r1, #4]
 8004b2e:	e025      	b.n	8004b7c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b30:	4b66      	ldr	r3, [pc, #408]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a65      	ldr	r2, [pc, #404]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b36:	f043 0308 	orr.w	r3, r3, #8
 8004b3a:	6013      	str	r3, [r2, #0]
 8004b3c:	4b63      	ldr	r3, [pc, #396]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a1b      	ldr	r3, [r3, #32]
 8004b48:	4960      	ldr	r1, [pc, #384]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b4e:	4b5f      	ldr	r3, [pc, #380]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	021b      	lsls	r3, r3, #8
 8004b5c:	495b      	ldr	r1, [pc, #364]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d109      	bne.n	8004b7c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f000 fd15 	bl	800559c <RCC_SetFlashLatencyFromMSIRange>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d001      	beq.n	8004b7c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e343      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b7c:	f000 fc4a 	bl	8005414 <HAL_RCC_GetSysClockFreq>
 8004b80:	4602      	mov	r2, r0
 8004b82:	4b52      	ldr	r3, [pc, #328]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	091b      	lsrs	r3, r3, #4
 8004b88:	f003 030f 	and.w	r3, r3, #15
 8004b8c:	4950      	ldr	r1, [pc, #320]	@ (8004cd0 <HAL_RCC_OscConfig+0x274>)
 8004b8e:	5ccb      	ldrb	r3, [r1, r3]
 8004b90:	f003 031f 	and.w	r3, r3, #31
 8004b94:	fa22 f303 	lsr.w	r3, r2, r3
 8004b98:	4a4e      	ldr	r2, [pc, #312]	@ (8004cd4 <HAL_RCC_OscConfig+0x278>)
 8004b9a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b9c:	4b4e      	ldr	r3, [pc, #312]	@ (8004cd8 <HAL_RCC_OscConfig+0x27c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f7fd fcad 	bl	8002500 <HAL_InitTick>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d052      	beq.n	8004c56 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004bb0:	7bfb      	ldrb	r3, [r7, #15]
 8004bb2:	e327      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	699b      	ldr	r3, [r3, #24]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d032      	beq.n	8004c22 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004bbc:	4b43      	ldr	r3, [pc, #268]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a42      	ldr	r2, [pc, #264]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004bc2:	f043 0301 	orr.w	r3, r3, #1
 8004bc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bc8:	f7fd fcea 	bl	80025a0 <HAL_GetTick>
 8004bcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bce:	e008      	b.n	8004be2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bd0:	f7fd fce6 	bl	80025a0 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d901      	bls.n	8004be2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e310      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004be2:	4b3a      	ldr	r3, [pc, #232]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d0f0      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bee:	4b37      	ldr	r3, [pc, #220]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a36      	ldr	r2, [pc, #216]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004bf4:	f043 0308 	orr.w	r3, r3, #8
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	4b34      	ldr	r3, [pc, #208]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	4931      	ldr	r1, [pc, #196]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c0c:	4b2f      	ldr	r3, [pc, #188]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	69db      	ldr	r3, [r3, #28]
 8004c18:	021b      	lsls	r3, r3, #8
 8004c1a:	492c      	ldr	r1, [pc, #176]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	604b      	str	r3, [r1, #4]
 8004c20:	e01a      	b.n	8004c58 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c22:	4b2a      	ldr	r3, [pc, #168]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a29      	ldr	r2, [pc, #164]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c28:	f023 0301 	bic.w	r3, r3, #1
 8004c2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c2e:	f7fd fcb7 	bl	80025a0 <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c34:	e008      	b.n	8004c48 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c36:	f7fd fcb3 	bl	80025a0 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d901      	bls.n	8004c48 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e2dd      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004c48:	4b20      	ldr	r3, [pc, #128]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1f0      	bne.n	8004c36 <HAL_RCC_OscConfig+0x1da>
 8004c54:	e000      	b.n	8004c58 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004c56:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d074      	beq.n	8004d4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	2b08      	cmp	r3, #8
 8004c68:	d005      	beq.n	8004c76 <HAL_RCC_OscConfig+0x21a>
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	2b0c      	cmp	r3, #12
 8004c6e:	d10e      	bne.n	8004c8e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	2b03      	cmp	r3, #3
 8004c74:	d10b      	bne.n	8004c8e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c76:	4b15      	ldr	r3, [pc, #84]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d064      	beq.n	8004d4c <HAL_RCC_OscConfig+0x2f0>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d160      	bne.n	8004d4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e2ba      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c96:	d106      	bne.n	8004ca6 <HAL_RCC_OscConfig+0x24a>
 8004c98:	4b0c      	ldr	r3, [pc, #48]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a0b      	ldr	r2, [pc, #44]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004c9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ca2:	6013      	str	r3, [r2, #0]
 8004ca4:	e026      	b.n	8004cf4 <HAL_RCC_OscConfig+0x298>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cae:	d115      	bne.n	8004cdc <HAL_RCC_OscConfig+0x280>
 8004cb0:	4b06      	ldr	r3, [pc, #24]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a05      	ldr	r2, [pc, #20]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004cb6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cba:	6013      	str	r3, [r2, #0]
 8004cbc:	4b03      	ldr	r3, [pc, #12]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a02      	ldr	r2, [pc, #8]	@ (8004ccc <HAL_RCC_OscConfig+0x270>)
 8004cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cc6:	6013      	str	r3, [r2, #0]
 8004cc8:	e014      	b.n	8004cf4 <HAL_RCC_OscConfig+0x298>
 8004cca:	bf00      	nop
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	0800b2f8 	.word	0x0800b2f8
 8004cd4:	20000010 	.word	0x20000010
 8004cd8:	20000014 	.word	0x20000014
 8004cdc:	4ba0      	ldr	r3, [pc, #640]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a9f      	ldr	r2, [pc, #636]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004ce2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ce6:	6013      	str	r3, [r2, #0]
 8004ce8:	4b9d      	ldr	r3, [pc, #628]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a9c      	ldr	r2, [pc, #624]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004cee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d013      	beq.n	8004d24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7fd fc50 	bl	80025a0 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d04:	f7fd fc4c 	bl	80025a0 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b64      	cmp	r3, #100	@ 0x64
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e276      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d16:	4b92      	ldr	r3, [pc, #584]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d0f0      	beq.n	8004d04 <HAL_RCC_OscConfig+0x2a8>
 8004d22:	e014      	b.n	8004d4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d24:	f7fd fc3c 	bl	80025a0 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d2a:	e008      	b.n	8004d3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d2c:	f7fd fc38 	bl	80025a0 <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b64      	cmp	r3, #100	@ 0x64
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e262      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d3e:	4b88      	ldr	r3, [pc, #544]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1f0      	bne.n	8004d2c <HAL_RCC_OscConfig+0x2d0>
 8004d4a:	e000      	b.n	8004d4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d060      	beq.n	8004e1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	d005      	beq.n	8004d6c <HAL_RCC_OscConfig+0x310>
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	2b0c      	cmp	r3, #12
 8004d64:	d119      	bne.n	8004d9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d116      	bne.n	8004d9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d6c:	4b7c      	ldr	r3, [pc, #496]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d005      	beq.n	8004d84 <HAL_RCC_OscConfig+0x328>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d101      	bne.n	8004d84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e23f      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d84:	4b76      	ldr	r3, [pc, #472]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	061b      	lsls	r3, r3, #24
 8004d92:	4973      	ldr	r1, [pc, #460]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004d94:	4313      	orrs	r3, r2
 8004d96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d98:	e040      	b.n	8004e1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d023      	beq.n	8004dea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004da2:	4b6f      	ldr	r3, [pc, #444]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a6e      	ldr	r2, [pc, #440]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dae:	f7fd fbf7 	bl	80025a0 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004db4:	e008      	b.n	8004dc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004db6:	f7fd fbf3 	bl	80025a0 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e21d      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dc8:	4b65      	ldr	r3, [pc, #404]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0f0      	beq.n	8004db6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dd4:	4b62      	ldr	r3, [pc, #392]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	061b      	lsls	r3, r3, #24
 8004de2:	495f      	ldr	r1, [pc, #380]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	604b      	str	r3, [r1, #4]
 8004de8:	e018      	b.n	8004e1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dea:	4b5d      	ldr	r3, [pc, #372]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a5c      	ldr	r2, [pc, #368]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df6:	f7fd fbd3 	bl	80025a0 <HAL_GetTick>
 8004dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004dfc:	e008      	b.n	8004e10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dfe:	f7fd fbcf 	bl	80025a0 <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e1f9      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e10:	4b53      	ldr	r3, [pc, #332]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1f0      	bne.n	8004dfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0308 	and.w	r3, r3, #8
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d03c      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d01c      	beq.n	8004e6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e30:	4b4b      	ldr	r3, [pc, #300]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e36:	4a4a      	ldr	r2, [pc, #296]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e38:	f043 0301 	orr.w	r3, r3, #1
 8004e3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e40:	f7fd fbae 	bl	80025a0 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e48:	f7fd fbaa 	bl	80025a0 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e1d4      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e5a:	4b41      	ldr	r3, [pc, #260]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0ef      	beq.n	8004e48 <HAL_RCC_OscConfig+0x3ec>
 8004e68:	e01b      	b.n	8004ea2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e70:	4a3b      	ldr	r2, [pc, #236]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e72:	f023 0301 	bic.w	r3, r3, #1
 8004e76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e7a:	f7fd fb91 	bl	80025a0 <HAL_GetTick>
 8004e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e80:	e008      	b.n	8004e94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e82:	f7fd fb8d 	bl	80025a0 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d901      	bls.n	8004e94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e1b7      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e94:	4b32      	ldr	r3, [pc, #200]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1ef      	bne.n	8004e82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0304 	and.w	r3, r3, #4
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 80a6 	beq.w	8004ffc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10d      	bne.n	8004edc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ec0:	4b27      	ldr	r3, [pc, #156]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec4:	4a26      	ldr	r2, [pc, #152]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ecc:	4b24      	ldr	r3, [pc, #144]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ed4:	60bb      	str	r3, [r7, #8]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004edc:	4b21      	ldr	r3, [pc, #132]	@ (8004f64 <HAL_RCC_OscConfig+0x508>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d118      	bne.n	8004f1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8004f64 <HAL_RCC_OscConfig+0x508>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a1d      	ldr	r2, [pc, #116]	@ (8004f64 <HAL_RCC_OscConfig+0x508>)
 8004eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ef2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ef4:	f7fd fb54 	bl	80025a0 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004efc:	f7fd fb50 	bl	80025a0 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e17a      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f0e:	4b15      	ldr	r3, [pc, #84]	@ (8004f64 <HAL_RCC_OscConfig+0x508>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0f0      	beq.n	8004efc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d108      	bne.n	8004f34 <HAL_RCC_OscConfig+0x4d8>
 8004f22:	4b0f      	ldr	r3, [pc, #60]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f28:	4a0d      	ldr	r2, [pc, #52]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f32:	e029      	b.n	8004f88 <HAL_RCC_OscConfig+0x52c>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	2b05      	cmp	r3, #5
 8004f3a:	d115      	bne.n	8004f68 <HAL_RCC_OscConfig+0x50c>
 8004f3c:	4b08      	ldr	r3, [pc, #32]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f42:	4a07      	ldr	r2, [pc, #28]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004f44:	f043 0304 	orr.w	r3, r3, #4
 8004f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f4c:	4b04      	ldr	r3, [pc, #16]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f52:	4a03      	ldr	r2, [pc, #12]	@ (8004f60 <HAL_RCC_OscConfig+0x504>)
 8004f54:	f043 0301 	orr.w	r3, r3, #1
 8004f58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f5c:	e014      	b.n	8004f88 <HAL_RCC_OscConfig+0x52c>
 8004f5e:	bf00      	nop
 8004f60:	40021000 	.word	0x40021000
 8004f64:	40007000 	.word	0x40007000
 8004f68:	4b9c      	ldr	r3, [pc, #624]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f6e:	4a9b      	ldr	r2, [pc, #620]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004f70:	f023 0301 	bic.w	r3, r3, #1
 8004f74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f78:	4b98      	ldr	r3, [pc, #608]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f7e:	4a97      	ldr	r2, [pc, #604]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004f80:	f023 0304 	bic.w	r3, r3, #4
 8004f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d016      	beq.n	8004fbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f90:	f7fd fb06 	bl	80025a0 <HAL_GetTick>
 8004f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f96:	e00a      	b.n	8004fae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f98:	f7fd fb02 	bl	80025a0 <HAL_GetTick>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e12a      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fae:	4b8b      	ldr	r3, [pc, #556]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0ed      	beq.n	8004f98 <HAL_RCC_OscConfig+0x53c>
 8004fbc:	e015      	b.n	8004fea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fbe:	f7fd faef 	bl	80025a0 <HAL_GetTick>
 8004fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fc4:	e00a      	b.n	8004fdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fc6:	f7fd faeb 	bl	80025a0 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d901      	bls.n	8004fdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e113      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fdc:	4b7f      	ldr	r3, [pc, #508]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d1ed      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fea:	7ffb      	ldrb	r3, [r7, #31]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d105      	bne.n	8004ffc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ff0:	4b7a      	ldr	r3, [pc, #488]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff4:	4a79      	ldr	r2, [pc, #484]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8004ff6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ffa:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 80fe 	beq.w	8005202 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500a:	2b02      	cmp	r3, #2
 800500c:	f040 80d0 	bne.w	80051b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005010:	4b72      	ldr	r3, [pc, #456]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f003 0203 	and.w	r2, r3, #3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005020:	429a      	cmp	r2, r3
 8005022:	d130      	bne.n	8005086 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502e:	3b01      	subs	r3, #1
 8005030:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005032:	429a      	cmp	r2, r3
 8005034:	d127      	bne.n	8005086 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005040:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d11f      	bne.n	8005086 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005050:	2a07      	cmp	r2, #7
 8005052:	bf14      	ite	ne
 8005054:	2201      	movne	r2, #1
 8005056:	2200      	moveq	r2, #0
 8005058:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800505a:	4293      	cmp	r3, r2
 800505c:	d113      	bne.n	8005086 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005068:	085b      	lsrs	r3, r3, #1
 800506a:	3b01      	subs	r3, #1
 800506c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800506e:	429a      	cmp	r2, r3
 8005070:	d109      	bne.n	8005086 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507c:	085b      	lsrs	r3, r3, #1
 800507e:	3b01      	subs	r3, #1
 8005080:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005082:	429a      	cmp	r2, r3
 8005084:	d06e      	beq.n	8005164 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	2b0c      	cmp	r3, #12
 800508a:	d069      	beq.n	8005160 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800508c:	4b53      	ldr	r3, [pc, #332]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d105      	bne.n	80050a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005098:	4b50      	ldr	r3, [pc, #320]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0ad      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050a8:	4b4c      	ldr	r3, [pc, #304]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a4b      	ldr	r2, [pc, #300]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80050ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050b4:	f7fd fa74 	bl	80025a0 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050bc:	f7fd fa70 	bl	80025a0 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e09a      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050ce:	4b43      	ldr	r3, [pc, #268]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f0      	bne.n	80050bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050da:	4b40      	ldr	r3, [pc, #256]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	4b40      	ldr	r3, [pc, #256]	@ (80051e0 <HAL_RCC_OscConfig+0x784>)
 80050e0:	4013      	ands	r3, r2
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80050ea:	3a01      	subs	r2, #1
 80050ec:	0112      	lsls	r2, r2, #4
 80050ee:	4311      	orrs	r1, r2
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80050f4:	0212      	lsls	r2, r2, #8
 80050f6:	4311      	orrs	r1, r2
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80050fc:	0852      	lsrs	r2, r2, #1
 80050fe:	3a01      	subs	r2, #1
 8005100:	0552      	lsls	r2, r2, #21
 8005102:	4311      	orrs	r1, r2
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005108:	0852      	lsrs	r2, r2, #1
 800510a:	3a01      	subs	r2, #1
 800510c:	0652      	lsls	r2, r2, #25
 800510e:	4311      	orrs	r1, r2
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005114:	0912      	lsrs	r2, r2, #4
 8005116:	0452      	lsls	r2, r2, #17
 8005118:	430a      	orrs	r2, r1
 800511a:	4930      	ldr	r1, [pc, #192]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 800511c:	4313      	orrs	r3, r2
 800511e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005120:	4b2e      	ldr	r3, [pc, #184]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a2d      	ldr	r2, [pc, #180]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005126:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800512a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800512c:	4b2b      	ldr	r3, [pc, #172]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	4a2a      	ldr	r2, [pc, #168]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005136:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005138:	f7fd fa32 	bl	80025a0 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800513e:	e008      	b.n	8005152 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005140:	f7fd fa2e 	bl	80025a0 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b02      	cmp	r3, #2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e058      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005152:	4b22      	ldr	r3, [pc, #136]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0f0      	beq.n	8005140 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800515e:	e050      	b.n	8005202 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e04f      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005164:	4b1d      	ldr	r3, [pc, #116]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d148      	bne.n	8005202 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005170:	4b1a      	ldr	r3, [pc, #104]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a19      	ldr	r2, [pc, #100]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005176:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800517a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800517c:	4b17      	ldr	r3, [pc, #92]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	4a16      	ldr	r2, [pc, #88]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 8005182:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005186:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005188:	f7fd fa0a 	bl	80025a0 <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800518e:	e008      	b.n	80051a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005190:	f7fd fa06 	bl	80025a0 <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b02      	cmp	r3, #2
 800519c:	d901      	bls.n	80051a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e030      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051a2:	4b0e      	ldr	r3, [pc, #56]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d0f0      	beq.n	8005190 <HAL_RCC_OscConfig+0x734>
 80051ae:	e028      	b.n	8005202 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	2b0c      	cmp	r3, #12
 80051b4:	d023      	beq.n	80051fe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b6:	4b09      	ldr	r3, [pc, #36]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a08      	ldr	r2, [pc, #32]	@ (80051dc <HAL_RCC_OscConfig+0x780>)
 80051bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c2:	f7fd f9ed 	bl	80025a0 <HAL_GetTick>
 80051c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051c8:	e00c      	b.n	80051e4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ca:	f7fd f9e9 	bl	80025a0 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d905      	bls.n	80051e4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e013      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
 80051dc:	40021000 	.word	0x40021000
 80051e0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051e4:	4b09      	ldr	r3, [pc, #36]	@ (800520c <HAL_RCC_OscConfig+0x7b0>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1ec      	bne.n	80051ca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80051f0:	4b06      	ldr	r3, [pc, #24]	@ (800520c <HAL_RCC_OscConfig+0x7b0>)
 80051f2:	68da      	ldr	r2, [r3, #12]
 80051f4:	4905      	ldr	r1, [pc, #20]	@ (800520c <HAL_RCC_OscConfig+0x7b0>)
 80051f6:	4b06      	ldr	r3, [pc, #24]	@ (8005210 <HAL_RCC_OscConfig+0x7b4>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	60cb      	str	r3, [r1, #12]
 80051fc:	e001      	b.n	8005202 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e000      	b.n	8005204 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3720      	adds	r7, #32
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40021000 	.word	0x40021000
 8005210:	feeefffc 	.word	0xfeeefffc

08005214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d101      	bne.n	8005228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e0e7      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005228:	4b75      	ldr	r3, [pc, #468]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d910      	bls.n	8005258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005236:	4b72      	ldr	r3, [pc, #456]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f023 0207 	bic.w	r2, r3, #7
 800523e:	4970      	ldr	r1, [pc, #448]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	4313      	orrs	r3, r2
 8005244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005246:	4b6e      	ldr	r3, [pc, #440]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	683a      	ldr	r2, [r7, #0]
 8005250:	429a      	cmp	r2, r3
 8005252:	d001      	beq.n	8005258 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e0cf      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d010      	beq.n	8005286 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	4b66      	ldr	r3, [pc, #408]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005270:	429a      	cmp	r2, r3
 8005272:	d908      	bls.n	8005286 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005274:	4b63      	ldr	r3, [pc, #396]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	4960      	ldr	r1, [pc, #384]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 8005282:	4313      	orrs	r3, r2
 8005284:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d04c      	beq.n	800532c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	2b03      	cmp	r3, #3
 8005298:	d107      	bne.n	80052aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800529a:	4b5a      	ldr	r3, [pc, #360]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d121      	bne.n	80052ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e0a6      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	2b02      	cmp	r3, #2
 80052b0:	d107      	bne.n	80052c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052b2:	4b54      	ldr	r3, [pc, #336]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d115      	bne.n	80052ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e09a      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d107      	bne.n	80052da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052ca:	4b4e      	ldr	r3, [pc, #312]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d109      	bne.n	80052ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e08e      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052da:	4b4a      	ldr	r3, [pc, #296]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e086      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052ea:	4b46      	ldr	r3, [pc, #280]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f023 0203 	bic.w	r2, r3, #3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	4943      	ldr	r1, [pc, #268]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052fc:	f7fd f950 	bl	80025a0 <HAL_GetTick>
 8005300:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005302:	e00a      	b.n	800531a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005304:	f7fd f94c 	bl	80025a0 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005312:	4293      	cmp	r3, r2
 8005314:	d901      	bls.n	800531a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e06e      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800531a:	4b3a      	ldr	r3, [pc, #232]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 020c 	and.w	r2, r3, #12
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	429a      	cmp	r2, r3
 800532a:	d1eb      	bne.n	8005304 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d010      	beq.n	800535a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	4b31      	ldr	r3, [pc, #196]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005344:	429a      	cmp	r2, r3
 8005346:	d208      	bcs.n	800535a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005348:	4b2e      	ldr	r3, [pc, #184]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	492b      	ldr	r1, [pc, #172]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 8005356:	4313      	orrs	r3, r2
 8005358:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800535a:	4b29      	ldr	r3, [pc, #164]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0307 	and.w	r3, r3, #7
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	429a      	cmp	r2, r3
 8005366:	d210      	bcs.n	800538a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005368:	4b25      	ldr	r3, [pc, #148]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f023 0207 	bic.w	r2, r3, #7
 8005370:	4923      	ldr	r1, [pc, #140]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	4313      	orrs	r3, r2
 8005376:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005378:	4b21      	ldr	r3, [pc, #132]	@ (8005400 <HAL_RCC_ClockConfig+0x1ec>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0307 	and.w	r3, r3, #7
 8005380:	683a      	ldr	r2, [r7, #0]
 8005382:	429a      	cmp	r2, r3
 8005384:	d001      	beq.n	800538a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e036      	b.n	80053f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0304 	and.w	r3, r3, #4
 8005392:	2b00      	cmp	r3, #0
 8005394:	d008      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005396:	4b1b      	ldr	r3, [pc, #108]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	4918      	ldr	r1, [pc, #96]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0308 	and.w	r3, r3, #8
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d009      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053b4:	4b13      	ldr	r3, [pc, #76]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	4910      	ldr	r1, [pc, #64]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053c8:	f000 f824 	bl	8005414 <HAL_RCC_GetSysClockFreq>
 80053cc:	4602      	mov	r2, r0
 80053ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005404 <HAL_RCC_ClockConfig+0x1f0>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	091b      	lsrs	r3, r3, #4
 80053d4:	f003 030f 	and.w	r3, r3, #15
 80053d8:	490b      	ldr	r1, [pc, #44]	@ (8005408 <HAL_RCC_ClockConfig+0x1f4>)
 80053da:	5ccb      	ldrb	r3, [r1, r3]
 80053dc:	f003 031f 	and.w	r3, r3, #31
 80053e0:	fa22 f303 	lsr.w	r3, r2, r3
 80053e4:	4a09      	ldr	r2, [pc, #36]	@ (800540c <HAL_RCC_ClockConfig+0x1f8>)
 80053e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80053e8:	4b09      	ldr	r3, [pc, #36]	@ (8005410 <HAL_RCC_ClockConfig+0x1fc>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7fd f887 	bl	8002500 <HAL_InitTick>
 80053f2:	4603      	mov	r3, r0
 80053f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80053f6:	7afb      	ldrb	r3, [r7, #11]
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	40022000 	.word	0x40022000
 8005404:	40021000 	.word	0x40021000
 8005408:	0800b2f8 	.word	0x0800b2f8
 800540c:	20000010 	.word	0x20000010
 8005410:	20000014 	.word	0x20000014

08005414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005414:	b480      	push	{r7}
 8005416:	b089      	sub	sp, #36	@ 0x24
 8005418:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800541a:	2300      	movs	r3, #0
 800541c:	61fb      	str	r3, [r7, #28]
 800541e:	2300      	movs	r3, #0
 8005420:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005422:	4b3e      	ldr	r3, [pc, #248]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 030c 	and.w	r3, r3, #12
 800542a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800542c:	4b3b      	ldr	r3, [pc, #236]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f003 0303 	and.w	r3, r3, #3
 8005434:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d005      	beq.n	8005448 <HAL_RCC_GetSysClockFreq+0x34>
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	2b0c      	cmp	r3, #12
 8005440:	d121      	bne.n	8005486 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b01      	cmp	r3, #1
 8005446:	d11e      	bne.n	8005486 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005448:	4b34      	ldr	r3, [pc, #208]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0308 	and.w	r3, r3, #8
 8005450:	2b00      	cmp	r3, #0
 8005452:	d107      	bne.n	8005464 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005454:	4b31      	ldr	r3, [pc, #196]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 8005456:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800545a:	0a1b      	lsrs	r3, r3, #8
 800545c:	f003 030f 	and.w	r3, r3, #15
 8005460:	61fb      	str	r3, [r7, #28]
 8005462:	e005      	b.n	8005470 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005464:	4b2d      	ldr	r3, [pc, #180]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	091b      	lsrs	r3, r3, #4
 800546a:	f003 030f 	and.w	r3, r3, #15
 800546e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005470:	4a2b      	ldr	r2, [pc, #172]	@ (8005520 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005478:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10d      	bne.n	800549c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005484:	e00a      	b.n	800549c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	2b04      	cmp	r3, #4
 800548a:	d102      	bne.n	8005492 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800548c:	4b25      	ldr	r3, [pc, #148]	@ (8005524 <HAL_RCC_GetSysClockFreq+0x110>)
 800548e:	61bb      	str	r3, [r7, #24]
 8005490:	e004      	b.n	800549c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	2b08      	cmp	r3, #8
 8005496:	d101      	bne.n	800549c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005498:	4b23      	ldr	r3, [pc, #140]	@ (8005528 <HAL_RCC_GetSysClockFreq+0x114>)
 800549a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	2b0c      	cmp	r3, #12
 80054a0:	d134      	bne.n	800550c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054a2:	4b1e      	ldr	r3, [pc, #120]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d003      	beq.n	80054ba <HAL_RCC_GetSysClockFreq+0xa6>
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b03      	cmp	r3, #3
 80054b6:	d003      	beq.n	80054c0 <HAL_RCC_GetSysClockFreq+0xac>
 80054b8:	e005      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80054ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005524 <HAL_RCC_GetSysClockFreq+0x110>)
 80054bc:	617b      	str	r3, [r7, #20]
      break;
 80054be:	e005      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80054c0:	4b19      	ldr	r3, [pc, #100]	@ (8005528 <HAL_RCC_GetSysClockFreq+0x114>)
 80054c2:	617b      	str	r3, [r7, #20]
      break;
 80054c4:	e002      	b.n	80054cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	617b      	str	r3, [r7, #20]
      break;
 80054ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054cc:	4b13      	ldr	r3, [pc, #76]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	091b      	lsrs	r3, r3, #4
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	3301      	adds	r3, #1
 80054d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80054da:	4b10      	ldr	r3, [pc, #64]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	0a1b      	lsrs	r3, r3, #8
 80054e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	fb03 f202 	mul.w	r2, r3, r2
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054f2:	4b0a      	ldr	r3, [pc, #40]	@ (800551c <HAL_RCC_GetSysClockFreq+0x108>)
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	0e5b      	lsrs	r3, r3, #25
 80054f8:	f003 0303 	and.w	r3, r3, #3
 80054fc:	3301      	adds	r3, #1
 80054fe:	005b      	lsls	r3, r3, #1
 8005500:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	fbb2 f3f3 	udiv	r3, r2, r3
 800550a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800550c:	69bb      	ldr	r3, [r7, #24]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3724      	adds	r7, #36	@ 0x24
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	40021000 	.word	0x40021000
 8005520:	0800b310 	.word	0x0800b310
 8005524:	00f42400 	.word	0x00f42400
 8005528:	007a1200 	.word	0x007a1200

0800552c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005530:	4b03      	ldr	r3, [pc, #12]	@ (8005540 <HAL_RCC_GetHCLKFreq+0x14>)
 8005532:	681b      	ldr	r3, [r3, #0]
}
 8005534:	4618      	mov	r0, r3
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20000010 	.word	0x20000010

08005544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005548:	f7ff fff0 	bl	800552c <HAL_RCC_GetHCLKFreq>
 800554c:	4602      	mov	r2, r0
 800554e:	4b06      	ldr	r3, [pc, #24]	@ (8005568 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	0a1b      	lsrs	r3, r3, #8
 8005554:	f003 0307 	and.w	r3, r3, #7
 8005558:	4904      	ldr	r1, [pc, #16]	@ (800556c <HAL_RCC_GetPCLK1Freq+0x28>)
 800555a:	5ccb      	ldrb	r3, [r1, r3]
 800555c:	f003 031f 	and.w	r3, r3, #31
 8005560:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005564:	4618      	mov	r0, r3
 8005566:	bd80      	pop	{r7, pc}
 8005568:	40021000 	.word	0x40021000
 800556c:	0800b308 	.word	0x0800b308

08005570 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005574:	f7ff ffda 	bl	800552c <HAL_RCC_GetHCLKFreq>
 8005578:	4602      	mov	r2, r0
 800557a:	4b06      	ldr	r3, [pc, #24]	@ (8005594 <HAL_RCC_GetPCLK2Freq+0x24>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	0adb      	lsrs	r3, r3, #11
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	4904      	ldr	r1, [pc, #16]	@ (8005598 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005586:	5ccb      	ldrb	r3, [r1, r3]
 8005588:	f003 031f 	and.w	r3, r3, #31
 800558c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005590:	4618      	mov	r0, r3
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40021000 	.word	0x40021000
 8005598:	0800b308 	.word	0x0800b308

0800559c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b086      	sub	sp, #24
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055a4:	2300      	movs	r3, #0
 80055a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055a8:	4b2a      	ldr	r3, [pc, #168]	@ (8005654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055b4:	f7ff f9ee 	bl	8004994 <HAL_PWREx_GetVoltageRange>
 80055b8:	6178      	str	r0, [r7, #20]
 80055ba:	e014      	b.n	80055e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055bc:	4b25      	ldr	r3, [pc, #148]	@ (8005654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c0:	4a24      	ldr	r2, [pc, #144]	@ (8005654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80055c8:	4b22      	ldr	r3, [pc, #136]	@ (8005654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d0:	60fb      	str	r3, [r7, #12]
 80055d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055d4:	f7ff f9de 	bl	8004994 <HAL_PWREx_GetVoltageRange>
 80055d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055da:	4b1e      	ldr	r3, [pc, #120]	@ (8005654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055de:	4a1d      	ldr	r2, [pc, #116]	@ (8005654 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055ec:	d10b      	bne.n	8005606 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b80      	cmp	r3, #128	@ 0x80
 80055f2:	d919      	bls.n	8005628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80055f8:	d902      	bls.n	8005600 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80055fa:	2302      	movs	r3, #2
 80055fc:	613b      	str	r3, [r7, #16]
 80055fe:	e013      	b.n	8005628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005600:	2301      	movs	r3, #1
 8005602:	613b      	str	r3, [r7, #16]
 8005604:	e010      	b.n	8005628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b80      	cmp	r3, #128	@ 0x80
 800560a:	d902      	bls.n	8005612 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800560c:	2303      	movs	r3, #3
 800560e:	613b      	str	r3, [r7, #16]
 8005610:	e00a      	b.n	8005628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b80      	cmp	r3, #128	@ 0x80
 8005616:	d102      	bne.n	800561e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005618:	2302      	movs	r3, #2
 800561a:	613b      	str	r3, [r7, #16]
 800561c:	e004      	b.n	8005628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b70      	cmp	r3, #112	@ 0x70
 8005622:	d101      	bne.n	8005628 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005624:	2301      	movs	r3, #1
 8005626:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005628:	4b0b      	ldr	r3, [pc, #44]	@ (8005658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f023 0207 	bic.w	r2, r3, #7
 8005630:	4909      	ldr	r1, [pc, #36]	@ (8005658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	4313      	orrs	r3, r2
 8005636:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005638:	4b07      	ldr	r3, [pc, #28]	@ (8005658 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0307 	and.w	r3, r3, #7
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	429a      	cmp	r2, r3
 8005644:	d001      	beq.n	800564a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e000      	b.n	800564c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800564a:	2300      	movs	r3, #0
}
 800564c:	4618      	mov	r0, r3
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	40021000 	.word	0x40021000
 8005658:	40022000 	.word	0x40022000

0800565c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005664:	2300      	movs	r3, #0
 8005666:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005668:	2300      	movs	r3, #0
 800566a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005674:	2b00      	cmp	r3, #0
 8005676:	d041      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800567c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005680:	d02a      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005682:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005686:	d824      	bhi.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005688:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800568c:	d008      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800568e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005692:	d81e      	bhi.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005694:	2b00      	cmp	r3, #0
 8005696:	d00a      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005698:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800569c:	d010      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800569e:	e018      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056a0:	4b86      	ldr	r3, [pc, #536]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	4a85      	ldr	r2, [pc, #532]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056aa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056ac:	e015      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	3304      	adds	r3, #4
 80056b2:	2100      	movs	r1, #0
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 fabb 	bl	8005c30 <RCCEx_PLLSAI1_Config>
 80056ba:	4603      	mov	r3, r0
 80056bc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056be:	e00c      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	3320      	adds	r3, #32
 80056c4:	2100      	movs	r1, #0
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 fba6 	bl	8005e18 <RCCEx_PLLSAI2_Config>
 80056cc:	4603      	mov	r3, r0
 80056ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056d0:	e003      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	74fb      	strb	r3, [r7, #19]
      break;
 80056d6:	e000      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80056d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056da:	7cfb      	ldrb	r3, [r7, #19]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10b      	bne.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056e0:	4b76      	ldr	r3, [pc, #472]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056ee:	4973      	ldr	r1, [pc, #460]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80056f6:	e001      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f8:	7cfb      	ldrb	r3, [r7, #19]
 80056fa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d041      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800570c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005710:	d02a      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005712:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005716:	d824      	bhi.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005718:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800571c:	d008      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800571e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005722:	d81e      	bhi.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00a      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005728:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800572c:	d010      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800572e:	e018      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005730:	4b62      	ldr	r3, [pc, #392]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	4a61      	ldr	r2, [pc, #388]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800573a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800573c:	e015      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	3304      	adds	r3, #4
 8005742:	2100      	movs	r1, #0
 8005744:	4618      	mov	r0, r3
 8005746:	f000 fa73 	bl	8005c30 <RCCEx_PLLSAI1_Config>
 800574a:	4603      	mov	r3, r0
 800574c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800574e:	e00c      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3320      	adds	r3, #32
 8005754:	2100      	movs	r1, #0
 8005756:	4618      	mov	r0, r3
 8005758:	f000 fb5e 	bl	8005e18 <RCCEx_PLLSAI2_Config>
 800575c:	4603      	mov	r3, r0
 800575e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005760:	e003      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	74fb      	strb	r3, [r7, #19]
      break;
 8005766:	e000      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005768:	bf00      	nop
    }

    if(ret == HAL_OK)
 800576a:	7cfb      	ldrb	r3, [r7, #19]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d10b      	bne.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005770:	4b52      	ldr	r3, [pc, #328]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005776:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800577e:	494f      	ldr	r1, [pc, #316]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005780:	4313      	orrs	r3, r2
 8005782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005786:	e001      	b.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005788:	7cfb      	ldrb	r3, [r7, #19]
 800578a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 80a0 	beq.w	80058da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800579a:	2300      	movs	r3, #0
 800579c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800579e:	4b47      	ldr	r3, [pc, #284]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x152>
 80057aa:	2301      	movs	r3, #1
 80057ac:	e000      	b.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80057ae:	2300      	movs	r3, #0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00d      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057b4:	4b41      	ldr	r3, [pc, #260]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b8:	4a40      	ldr	r2, [pc, #256]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057be:	6593      	str	r3, [r2, #88]	@ 0x58
 80057c0:	4b3e      	ldr	r3, [pc, #248]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057cc:	2301      	movs	r3, #1
 80057ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057d0:	4b3b      	ldr	r3, [pc, #236]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a3a      	ldr	r2, [pc, #232]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057dc:	f7fc fee0 	bl	80025a0 <HAL_GetTick>
 80057e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057e2:	e009      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057e4:	f7fc fedc 	bl	80025a0 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d902      	bls.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	74fb      	strb	r3, [r7, #19]
        break;
 80057f6:	e005      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057f8:	4b31      	ldr	r3, [pc, #196]	@ (80058c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0ef      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005804:	7cfb      	ldrb	r3, [r7, #19]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d15c      	bne.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800580a:	4b2c      	ldr	r3, [pc, #176]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800580c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005810:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005814:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d01f      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	429a      	cmp	r2, r3
 8005826:	d019      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005828:	4b24      	ldr	r3, [pc, #144]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800582a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005832:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005834:	4b21      	ldr	r3, [pc, #132]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800583a:	4a20      	ldr	r2, [pc, #128]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800583c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005844:	4b1d      	ldr	r3, [pc, #116]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800584a:	4a1c      	ldr	r2, [pc, #112]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800584c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005854:	4a19      	ldr	r2, [pc, #100]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d016      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005866:	f7fc fe9b 	bl	80025a0 <HAL_GetTick>
 800586a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800586c:	e00b      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800586e:	f7fc fe97 	bl	80025a0 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	f241 3288 	movw	r2, #5000	@ 0x1388
 800587c:	4293      	cmp	r3, r2
 800587e:	d902      	bls.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	74fb      	strb	r3, [r7, #19]
            break;
 8005884:	e006      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005886:	4b0d      	ldr	r3, [pc, #52]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0ec      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005894:	7cfb      	ldrb	r3, [r7, #19]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10c      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800589a:	4b08      	ldr	r3, [pc, #32]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800589c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058aa:	4904      	ldr	r1, [pc, #16]	@ (80058bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80058b2:	e009      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058b4:	7cfb      	ldrb	r3, [r7, #19]
 80058b6:	74bb      	strb	r3, [r7, #18]
 80058b8:	e006      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80058ba:	bf00      	nop
 80058bc:	40021000 	.word	0x40021000
 80058c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c4:	7cfb      	ldrb	r3, [r7, #19]
 80058c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058c8:	7c7b      	ldrb	r3, [r7, #17]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d105      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ce:	4b9e      	ldr	r3, [pc, #632]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d2:	4a9d      	ldr	r2, [pc, #628]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058e6:	4b98      	ldr	r3, [pc, #608]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ec:	f023 0203 	bic.w	r2, r3, #3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f4:	4994      	ldr	r1, [pc, #592]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00a      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005908:	4b8f      	ldr	r3, [pc, #572]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800590a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590e:	f023 020c 	bic.w	r2, r3, #12
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005916:	498c      	ldr	r1, [pc, #560]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005918:	4313      	orrs	r3, r2
 800591a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d00a      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800592a:	4b87      	ldr	r3, [pc, #540]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800592c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005930:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005938:	4983      	ldr	r1, [pc, #524]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800593a:	4313      	orrs	r3, r2
 800593c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0308 	and.w	r3, r3, #8
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00a      	beq.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800594c:	4b7e      	ldr	r3, [pc, #504]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005952:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595a:	497b      	ldr	r1, [pc, #492]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800595c:	4313      	orrs	r3, r2
 800595e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b00      	cmp	r3, #0
 800596c:	d00a      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800596e:	4b76      	ldr	r3, [pc, #472]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005974:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800597c:	4972      	ldr	r1, [pc, #456]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800597e:	4313      	orrs	r3, r2
 8005980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0320 	and.w	r3, r3, #32
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00a      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005990:	4b6d      	ldr	r3, [pc, #436]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005996:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800599e:	496a      	ldr	r1, [pc, #424]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00a      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059b2:	4b65      	ldr	r3, [pc, #404]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c0:	4961      	ldr	r1, [pc, #388]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00a      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80059d4:	4b5c      	ldr	r3, [pc, #368]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e2:	4959      	ldr	r1, [pc, #356]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059f6:	4b54      	ldr	r3, [pc, #336]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a04:	4950      	ldr	r1, [pc, #320]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a18:	4b4b      	ldr	r3, [pc, #300]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a26:	4948      	ldr	r1, [pc, #288]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a3a:	4b43      	ldr	r3, [pc, #268]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a40:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a48:	493f      	ldr	r1, [pc, #252]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d028      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a62:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a6a:	4937      	ldr	r1, [pc, #220]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a7a:	d106      	bne.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a7c:	4b32      	ldr	r3, [pc, #200]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	4a31      	ldr	r2, [pc, #196]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a86:	60d3      	str	r3, [r2, #12]
 8005a88:	e011      	b.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a92:	d10c      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	3304      	adds	r3, #4
 8005a98:	2101      	movs	r1, #1
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f000 f8c8 	bl	8005c30 <RCCEx_PLLSAI1_Config>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005aa4:	7cfb      	ldrb	r3, [r7, #19]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005aaa:	7cfb      	ldrb	r3, [r7, #19]
 8005aac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d028      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005aba:	4b23      	ldr	r3, [pc, #140]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac8:	491f      	ldr	r1, [pc, #124]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ad8:	d106      	bne.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ada:	4b1b      	ldr	r3, [pc, #108]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	4a1a      	ldr	r2, [pc, #104]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ae4:	60d3      	str	r3, [r2, #12]
 8005ae6:	e011      	b.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005af0:	d10c      	bne.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3304      	adds	r3, #4
 8005af6:	2101      	movs	r1, #1
 8005af8:	4618      	mov	r0, r3
 8005afa:	f000 f899 	bl	8005c30 <RCCEx_PLLSAI1_Config>
 8005afe:	4603      	mov	r3, r0
 8005b00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005b08:	7cfb      	ldrb	r3, [r7, #19]
 8005b0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d02b      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b18:	4b0b      	ldr	r3, [pc, #44]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b1e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b26:	4908      	ldr	r1, [pc, #32]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b36:	d109      	bne.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b38:	4b03      	ldr	r3, [pc, #12]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	4a02      	ldr	r2, [pc, #8]	@ (8005b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b42:	60d3      	str	r3, [r2, #12]
 8005b44:	e014      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005b46:	bf00      	nop
 8005b48:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b54:	d10c      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 f867 	bl	8005c30 <RCCEx_PLLSAI1_Config>
 8005b62:	4603      	mov	r3, r0
 8005b64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b66:	7cfb      	ldrb	r3, [r7, #19]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d001      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005b6c:	7cfb      	ldrb	r3, [r7, #19]
 8005b6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d02f      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b7c:	4b2b      	ldr	r3, [pc, #172]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b82:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b8a:	4928      	ldr	r1, [pc, #160]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b9a:	d10d      	bne.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	3304      	adds	r3, #4
 8005ba0:	2102      	movs	r1, #2
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 f844 	bl	8005c30 <RCCEx_PLLSAI1_Config>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bac:	7cfb      	ldrb	r3, [r7, #19]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d014      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005bb2:	7cfb      	ldrb	r3, [r7, #19]
 8005bb4:	74bb      	strb	r3, [r7, #18]
 8005bb6:	e011      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bc0:	d10c      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3320      	adds	r3, #32
 8005bc6:	2102      	movs	r1, #2
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 f925 	bl	8005e18 <RCCEx_PLLSAI2_Config>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bd2:	7cfb      	ldrb	r3, [r7, #19]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d001      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005bd8:	7cfb      	ldrb	r3, [r7, #19]
 8005bda:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005be8:	4b10      	ldr	r3, [pc, #64]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bee:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bf6:	490d      	ldr	r1, [pc, #52]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00b      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c0a:	4b08      	ldr	r3, [pc, #32]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c10:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c1a:	4904      	ldr	r1, [pc, #16]	@ (8005c2c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c22:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	40021000 	.word	0x40021000

08005c30 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c3e:	4b75      	ldr	r3, [pc, #468]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d018      	beq.n	8005c7c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c4a:	4b72      	ldr	r3, [pc, #456]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	f003 0203 	and.w	r2, r3, #3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d10d      	bne.n	8005c76 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
       ||
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d009      	beq.n	8005c76 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c62:	4b6c      	ldr	r3, [pc, #432]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	091b      	lsrs	r3, r3, #4
 8005c68:	f003 0307 	and.w	r3, r3, #7
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
       ||
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d047      	beq.n	8005d06 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	73fb      	strb	r3, [r7, #15]
 8005c7a:	e044      	b.n	8005d06 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2b03      	cmp	r3, #3
 8005c82:	d018      	beq.n	8005cb6 <RCCEx_PLLSAI1_Config+0x86>
 8005c84:	2b03      	cmp	r3, #3
 8005c86:	d825      	bhi.n	8005cd4 <RCCEx_PLLSAI1_Config+0xa4>
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d002      	beq.n	8005c92 <RCCEx_PLLSAI1_Config+0x62>
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d009      	beq.n	8005ca4 <RCCEx_PLLSAI1_Config+0x74>
 8005c90:	e020      	b.n	8005cd4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c92:	4b60      	ldr	r3, [pc, #384]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d11d      	bne.n	8005cda <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ca2:	e01a      	b.n	8005cda <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ca4:	4b5b      	ldr	r3, [pc, #364]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d116      	bne.n	8005cde <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cb4:	e013      	b.n	8005cde <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cb6:	4b57      	ldr	r3, [pc, #348]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10f      	bne.n	8005ce2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cc2:	4b54      	ldr	r3, [pc, #336]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d109      	bne.n	8005ce2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005cd2:	e006      	b.n	8005ce2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cd8:	e004      	b.n	8005ce4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cda:	bf00      	nop
 8005cdc:	e002      	b.n	8005ce4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005cde:	bf00      	nop
 8005ce0:	e000      	b.n	8005ce4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005ce2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ce4:	7bfb      	ldrb	r3, [r7, #15]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10d      	bne.n	8005d06 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005cea:	4b4a      	ldr	r3, [pc, #296]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6819      	ldr	r1, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	011b      	lsls	r3, r3, #4
 8005cfe:	430b      	orrs	r3, r1
 8005d00:	4944      	ldr	r1, [pc, #272]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d17d      	bne.n	8005e08 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d0c:	4b41      	ldr	r3, [pc, #260]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a40      	ldr	r2, [pc, #256]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d18:	f7fc fc42 	bl	80025a0 <HAL_GetTick>
 8005d1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d1e:	e009      	b.n	8005d34 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d20:	f7fc fc3e 	bl	80025a0 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d902      	bls.n	8005d34 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	73fb      	strb	r3, [r7, #15]
        break;
 8005d32:	e005      	b.n	8005d40 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d34:	4b37      	ldr	r3, [pc, #220]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1ef      	bne.n	8005d20 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d40:	7bfb      	ldrb	r3, [r7, #15]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d160      	bne.n	8005e08 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d111      	bne.n	8005d70 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d4c:	4b31      	ldr	r3, [pc, #196]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	6892      	ldr	r2, [r2, #8]
 8005d5c:	0211      	lsls	r1, r2, #8
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	68d2      	ldr	r2, [r2, #12]
 8005d62:	0912      	lsrs	r2, r2, #4
 8005d64:	0452      	lsls	r2, r2, #17
 8005d66:	430a      	orrs	r2, r1
 8005d68:	492a      	ldr	r1, [pc, #168]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	610b      	str	r3, [r1, #16]
 8005d6e:	e027      	b.n	8005dc0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d112      	bne.n	8005d9c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d76:	4b27      	ldr	r3, [pc, #156]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005d7e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6892      	ldr	r2, [r2, #8]
 8005d86:	0211      	lsls	r1, r2, #8
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	6912      	ldr	r2, [r2, #16]
 8005d8c:	0852      	lsrs	r2, r2, #1
 8005d8e:	3a01      	subs	r2, #1
 8005d90:	0552      	lsls	r2, r2, #21
 8005d92:	430a      	orrs	r2, r1
 8005d94:	491f      	ldr	r1, [pc, #124]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	610b      	str	r3, [r1, #16]
 8005d9a:	e011      	b.n	8005dc0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005da4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6892      	ldr	r2, [r2, #8]
 8005dac:	0211      	lsls	r1, r2, #8
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	6952      	ldr	r2, [r2, #20]
 8005db2:	0852      	lsrs	r2, r2, #1
 8005db4:	3a01      	subs	r2, #1
 8005db6:	0652      	lsls	r2, r2, #25
 8005db8:	430a      	orrs	r2, r1
 8005dba:	4916      	ldr	r1, [pc, #88]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005dc0:	4b14      	ldr	r3, [pc, #80]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a13      	ldr	r2, [pc, #76]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005dca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dcc:	f7fc fbe8 	bl	80025a0 <HAL_GetTick>
 8005dd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005dd2:	e009      	b.n	8005de8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005dd4:	f7fc fbe4 	bl	80025a0 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d902      	bls.n	8005de8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	73fb      	strb	r3, [r7, #15]
          break;
 8005de6:	e005      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005de8:	4b0a      	ldr	r3, [pc, #40]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d0ef      	beq.n	8005dd4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d106      	bne.n	8005e08 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005dfa:	4b06      	ldr	r3, [pc, #24]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dfc:	691a      	ldr	r2, [r3, #16]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	4904      	ldr	r1, [pc, #16]	@ (8005e14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	40021000 	.word	0x40021000

08005e18 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e26:	4b6a      	ldr	r3, [pc, #424]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d018      	beq.n	8005e64 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005e32:	4b67      	ldr	r3, [pc, #412]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	f003 0203 	and.w	r2, r3, #3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d10d      	bne.n	8005e5e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
       ||
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d009      	beq.n	8005e5e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005e4a:	4b61      	ldr	r3, [pc, #388]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	091b      	lsrs	r3, r3, #4
 8005e50:	f003 0307 	and.w	r3, r3, #7
 8005e54:	1c5a      	adds	r2, r3, #1
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
       ||
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d047      	beq.n	8005eee <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	73fb      	strb	r3, [r7, #15]
 8005e62:	e044      	b.n	8005eee <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2b03      	cmp	r3, #3
 8005e6a:	d018      	beq.n	8005e9e <RCCEx_PLLSAI2_Config+0x86>
 8005e6c:	2b03      	cmp	r3, #3
 8005e6e:	d825      	bhi.n	8005ebc <RCCEx_PLLSAI2_Config+0xa4>
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d002      	beq.n	8005e7a <RCCEx_PLLSAI2_Config+0x62>
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d009      	beq.n	8005e8c <RCCEx_PLLSAI2_Config+0x74>
 8005e78:	e020      	b.n	8005ebc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e7a:	4b55      	ldr	r3, [pc, #340]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d11d      	bne.n	8005ec2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e8a:	e01a      	b.n	8005ec2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e8c:	4b50      	ldr	r3, [pc, #320]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d116      	bne.n	8005ec6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e9c:	e013      	b.n	8005ec6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e9e:	4b4c      	ldr	r3, [pc, #304]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d10f      	bne.n	8005eca <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005eaa:	4b49      	ldr	r3, [pc, #292]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d109      	bne.n	8005eca <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005eba:	e006      	b.n	8005eca <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8005ec0:	e004      	b.n	8005ecc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ec2:	bf00      	nop
 8005ec4:	e002      	b.n	8005ecc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005ec6:	bf00      	nop
 8005ec8:	e000      	b.n	8005ecc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005eca:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ecc:	7bfb      	ldrb	r3, [r7, #15]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10d      	bne.n	8005eee <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ed4:	68db      	ldr	r3, [r3, #12]
 8005ed6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6819      	ldr	r1, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	011b      	lsls	r3, r3, #4
 8005ee6:	430b      	orrs	r3, r1
 8005ee8:	4939      	ldr	r1, [pc, #228]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d167      	bne.n	8005fc4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005ef4:	4b36      	ldr	r3, [pc, #216]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a35      	ldr	r2, [pc, #212]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005efa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005efe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f00:	f7fc fb4e 	bl	80025a0 <HAL_GetTick>
 8005f04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f06:	e009      	b.n	8005f1c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f08:	f7fc fb4a 	bl	80025a0 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d902      	bls.n	8005f1c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	73fb      	strb	r3, [r7, #15]
        break;
 8005f1a:	e005      	b.n	8005f28 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f1c:	4b2c      	ldr	r3, [pc, #176]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1ef      	bne.n	8005f08 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005f28:	7bfb      	ldrb	r3, [r7, #15]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d14a      	bne.n	8005fc4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d111      	bne.n	8005f58 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f34:	4b26      	ldr	r3, [pc, #152]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	6892      	ldr	r2, [r2, #8]
 8005f44:	0211      	lsls	r1, r2, #8
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	68d2      	ldr	r2, [r2, #12]
 8005f4a:	0912      	lsrs	r2, r2, #4
 8005f4c:	0452      	lsls	r2, r2, #17
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	491f      	ldr	r1, [pc, #124]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	614b      	str	r3, [r1, #20]
 8005f56:	e011      	b.n	8005f7c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f58:	4b1d      	ldr	r3, [pc, #116]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5a:	695b      	ldr	r3, [r3, #20]
 8005f5c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f60:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6892      	ldr	r2, [r2, #8]
 8005f68:	0211      	lsls	r1, r2, #8
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	6912      	ldr	r2, [r2, #16]
 8005f6e:	0852      	lsrs	r2, r2, #1
 8005f70:	3a01      	subs	r2, #1
 8005f72:	0652      	lsls	r2, r2, #25
 8005f74:	430a      	orrs	r2, r1
 8005f76:	4916      	ldr	r1, [pc, #88]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f7c:	4b14      	ldr	r3, [pc, #80]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a13      	ldr	r2, [pc, #76]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f88:	f7fc fb0a 	bl	80025a0 <HAL_GetTick>
 8005f8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f8e:	e009      	b.n	8005fa4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f90:	f7fc fb06 	bl	80025a0 <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d902      	bls.n	8005fa4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	73fb      	strb	r3, [r7, #15]
          break;
 8005fa2:	e005      	b.n	8005fb0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0ef      	beq.n	8005f90 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005fb6:	4b06      	ldr	r3, [pc, #24]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	4904      	ldr	r1, [pc, #16]	@ (8005fd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
 8005fce:	bf00      	nop
 8005fd0:	40021000 	.word	0x40021000

08005fd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e049      	b.n	800607a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d106      	bne.n	8006000 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f7fc f8b6 	bl	800216c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2202      	movs	r2, #2
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	3304      	adds	r3, #4
 8006010:	4619      	mov	r1, r3
 8006012:	4610      	mov	r0, r2
 8006014:	f000 fa74 	bl	8006500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3708      	adds	r7, #8
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b082      	sub	sp, #8
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d101      	bne.n	8006094 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e049      	b.n	8006128 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b00      	cmp	r3, #0
 800609e:	d106      	bne.n	80060ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f841 	bl	8006130 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2202      	movs	r2, #2
 80060b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	3304      	adds	r3, #4
 80060be:	4619      	mov	r1, r3
 80060c0:	4610      	mov	r0, r2
 80060c2:	f000 fa1d 	bl	8006500 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2201      	movs	r2, #1
 80060e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2201      	movs	r2, #1
 80060f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2201      	movs	r2, #1
 80060fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3708      	adds	r7, #8
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006150:	2300      	movs	r3, #0
 8006152:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800615a:	2b01      	cmp	r3, #1
 800615c:	d101      	bne.n	8006162 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800615e:	2302      	movs	r3, #2
 8006160:	e0ff      	b.n	8006362 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2201      	movs	r2, #1
 8006166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b14      	cmp	r3, #20
 800616e:	f200 80f0 	bhi.w	8006352 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006172:	a201      	add	r2, pc, #4	@ (adr r2, 8006178 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006178:	080061cd 	.word	0x080061cd
 800617c:	08006353 	.word	0x08006353
 8006180:	08006353 	.word	0x08006353
 8006184:	08006353 	.word	0x08006353
 8006188:	0800620d 	.word	0x0800620d
 800618c:	08006353 	.word	0x08006353
 8006190:	08006353 	.word	0x08006353
 8006194:	08006353 	.word	0x08006353
 8006198:	0800624f 	.word	0x0800624f
 800619c:	08006353 	.word	0x08006353
 80061a0:	08006353 	.word	0x08006353
 80061a4:	08006353 	.word	0x08006353
 80061a8:	0800628f 	.word	0x0800628f
 80061ac:	08006353 	.word	0x08006353
 80061b0:	08006353 	.word	0x08006353
 80061b4:	08006353 	.word	0x08006353
 80061b8:	080062d1 	.word	0x080062d1
 80061bc:	08006353 	.word	0x08006353
 80061c0:	08006353 	.word	0x08006353
 80061c4:	08006353 	.word	0x08006353
 80061c8:	08006311 	.word	0x08006311
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68b9      	ldr	r1, [r7, #8]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 fa3a 	bl	800664c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	699a      	ldr	r2, [r3, #24]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0208 	orr.w	r2, r2, #8
 80061e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	699a      	ldr	r2, [r3, #24]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0204 	bic.w	r2, r2, #4
 80061f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	6999      	ldr	r1, [r3, #24]
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	691a      	ldr	r2, [r3, #16]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	619a      	str	r2, [r3, #24]
      break;
 800620a:	e0a5      	b.n	8006358 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68b9      	ldr	r1, [r7, #8]
 8006212:	4618      	mov	r0, r3
 8006214:	f000 faaa 	bl	800676c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	699a      	ldr	r2, [r3, #24]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006226:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	699a      	ldr	r2, [r3, #24]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006236:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6999      	ldr	r1, [r3, #24]
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	021a      	lsls	r2, r3, #8
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	619a      	str	r2, [r3, #24]
      break;
 800624c:	e084      	b.n	8006358 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68b9      	ldr	r1, [r7, #8]
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fb13 	bl	8006880 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	69da      	ldr	r2, [r3, #28]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f042 0208 	orr.w	r2, r2, #8
 8006268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	69da      	ldr	r2, [r3, #28]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f022 0204 	bic.w	r2, r2, #4
 8006278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	69d9      	ldr	r1, [r3, #28]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	691a      	ldr	r2, [r3, #16]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	430a      	orrs	r2, r1
 800628a:	61da      	str	r2, [r3, #28]
      break;
 800628c:	e064      	b.n	8006358 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68b9      	ldr	r1, [r7, #8]
 8006294:	4618      	mov	r0, r3
 8006296:	f000 fb7b 	bl	8006990 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	69da      	ldr	r2, [r3, #28]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	69da      	ldr	r2, [r3, #28]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	69d9      	ldr	r1, [r3, #28]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	021a      	lsls	r2, r3, #8
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	430a      	orrs	r2, r1
 80062cc:	61da      	str	r2, [r3, #28]
      break;
 80062ce:	e043      	b.n	8006358 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68b9      	ldr	r1, [r7, #8]
 80062d6:	4618      	mov	r0, r3
 80062d8:	f000 fbc4 	bl	8006a64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f042 0208 	orr.w	r2, r2, #8
 80062ea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f022 0204 	bic.w	r2, r2, #4
 80062fa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	691a      	ldr	r2, [r3, #16]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800630e:	e023      	b.n	8006358 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68b9      	ldr	r1, [r7, #8]
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fc08 	bl	8006b2c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800632a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800633a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	021a      	lsls	r2, r3, #8
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006350:	e002      	b.n	8006358 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	75fb      	strb	r3, [r7, #23]
      break;
 8006356:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006360:	7dfb      	ldrb	r3, [r7, #23]
}
 8006362:	4618      	mov	r0, r3
 8006364:	3718      	adds	r7, #24
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop

0800636c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_TIM_ConfigClockSource+0x1c>
 8006384:	2302      	movs	r3, #2
 8006386:	e0b6      	b.n	80064f6 <HAL_TIM_ConfigClockSource+0x18a>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063c4:	d03e      	beq.n	8006444 <HAL_TIM_ConfigClockSource+0xd8>
 80063c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ca:	f200 8087 	bhi.w	80064dc <HAL_TIM_ConfigClockSource+0x170>
 80063ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063d2:	f000 8086 	beq.w	80064e2 <HAL_TIM_ConfigClockSource+0x176>
 80063d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063da:	d87f      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 80063dc:	2b70      	cmp	r3, #112	@ 0x70
 80063de:	d01a      	beq.n	8006416 <HAL_TIM_ConfigClockSource+0xaa>
 80063e0:	2b70      	cmp	r3, #112	@ 0x70
 80063e2:	d87b      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 80063e4:	2b60      	cmp	r3, #96	@ 0x60
 80063e6:	d050      	beq.n	800648a <HAL_TIM_ConfigClockSource+0x11e>
 80063e8:	2b60      	cmp	r3, #96	@ 0x60
 80063ea:	d877      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 80063ec:	2b50      	cmp	r3, #80	@ 0x50
 80063ee:	d03c      	beq.n	800646a <HAL_TIM_ConfigClockSource+0xfe>
 80063f0:	2b50      	cmp	r3, #80	@ 0x50
 80063f2:	d873      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 80063f4:	2b40      	cmp	r3, #64	@ 0x40
 80063f6:	d058      	beq.n	80064aa <HAL_TIM_ConfigClockSource+0x13e>
 80063f8:	2b40      	cmp	r3, #64	@ 0x40
 80063fa:	d86f      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 80063fc:	2b30      	cmp	r3, #48	@ 0x30
 80063fe:	d064      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x15e>
 8006400:	2b30      	cmp	r3, #48	@ 0x30
 8006402:	d86b      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 8006404:	2b20      	cmp	r3, #32
 8006406:	d060      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x15e>
 8006408:	2b20      	cmp	r3, #32
 800640a:	d867      	bhi.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
 800640c:	2b00      	cmp	r3, #0
 800640e:	d05c      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x15e>
 8006410:	2b10      	cmp	r3, #16
 8006412:	d05a      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x15e>
 8006414:	e062      	b.n	80064dc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006426:	f000 fc61 	bl	8006cec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006438:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68ba      	ldr	r2, [r7, #8]
 8006440:	609a      	str	r2, [r3, #8]
      break;
 8006442:	e04f      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006454:	f000 fc4a 	bl	8006cec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689a      	ldr	r2, [r3, #8]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006466:	609a      	str	r2, [r3, #8]
      break;
 8006468:	e03c      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006476:	461a      	mov	r2, r3
 8006478:	f000 fbbe 	bl	8006bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2150      	movs	r1, #80	@ 0x50
 8006482:	4618      	mov	r0, r3
 8006484:	f000 fc17 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 8006488:	e02c      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006496:	461a      	mov	r2, r3
 8006498:	f000 fbdd 	bl	8006c56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2160      	movs	r1, #96	@ 0x60
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fc07 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 80064a8:	e01c      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b6:	461a      	mov	r2, r3
 80064b8:	f000 fb9e 	bl	8006bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2140      	movs	r1, #64	@ 0x40
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 fbf7 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 80064c8:	e00c      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4619      	mov	r1, r3
 80064d4:	4610      	mov	r0, r2
 80064d6:	f000 fbee 	bl	8006cb6 <TIM_ITRx_SetConfig>
      break;
 80064da:	e003      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	73fb      	strb	r3, [r7, #15]
      break;
 80064e0:	e000      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80064e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3710      	adds	r7, #16
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a46      	ldr	r2, [pc, #280]	@ (800662c <TIM_Base_SetConfig+0x12c>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d013      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651e:	d00f      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a43      	ldr	r2, [pc, #268]	@ (8006630 <TIM_Base_SetConfig+0x130>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00b      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a42      	ldr	r2, [pc, #264]	@ (8006634 <TIM_Base_SetConfig+0x134>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d007      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a41      	ldr	r2, [pc, #260]	@ (8006638 <TIM_Base_SetConfig+0x138>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d003      	beq.n	8006540 <TIM_Base_SetConfig+0x40>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a40      	ldr	r2, [pc, #256]	@ (800663c <TIM_Base_SetConfig+0x13c>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d108      	bne.n	8006552 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006546:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	4313      	orrs	r3, r2
 8006550:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a35      	ldr	r2, [pc, #212]	@ (800662c <TIM_Base_SetConfig+0x12c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d01f      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006560:	d01b      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a32      	ldr	r2, [pc, #200]	@ (8006630 <TIM_Base_SetConfig+0x130>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d017      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a31      	ldr	r2, [pc, #196]	@ (8006634 <TIM_Base_SetConfig+0x134>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d013      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a30      	ldr	r2, [pc, #192]	@ (8006638 <TIM_Base_SetConfig+0x138>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d00f      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a2f      	ldr	r2, [pc, #188]	@ (800663c <TIM_Base_SetConfig+0x13c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d00b      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a2e      	ldr	r2, [pc, #184]	@ (8006640 <TIM_Base_SetConfig+0x140>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d007      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a2d      	ldr	r2, [pc, #180]	@ (8006644 <TIM_Base_SetConfig+0x144>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d003      	beq.n	800659a <TIM_Base_SetConfig+0x9a>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a2c      	ldr	r2, [pc, #176]	@ (8006648 <TIM_Base_SetConfig+0x148>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d108      	bne.n	80065ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	689a      	ldr	r2, [r3, #8]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	4a16      	ldr	r2, [pc, #88]	@ (800662c <TIM_Base_SetConfig+0x12c>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d00f      	beq.n	80065f8 <TIM_Base_SetConfig+0xf8>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4a18      	ldr	r2, [pc, #96]	@ (800663c <TIM_Base_SetConfig+0x13c>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d00b      	beq.n	80065f8 <TIM_Base_SetConfig+0xf8>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4a17      	ldr	r2, [pc, #92]	@ (8006640 <TIM_Base_SetConfig+0x140>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d007      	beq.n	80065f8 <TIM_Base_SetConfig+0xf8>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a16      	ldr	r2, [pc, #88]	@ (8006644 <TIM_Base_SetConfig+0x144>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d003      	beq.n	80065f8 <TIM_Base_SetConfig+0xf8>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a15      	ldr	r2, [pc, #84]	@ (8006648 <TIM_Base_SetConfig+0x148>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d103      	bne.n	8006600 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	f003 0301 	and.w	r3, r3, #1
 800660e:	2b01      	cmp	r3, #1
 8006610:	d105      	bne.n	800661e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f023 0201 	bic.w	r2, r3, #1
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	611a      	str	r2, [r3, #16]
  }
}
 800661e:	bf00      	nop
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40012c00 	.word	0x40012c00
 8006630:	40000400 	.word	0x40000400
 8006634:	40000800 	.word	0x40000800
 8006638:	40000c00 	.word	0x40000c00
 800663c:	40013400 	.word	0x40013400
 8006640:	40014000 	.word	0x40014000
 8006644:	40014400 	.word	0x40014400
 8006648:	40014800 	.word	0x40014800

0800664c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a1b      	ldr	r3, [r3, #32]
 8006660:	f023 0201 	bic.w	r2, r3, #1
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800667a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800667e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f023 0303 	bic.w	r3, r3, #3
 8006686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	4313      	orrs	r3, r2
 8006690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	f023 0302 	bic.w	r3, r3, #2
 8006698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a2c      	ldr	r2, [pc, #176]	@ (8006758 <TIM_OC1_SetConfig+0x10c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00f      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a2b      	ldr	r2, [pc, #172]	@ (800675c <TIM_OC1_SetConfig+0x110>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d00b      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a2a      	ldr	r2, [pc, #168]	@ (8006760 <TIM_OC1_SetConfig+0x114>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d007      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a29      	ldr	r2, [pc, #164]	@ (8006764 <TIM_OC1_SetConfig+0x118>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a28      	ldr	r2, [pc, #160]	@ (8006768 <TIM_OC1_SetConfig+0x11c>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d10c      	bne.n	80066e6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f023 0308 	bic.w	r3, r3, #8
 80066d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	4313      	orrs	r3, r2
 80066dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f023 0304 	bic.w	r3, r3, #4
 80066e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006758 <TIM_OC1_SetConfig+0x10c>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d00f      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a1a      	ldr	r2, [pc, #104]	@ (800675c <TIM_OC1_SetConfig+0x110>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00b      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a19      	ldr	r2, [pc, #100]	@ (8006760 <TIM_OC1_SetConfig+0x114>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d007      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a18      	ldr	r2, [pc, #96]	@ (8006764 <TIM_OC1_SetConfig+0x118>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d003      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a17      	ldr	r2, [pc, #92]	@ (8006768 <TIM_OC1_SetConfig+0x11c>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d111      	bne.n	8006732 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800671c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	4313      	orrs	r3, r2
 8006726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	4313      	orrs	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	621a      	str	r2, [r3, #32]
}
 800674c:	bf00      	nop
 800674e:	371c      	adds	r7, #28
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	40012c00 	.word	0x40012c00
 800675c:	40013400 	.word	0x40013400
 8006760:	40014000 	.word	0x40014000
 8006764:	40014400 	.word	0x40014400
 8006768:	40014800 	.word	0x40014800

0800676c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a1b      	ldr	r3, [r3, #32]
 8006780:	f023 0210 	bic.w	r2, r3, #16
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800679a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800679e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	021b      	lsls	r3, r3, #8
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f023 0320 	bic.w	r3, r3, #32
 80067ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	011b      	lsls	r3, r3, #4
 80067c2:	697a      	ldr	r2, [r7, #20]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a28      	ldr	r2, [pc, #160]	@ (800686c <TIM_OC2_SetConfig+0x100>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d003      	beq.n	80067d8 <TIM_OC2_SetConfig+0x6c>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a27      	ldr	r2, [pc, #156]	@ (8006870 <TIM_OC2_SetConfig+0x104>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d10d      	bne.n	80067f4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	011b      	lsls	r3, r3, #4
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a1d      	ldr	r2, [pc, #116]	@ (800686c <TIM_OC2_SetConfig+0x100>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00f      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a1c      	ldr	r2, [pc, #112]	@ (8006870 <TIM_OC2_SetConfig+0x104>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d00b      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a1b      	ldr	r2, [pc, #108]	@ (8006874 <TIM_OC2_SetConfig+0x108>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d007      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a1a      	ldr	r2, [pc, #104]	@ (8006878 <TIM_OC2_SetConfig+0x10c>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d003      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a19      	ldr	r2, [pc, #100]	@ (800687c <TIM_OC2_SetConfig+0x110>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d113      	bne.n	8006844 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006822:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800682a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	4313      	orrs	r3, r2
 8006842:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	621a      	str	r2, [r3, #32]
}
 800685e:	bf00      	nop
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	40012c00 	.word	0x40012c00
 8006870:	40013400 	.word	0x40013400
 8006874:	40014000 	.word	0x40014000
 8006878:	40014400 	.word	0x40014400
 800687c:	40014800 	.word	0x40014800

08006880 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0303 	bic.w	r3, r3, #3
 80068ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a27      	ldr	r2, [pc, #156]	@ (800697c <TIM_OC3_SetConfig+0xfc>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <TIM_OC3_SetConfig+0x6a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a26      	ldr	r2, [pc, #152]	@ (8006980 <TIM_OC3_SetConfig+0x100>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d10d      	bne.n	8006906 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	021b      	lsls	r3, r3, #8
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a1c      	ldr	r2, [pc, #112]	@ (800697c <TIM_OC3_SetConfig+0xfc>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00f      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a1b      	ldr	r2, [pc, #108]	@ (8006980 <TIM_OC3_SetConfig+0x100>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00b      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a1a      	ldr	r2, [pc, #104]	@ (8006984 <TIM_OC3_SetConfig+0x104>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d007      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a19      	ldr	r2, [pc, #100]	@ (8006988 <TIM_OC3_SetConfig+0x108>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d003      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a18      	ldr	r2, [pc, #96]	@ (800698c <TIM_OC3_SetConfig+0x10c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d113      	bne.n	8006956 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006934:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800693c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	011b      	lsls	r3, r3, #4
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	011b      	lsls	r3, r3, #4
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	4313      	orrs	r3, r2
 8006954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	621a      	str	r2, [r3, #32]
}
 8006970:	bf00      	nop
 8006972:	371c      	adds	r7, #28
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	40012c00 	.word	0x40012c00
 8006980:	40013400 	.word	0x40013400
 8006984:	40014000 	.word	0x40014000
 8006988:	40014400 	.word	0x40014400
 800698c:	40014800 	.word	0x40014800

08006990 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a1b      	ldr	r3, [r3, #32]
 80069a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	021b      	lsls	r3, r3, #8
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	031b      	lsls	r3, r3, #12
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a18      	ldr	r2, [pc, #96]	@ (8006a50 <TIM_OC4_SetConfig+0xc0>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d00f      	beq.n	8006a14 <TIM_OC4_SetConfig+0x84>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a17      	ldr	r2, [pc, #92]	@ (8006a54 <TIM_OC4_SetConfig+0xc4>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d00b      	beq.n	8006a14 <TIM_OC4_SetConfig+0x84>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a16      	ldr	r2, [pc, #88]	@ (8006a58 <TIM_OC4_SetConfig+0xc8>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d007      	beq.n	8006a14 <TIM_OC4_SetConfig+0x84>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a15      	ldr	r2, [pc, #84]	@ (8006a5c <TIM_OC4_SetConfig+0xcc>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <TIM_OC4_SetConfig+0x84>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a14      	ldr	r2, [pc, #80]	@ (8006a60 <TIM_OC4_SetConfig+0xd0>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d109      	bne.n	8006a28 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	019b      	lsls	r3, r3, #6
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685a      	ldr	r2, [r3, #4]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	621a      	str	r2, [r3, #32]
}
 8006a42:	bf00      	nop
 8006a44:	371c      	adds	r7, #28
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	40012c00 	.word	0x40012c00
 8006a54:	40013400 	.word	0x40013400
 8006a58:	40014000 	.word	0x40014000
 8006a5c:	40014400 	.word	0x40014400
 8006a60:	40014800 	.word	0x40014800

08006a64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006aa8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	041b      	lsls	r3, r3, #16
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	4a17      	ldr	r2, [pc, #92]	@ (8006b18 <TIM_OC5_SetConfig+0xb4>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d00f      	beq.n	8006ade <TIM_OC5_SetConfig+0x7a>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a16      	ldr	r2, [pc, #88]	@ (8006b1c <TIM_OC5_SetConfig+0xb8>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d00b      	beq.n	8006ade <TIM_OC5_SetConfig+0x7a>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a15      	ldr	r2, [pc, #84]	@ (8006b20 <TIM_OC5_SetConfig+0xbc>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d007      	beq.n	8006ade <TIM_OC5_SetConfig+0x7a>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a14      	ldr	r2, [pc, #80]	@ (8006b24 <TIM_OC5_SetConfig+0xc0>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d003      	beq.n	8006ade <TIM_OC5_SetConfig+0x7a>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a13      	ldr	r2, [pc, #76]	@ (8006b28 <TIM_OC5_SetConfig+0xc4>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d109      	bne.n	8006af2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ae4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	021b      	lsls	r3, r3, #8
 8006aec:	697a      	ldr	r2, [r7, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	621a      	str	r2, [r3, #32]
}
 8006b0c:	bf00      	nop
 8006b0e:	371c      	adds	r7, #28
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr
 8006b18:	40012c00 	.word	0x40012c00
 8006b1c:	40013400 	.word	0x40013400
 8006b20:	40014000 	.word	0x40014000
 8006b24:	40014400 	.word	0x40014400
 8006b28:	40014800 	.word	0x40014800

08006b2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a1b      	ldr	r3, [r3, #32]
 8006b40:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	021b      	lsls	r3, r3, #8
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006b72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	051b      	lsls	r3, r3, #20
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a18      	ldr	r2, [pc, #96]	@ (8006be4 <TIM_OC6_SetConfig+0xb8>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d00f      	beq.n	8006ba8 <TIM_OC6_SetConfig+0x7c>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a17      	ldr	r2, [pc, #92]	@ (8006be8 <TIM_OC6_SetConfig+0xbc>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d00b      	beq.n	8006ba8 <TIM_OC6_SetConfig+0x7c>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a16      	ldr	r2, [pc, #88]	@ (8006bec <TIM_OC6_SetConfig+0xc0>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d007      	beq.n	8006ba8 <TIM_OC6_SetConfig+0x7c>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a15      	ldr	r2, [pc, #84]	@ (8006bf0 <TIM_OC6_SetConfig+0xc4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d003      	beq.n	8006ba8 <TIM_OC6_SetConfig+0x7c>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a14      	ldr	r2, [pc, #80]	@ (8006bf4 <TIM_OC6_SetConfig+0xc8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d109      	bne.n	8006bbc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	029b      	lsls	r3, r3, #10
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	621a      	str	r2, [r3, #32]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	40012c00 	.word	0x40012c00
 8006be8:	40013400 	.word	0x40013400
 8006bec:	40014000 	.word	0x40014000
 8006bf0:	40014400 	.word	0x40014400
 8006bf4:	40014800 	.word	0x40014800

08006bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b087      	sub	sp, #28
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6a1b      	ldr	r3, [r3, #32]
 8006c0e:	f023 0201 	bic.w	r2, r3, #1
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	011b      	lsls	r3, r3, #4
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f023 030a 	bic.w	r3, r3, #10
 8006c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	693a      	ldr	r2, [r7, #16]
 8006c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	621a      	str	r2, [r3, #32]
}
 8006c4a:	bf00      	nop
 8006c4c:	371c      	adds	r7, #28
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b087      	sub	sp, #28
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	60f8      	str	r0, [r7, #12]
 8006c5e:	60b9      	str	r1, [r7, #8]
 8006c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6a1b      	ldr	r3, [r3, #32]
 8006c66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6a1b      	ldr	r3, [r3, #32]
 8006c6c:	f023 0210 	bic.w	r2, r3, #16
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	031b      	lsls	r3, r3, #12
 8006c86:	693a      	ldr	r2, [r7, #16]
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	011b      	lsls	r3, r3, #4
 8006c98:	697a      	ldr	r2, [r7, #20]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	621a      	str	r2, [r3, #32]
}
 8006caa:	bf00      	nop
 8006cac:	371c      	adds	r7, #28
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr

08006cb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b085      	sub	sp, #20
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	f043 0307 	orr.w	r3, r3, #7
 8006cd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68fa      	ldr	r2, [r7, #12]
 8006cde:	609a      	str	r2, [r3, #8]
}
 8006ce0:	bf00      	nop
 8006ce2:	3714      	adds	r7, #20
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b087      	sub	sp, #28
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
 8006cf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	021a      	lsls	r2, r3, #8
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	697a      	ldr	r2, [r7, #20]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	609a      	str	r2, [r3, #8]
}
 8006d20:	bf00      	nop
 8006d22:	371c      	adds	r7, #28
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d101      	bne.n	8006d44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d40:	2302      	movs	r3, #2
 8006d42:	e068      	b.n	8006e16 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2202      	movs	r2, #2
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a2e      	ldr	r2, [pc, #184]	@ (8006e24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d004      	beq.n	8006d78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a2d      	ldr	r2, [pc, #180]	@ (8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d108      	bne.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006d7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68fa      	ldr	r2, [r7, #12]
 8006da2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a1e      	ldr	r2, [pc, #120]	@ (8006e24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d01d      	beq.n	8006dea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006db6:	d018      	beq.n	8006dea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a1b      	ldr	r2, [pc, #108]	@ (8006e2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d013      	beq.n	8006dea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a1a      	ldr	r2, [pc, #104]	@ (8006e30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d00e      	beq.n	8006dea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a18      	ldr	r2, [pc, #96]	@ (8006e34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d009      	beq.n	8006dea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a13      	ldr	r2, [pc, #76]	@ (8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d004      	beq.n	8006dea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a14      	ldr	r2, [pc, #80]	@ (8006e38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d10c      	bne.n	8006e04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006df0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68ba      	ldr	r2, [r7, #8]
 8006e02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3714      	adds	r7, #20
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	40012c00 	.word	0x40012c00
 8006e28:	40013400 	.word	0x40013400
 8006e2c:	40000400 	.word	0x40000400
 8006e30:	40000800 	.word	0x40000800
 8006e34:	40000c00 	.word	0x40000c00
 8006e38:	40014000 	.word	0x40014000

08006e3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e040      	b.n	8006ed0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d106      	bne.n	8006e64 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7fb fa36 	bl	80022d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2224      	movs	r2, #36	@ 0x24
 8006e68:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 0201 	bic.w	r2, r2, #1
 8006e78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d002      	beq.n	8006e88 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 fe90 	bl	8007ba8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 fbd5 	bl	8007638 <UART_SetConfig>
 8006e8e:	4603      	mov	r3, r0
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d101      	bne.n	8006e98 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e01b      	b.n	8006ed0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ea6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689a      	ldr	r2, [r3, #8]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006eb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0201 	orr.w	r2, r2, #1
 8006ec6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 ff0f 	bl	8007cec <UART_CheckIdleState>
 8006ece:	4603      	mov	r3, r0
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3708      	adds	r7, #8
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b08a      	sub	sp, #40	@ 0x28
 8006edc:	af02      	add	r7, sp, #8
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	603b      	str	r3, [r7, #0]
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006eec:	2b20      	cmp	r3, #32
 8006eee:	d177      	bne.n	8006fe0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d002      	beq.n	8006efc <HAL_UART_Transmit+0x24>
 8006ef6:	88fb      	ldrh	r3, [r7, #6]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d101      	bne.n	8006f00 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	e070      	b.n	8006fe2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2221      	movs	r2, #33	@ 0x21
 8006f0c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f0e:	f7fb fb47 	bl	80025a0 <HAL_GetTick>
 8006f12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	88fa      	ldrh	r2, [r7, #6]
 8006f18:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	88fa      	ldrh	r2, [r7, #6]
 8006f20:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f2c:	d108      	bne.n	8006f40 <HAL_UART_Transmit+0x68>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d104      	bne.n	8006f40 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	61bb      	str	r3, [r7, #24]
 8006f3e:	e003      	b.n	8006f48 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f44:	2300      	movs	r3, #0
 8006f46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f48:	e02f      	b.n	8006faa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	9300      	str	r3, [sp, #0]
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	2200      	movs	r2, #0
 8006f52:	2180      	movs	r1, #128	@ 0x80
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f000 ff71 	bl	8007e3c <UART_WaitOnFlagUntilTimeout>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d004      	beq.n	8006f6a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2220      	movs	r2, #32
 8006f64:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e03b      	b.n	8006fe2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10b      	bne.n	8006f88 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	881a      	ldrh	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f7c:	b292      	uxth	r2, r2
 8006f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	3302      	adds	r3, #2
 8006f84:	61bb      	str	r3, [r7, #24]
 8006f86:	e007      	b.n	8006f98 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	781a      	ldrb	r2, [r3, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	3301      	adds	r3, #1
 8006f96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1c9      	bne.n	8006f4a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	2140      	movs	r1, #64	@ 0x40
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	f000 ff3b 	bl	8007e3c <UART_WaitOnFlagUntilTimeout>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d004      	beq.n	8006fd6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2220      	movs	r2, #32
 8006fd0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e005      	b.n	8006fe2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2220      	movs	r2, #32
 8006fda:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	e000      	b.n	8006fe2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006fe0:	2302      	movs	r3, #2
  }
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3720      	adds	r7, #32
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
	...

08006fec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b0ba      	sub	sp, #232	@ 0xe8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	69db      	ldr	r3, [r3, #28]
 8006ffa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007012:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007016:	f640 030f 	movw	r3, #2063	@ 0x80f
 800701a:	4013      	ands	r3, r2
 800701c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007020:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007024:	2b00      	cmp	r3, #0
 8007026:	d115      	bne.n	8007054 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007028:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800702c:	f003 0320 	and.w	r3, r3, #32
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00f      	beq.n	8007054 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007038:	f003 0320 	and.w	r3, r3, #32
 800703c:	2b00      	cmp	r3, #0
 800703e:	d009      	beq.n	8007054 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007044:	2b00      	cmp	r3, #0
 8007046:	f000 82ca 	beq.w	80075de <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	4798      	blx	r3
      }
      return;
 8007052:	e2c4      	b.n	80075de <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007054:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8117 	beq.w	800728c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800705e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b00      	cmp	r3, #0
 8007068:	d106      	bne.n	8007078 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800706a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800706e:	4b85      	ldr	r3, [pc, #532]	@ (8007284 <HAL_UART_IRQHandler+0x298>)
 8007070:	4013      	ands	r3, r2
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 810a 	beq.w	800728c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b00      	cmp	r3, #0
 8007082:	d011      	beq.n	80070a8 <HAL_UART_IRQHandler+0xbc>
 8007084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800708c:	2b00      	cmp	r3, #0
 800708e:	d00b      	beq.n	80070a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	2201      	movs	r2, #1
 8007096:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800709e:	f043 0201 	orr.w	r2, r3, #1
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070ac:	f003 0302 	and.w	r3, r3, #2
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d011      	beq.n	80070d8 <HAL_UART_IRQHandler+0xec>
 80070b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070b8:	f003 0301 	and.w	r3, r3, #1
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00b      	beq.n	80070d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2202      	movs	r2, #2
 80070c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ce:	f043 0204 	orr.w	r2, r3, #4
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070dc:	f003 0304 	and.w	r3, r3, #4
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d011      	beq.n	8007108 <HAL_UART_IRQHandler+0x11c>
 80070e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070e8:	f003 0301 	and.w	r3, r3, #1
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d00b      	beq.n	8007108 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2204      	movs	r2, #4
 80070f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070fe:	f043 0202 	orr.w	r2, r3, #2
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b00      	cmp	r3, #0
 8007112:	d017      	beq.n	8007144 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007118:	f003 0320 	and.w	r3, r3, #32
 800711c:	2b00      	cmp	r3, #0
 800711e:	d105      	bne.n	800712c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007120:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007124:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00b      	beq.n	8007144 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2208      	movs	r2, #8
 8007132:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800713a:	f043 0208 	orr.w	r2, r3, #8
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800714c:	2b00      	cmp	r3, #0
 800714e:	d012      	beq.n	8007176 <HAL_UART_IRQHandler+0x18a>
 8007150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007154:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00c      	beq.n	8007176 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007164:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800716c:	f043 0220 	orr.w	r2, r3, #32
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8230 	beq.w	80075e2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007186:	f003 0320 	and.w	r3, r3, #32
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00d      	beq.n	80071aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800718e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007192:	f003 0320 	and.w	r3, r3, #32
 8007196:	2b00      	cmp	r3, #0
 8007198:	d007      	beq.n	80071aa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d003      	beq.n	80071aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071be:	2b40      	cmp	r3, #64	@ 0x40
 80071c0:	d005      	beq.n	80071ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d04f      	beq.n	800726e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fea1 	bl	8007f16 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071de:	2b40      	cmp	r3, #64	@ 0x40
 80071e0:	d141      	bne.n	8007266 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3308      	adds	r3, #8
 80071e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007200:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	3308      	adds	r3, #8
 800720a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800720e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007212:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007216:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800721a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800721e:	e841 2300 	strex	r3, r2, [r1]
 8007222:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1d9      	bne.n	80071e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007232:	2b00      	cmp	r3, #0
 8007234:	d013      	beq.n	800725e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800723a:	4a13      	ldr	r2, [pc, #76]	@ (8007288 <HAL_UART_IRQHandler+0x29c>)
 800723c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007242:	4618      	mov	r0, r3
 8007244:	f7fc facf 	bl	80037e6 <HAL_DMA_Abort_IT>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d017      	beq.n	800727e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007258:	4610      	mov	r0, r2
 800725a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725c:	e00f      	b.n	800727e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f9d4 	bl	800760c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007264:	e00b      	b.n	800727e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f9d0 	bl	800760c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800726c:	e007      	b.n	800727e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f9cc 	bl	800760c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800727c:	e1b1      	b.n	80075e2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800727e:	bf00      	nop
    return;
 8007280:	e1af      	b.n	80075e2 <HAL_UART_IRQHandler+0x5f6>
 8007282:	bf00      	nop
 8007284:	04000120 	.word	0x04000120
 8007288:	08007fdf 	.word	0x08007fdf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007290:	2b01      	cmp	r3, #1
 8007292:	f040 816a 	bne.w	800756a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800729a:	f003 0310 	and.w	r3, r3, #16
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f000 8163 	beq.w	800756a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80072a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072a8:	f003 0310 	and.w	r3, r3, #16
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 815c 	beq.w	800756a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2210      	movs	r2, #16
 80072b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c4:	2b40      	cmp	r3, #64	@ 0x40
 80072c6:	f040 80d4 	bne.w	8007472 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 80ad 	beq.w	800743a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80072e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072ea:	429a      	cmp	r2, r3
 80072ec:	f080 80a5 	bcs.w	800743a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b00      	cmp	r3, #0
 8007308:	f040 8086 	bne.w	8007418 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007314:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007318:	e853 3f00 	ldrex	r3, [r3]
 800731c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007320:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007328:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	461a      	mov	r2, r3
 8007332:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007336:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800733a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007342:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007346:	e841 2300 	strex	r3, r2, [r1]
 800734a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800734e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1da      	bne.n	800730c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	3308      	adds	r3, #8
 800735c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007360:	e853 3f00 	ldrex	r3, [r3]
 8007364:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007368:	f023 0301 	bic.w	r3, r3, #1
 800736c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3308      	adds	r3, #8
 8007376:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800737a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800737e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007380:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007382:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007386:	e841 2300 	strex	r3, r2, [r1]
 800738a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800738c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1e1      	bne.n	8007356 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	3308      	adds	r3, #8
 8007398:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80073a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	3308      	adds	r3, #8
 80073b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80073b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80073b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80073bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80073be:	e841 2300 	strex	r3, r2, [r1]
 80073c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80073c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1e3      	bne.n	8007392 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2220      	movs	r2, #32
 80073ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073e0:	e853 3f00 	ldrex	r3, [r3]
 80073e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073e8:	f023 0310 	bic.w	r3, r3, #16
 80073ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	461a      	mov	r2, r3
 80073f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007400:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1e4      	bne.n	80073d8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007412:	4618      	mov	r0, r3
 8007414:	f7fc f9a9 	bl	800376a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2202      	movs	r2, #2
 800741c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800742a:	b29b      	uxth	r3, r3
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	b29b      	uxth	r3, r3
 8007430:	4619      	mov	r1, r3
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f000 f8f4 	bl	8007620 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007438:	e0d5      	b.n	80075e6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007440:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007444:	429a      	cmp	r2, r3
 8007446:	f040 80ce 	bne.w	80075e6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0320 	and.w	r3, r3, #32
 8007456:	2b20      	cmp	r3, #32
 8007458:	f040 80c5 	bne.w	80075e6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2202      	movs	r2, #2
 8007460:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007468:	4619      	mov	r1, r3
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f8d8 	bl	8007620 <HAL_UARTEx_RxEventCallback>
      return;
 8007470:	e0b9      	b.n	80075e6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800747e:	b29b      	uxth	r3, r3
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800748c:	b29b      	uxth	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 80ab 	beq.w	80075ea <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007494:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007498:	2b00      	cmp	r3, #0
 800749a:	f000 80a6 	beq.w	80075ea <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a6:	e853 3f00 	ldrex	r3, [r3]
 80074aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80074c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80074c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074c8:	e841 2300 	strex	r3, r2, [r1]
 80074cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1e4      	bne.n	800749e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3308      	adds	r3, #8
 80074da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074de:	e853 3f00 	ldrex	r3, [r3]
 80074e2:	623b      	str	r3, [r7, #32]
   return(result);
 80074e4:	6a3b      	ldr	r3, [r7, #32]
 80074e6:	f023 0301 	bic.w	r3, r3, #1
 80074ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3308      	adds	r3, #8
 80074f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80074f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80074fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007500:	e841 2300 	strex	r3, r2, [r1]
 8007504:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007508:	2b00      	cmp	r3, #0
 800750a:	d1e3      	bne.n	80074d4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2220      	movs	r2, #32
 8007510:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	e853 3f00 	ldrex	r3, [r3]
 800752c:	60fb      	str	r3, [r7, #12]
   return(result);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f023 0310 	bic.w	r3, r3, #16
 8007534:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	461a      	mov	r2, r3
 800753e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007542:	61fb      	str	r3, [r7, #28]
 8007544:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007546:	69b9      	ldr	r1, [r7, #24]
 8007548:	69fa      	ldr	r2, [r7, #28]
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	617b      	str	r3, [r7, #20]
   return(result);
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e4      	bne.n	8007520 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2202      	movs	r2, #2
 800755a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800755c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 f85c 	bl	8007620 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007568:	e03f      	b.n	80075ea <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800756a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d00e      	beq.n	8007594 <HAL_UART_IRQHandler+0x5a8>
 8007576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800757a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d008      	beq.n	8007594 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800758a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 fd66 	bl	800805e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007592:	e02d      	b.n	80075f0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007598:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00e      	beq.n	80075be <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80075a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d008      	beq.n	80075be <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01c      	beq.n	80075ee <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	4798      	blx	r3
    }
    return;
 80075bc:	e017      	b.n	80075ee <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80075be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d012      	beq.n	80075f0 <HAL_UART_IRQHandler+0x604>
 80075ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00c      	beq.n	80075f0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f000 fd17 	bl	800800a <UART_EndTransmit_IT>
    return;
 80075dc:	e008      	b.n	80075f0 <HAL_UART_IRQHandler+0x604>
      return;
 80075de:	bf00      	nop
 80075e0:	e006      	b.n	80075f0 <HAL_UART_IRQHandler+0x604>
    return;
 80075e2:	bf00      	nop
 80075e4:	e004      	b.n	80075f0 <HAL_UART_IRQHandler+0x604>
      return;
 80075e6:	bf00      	nop
 80075e8:	e002      	b.n	80075f0 <HAL_UART_IRQHandler+0x604>
      return;
 80075ea:	bf00      	nop
 80075ec:	e000      	b.n	80075f0 <HAL_UART_IRQHandler+0x604>
    return;
 80075ee:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80075f0:	37e8      	adds	r7, #232	@ 0xe8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop

080075f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007620:	b480      	push	{r7}
 8007622:	b083      	sub	sp, #12
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	460b      	mov	r3, r1
 800762a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800763c:	b08a      	sub	sp, #40	@ 0x28
 800763e:	af00      	add	r7, sp, #0
 8007640:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007642:	2300      	movs	r3, #0
 8007644:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	689a      	ldr	r2, [r3, #8]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	431a      	orrs	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	431a      	orrs	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	69db      	ldr	r3, [r3, #28]
 800765c:	4313      	orrs	r3, r2
 800765e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	4ba4      	ldr	r3, [pc, #656]	@ (80078f8 <UART_SetConfig+0x2c0>)
 8007668:	4013      	ands	r3, r2
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	6812      	ldr	r2, [r2, #0]
 800766e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007670:	430b      	orrs	r3, r1
 8007672:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	430a      	orrs	r2, r1
 8007688:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	699b      	ldr	r3, [r3, #24]
 800768e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a99      	ldr	r2, [pc, #612]	@ (80078fc <UART_SetConfig+0x2c4>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d004      	beq.n	80076a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076a0:	4313      	orrs	r3, r2
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076b4:	430a      	orrs	r2, r1
 80076b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a90      	ldr	r2, [pc, #576]	@ (8007900 <UART_SetConfig+0x2c8>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d126      	bne.n	8007710 <UART_SetConfig+0xd8>
 80076c2:	4b90      	ldr	r3, [pc, #576]	@ (8007904 <UART_SetConfig+0x2cc>)
 80076c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076c8:	f003 0303 	and.w	r3, r3, #3
 80076cc:	2b03      	cmp	r3, #3
 80076ce:	d81b      	bhi.n	8007708 <UART_SetConfig+0xd0>
 80076d0:	a201      	add	r2, pc, #4	@ (adr r2, 80076d8 <UART_SetConfig+0xa0>)
 80076d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d6:	bf00      	nop
 80076d8:	080076e9 	.word	0x080076e9
 80076dc:	080076f9 	.word	0x080076f9
 80076e0:	080076f1 	.word	0x080076f1
 80076e4:	08007701 	.word	0x08007701
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076ee:	e116      	b.n	800791e <UART_SetConfig+0x2e6>
 80076f0:	2302      	movs	r3, #2
 80076f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076f6:	e112      	b.n	800791e <UART_SetConfig+0x2e6>
 80076f8:	2304      	movs	r3, #4
 80076fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80076fe:	e10e      	b.n	800791e <UART_SetConfig+0x2e6>
 8007700:	2308      	movs	r3, #8
 8007702:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007706:	e10a      	b.n	800791e <UART_SetConfig+0x2e6>
 8007708:	2310      	movs	r3, #16
 800770a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800770e:	e106      	b.n	800791e <UART_SetConfig+0x2e6>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a7c      	ldr	r2, [pc, #496]	@ (8007908 <UART_SetConfig+0x2d0>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d138      	bne.n	800778c <UART_SetConfig+0x154>
 800771a:	4b7a      	ldr	r3, [pc, #488]	@ (8007904 <UART_SetConfig+0x2cc>)
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007720:	f003 030c 	and.w	r3, r3, #12
 8007724:	2b0c      	cmp	r3, #12
 8007726:	d82d      	bhi.n	8007784 <UART_SetConfig+0x14c>
 8007728:	a201      	add	r2, pc, #4	@ (adr r2, 8007730 <UART_SetConfig+0xf8>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007765 	.word	0x08007765
 8007734:	08007785 	.word	0x08007785
 8007738:	08007785 	.word	0x08007785
 800773c:	08007785 	.word	0x08007785
 8007740:	08007775 	.word	0x08007775
 8007744:	08007785 	.word	0x08007785
 8007748:	08007785 	.word	0x08007785
 800774c:	08007785 	.word	0x08007785
 8007750:	0800776d 	.word	0x0800776d
 8007754:	08007785 	.word	0x08007785
 8007758:	08007785 	.word	0x08007785
 800775c:	08007785 	.word	0x08007785
 8007760:	0800777d 	.word	0x0800777d
 8007764:	2300      	movs	r3, #0
 8007766:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800776a:	e0d8      	b.n	800791e <UART_SetConfig+0x2e6>
 800776c:	2302      	movs	r3, #2
 800776e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007772:	e0d4      	b.n	800791e <UART_SetConfig+0x2e6>
 8007774:	2304      	movs	r3, #4
 8007776:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800777a:	e0d0      	b.n	800791e <UART_SetConfig+0x2e6>
 800777c:	2308      	movs	r3, #8
 800777e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007782:	e0cc      	b.n	800791e <UART_SetConfig+0x2e6>
 8007784:	2310      	movs	r3, #16
 8007786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800778a:	e0c8      	b.n	800791e <UART_SetConfig+0x2e6>
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a5e      	ldr	r2, [pc, #376]	@ (800790c <UART_SetConfig+0x2d4>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d125      	bne.n	80077e2 <UART_SetConfig+0x1aa>
 8007796:	4b5b      	ldr	r3, [pc, #364]	@ (8007904 <UART_SetConfig+0x2cc>)
 8007798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800779c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077a0:	2b30      	cmp	r3, #48	@ 0x30
 80077a2:	d016      	beq.n	80077d2 <UART_SetConfig+0x19a>
 80077a4:	2b30      	cmp	r3, #48	@ 0x30
 80077a6:	d818      	bhi.n	80077da <UART_SetConfig+0x1a2>
 80077a8:	2b20      	cmp	r3, #32
 80077aa:	d00a      	beq.n	80077c2 <UART_SetConfig+0x18a>
 80077ac:	2b20      	cmp	r3, #32
 80077ae:	d814      	bhi.n	80077da <UART_SetConfig+0x1a2>
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d002      	beq.n	80077ba <UART_SetConfig+0x182>
 80077b4:	2b10      	cmp	r3, #16
 80077b6:	d008      	beq.n	80077ca <UART_SetConfig+0x192>
 80077b8:	e00f      	b.n	80077da <UART_SetConfig+0x1a2>
 80077ba:	2300      	movs	r3, #0
 80077bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c0:	e0ad      	b.n	800791e <UART_SetConfig+0x2e6>
 80077c2:	2302      	movs	r3, #2
 80077c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c8:	e0a9      	b.n	800791e <UART_SetConfig+0x2e6>
 80077ca:	2304      	movs	r3, #4
 80077cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d0:	e0a5      	b.n	800791e <UART_SetConfig+0x2e6>
 80077d2:	2308      	movs	r3, #8
 80077d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077d8:	e0a1      	b.n	800791e <UART_SetConfig+0x2e6>
 80077da:	2310      	movs	r3, #16
 80077dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077e0:	e09d      	b.n	800791e <UART_SetConfig+0x2e6>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a4a      	ldr	r2, [pc, #296]	@ (8007910 <UART_SetConfig+0x2d8>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d125      	bne.n	8007838 <UART_SetConfig+0x200>
 80077ec:	4b45      	ldr	r3, [pc, #276]	@ (8007904 <UART_SetConfig+0x2cc>)
 80077ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80077f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80077f8:	d016      	beq.n	8007828 <UART_SetConfig+0x1f0>
 80077fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80077fc:	d818      	bhi.n	8007830 <UART_SetConfig+0x1f8>
 80077fe:	2b80      	cmp	r3, #128	@ 0x80
 8007800:	d00a      	beq.n	8007818 <UART_SetConfig+0x1e0>
 8007802:	2b80      	cmp	r3, #128	@ 0x80
 8007804:	d814      	bhi.n	8007830 <UART_SetConfig+0x1f8>
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <UART_SetConfig+0x1d8>
 800780a:	2b40      	cmp	r3, #64	@ 0x40
 800780c:	d008      	beq.n	8007820 <UART_SetConfig+0x1e8>
 800780e:	e00f      	b.n	8007830 <UART_SetConfig+0x1f8>
 8007810:	2300      	movs	r3, #0
 8007812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007816:	e082      	b.n	800791e <UART_SetConfig+0x2e6>
 8007818:	2302      	movs	r3, #2
 800781a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800781e:	e07e      	b.n	800791e <UART_SetConfig+0x2e6>
 8007820:	2304      	movs	r3, #4
 8007822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007826:	e07a      	b.n	800791e <UART_SetConfig+0x2e6>
 8007828:	2308      	movs	r3, #8
 800782a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800782e:	e076      	b.n	800791e <UART_SetConfig+0x2e6>
 8007830:	2310      	movs	r3, #16
 8007832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007836:	e072      	b.n	800791e <UART_SetConfig+0x2e6>
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a35      	ldr	r2, [pc, #212]	@ (8007914 <UART_SetConfig+0x2dc>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d12a      	bne.n	8007898 <UART_SetConfig+0x260>
 8007842:	4b30      	ldr	r3, [pc, #192]	@ (8007904 <UART_SetConfig+0x2cc>)
 8007844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007848:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800784c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007850:	d01a      	beq.n	8007888 <UART_SetConfig+0x250>
 8007852:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007856:	d81b      	bhi.n	8007890 <UART_SetConfig+0x258>
 8007858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785c:	d00c      	beq.n	8007878 <UART_SetConfig+0x240>
 800785e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007862:	d815      	bhi.n	8007890 <UART_SetConfig+0x258>
 8007864:	2b00      	cmp	r3, #0
 8007866:	d003      	beq.n	8007870 <UART_SetConfig+0x238>
 8007868:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800786c:	d008      	beq.n	8007880 <UART_SetConfig+0x248>
 800786e:	e00f      	b.n	8007890 <UART_SetConfig+0x258>
 8007870:	2300      	movs	r3, #0
 8007872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007876:	e052      	b.n	800791e <UART_SetConfig+0x2e6>
 8007878:	2302      	movs	r3, #2
 800787a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800787e:	e04e      	b.n	800791e <UART_SetConfig+0x2e6>
 8007880:	2304      	movs	r3, #4
 8007882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007886:	e04a      	b.n	800791e <UART_SetConfig+0x2e6>
 8007888:	2308      	movs	r3, #8
 800788a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800788e:	e046      	b.n	800791e <UART_SetConfig+0x2e6>
 8007890:	2310      	movs	r3, #16
 8007892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007896:	e042      	b.n	800791e <UART_SetConfig+0x2e6>
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a17      	ldr	r2, [pc, #92]	@ (80078fc <UART_SetConfig+0x2c4>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d13a      	bne.n	8007918 <UART_SetConfig+0x2e0>
 80078a2:	4b18      	ldr	r3, [pc, #96]	@ (8007904 <UART_SetConfig+0x2cc>)
 80078a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078b0:	d01a      	beq.n	80078e8 <UART_SetConfig+0x2b0>
 80078b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078b6:	d81b      	bhi.n	80078f0 <UART_SetConfig+0x2b8>
 80078b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078bc:	d00c      	beq.n	80078d8 <UART_SetConfig+0x2a0>
 80078be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078c2:	d815      	bhi.n	80078f0 <UART_SetConfig+0x2b8>
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d003      	beq.n	80078d0 <UART_SetConfig+0x298>
 80078c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078cc:	d008      	beq.n	80078e0 <UART_SetConfig+0x2a8>
 80078ce:	e00f      	b.n	80078f0 <UART_SetConfig+0x2b8>
 80078d0:	2300      	movs	r3, #0
 80078d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078d6:	e022      	b.n	800791e <UART_SetConfig+0x2e6>
 80078d8:	2302      	movs	r3, #2
 80078da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078de:	e01e      	b.n	800791e <UART_SetConfig+0x2e6>
 80078e0:	2304      	movs	r3, #4
 80078e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078e6:	e01a      	b.n	800791e <UART_SetConfig+0x2e6>
 80078e8:	2308      	movs	r3, #8
 80078ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ee:	e016      	b.n	800791e <UART_SetConfig+0x2e6>
 80078f0:	2310      	movs	r3, #16
 80078f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f6:	e012      	b.n	800791e <UART_SetConfig+0x2e6>
 80078f8:	efff69f3 	.word	0xefff69f3
 80078fc:	40008000 	.word	0x40008000
 8007900:	40013800 	.word	0x40013800
 8007904:	40021000 	.word	0x40021000
 8007908:	40004400 	.word	0x40004400
 800790c:	40004800 	.word	0x40004800
 8007910:	40004c00 	.word	0x40004c00
 8007914:	40005000 	.word	0x40005000
 8007918:	2310      	movs	r3, #16
 800791a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a9f      	ldr	r2, [pc, #636]	@ (8007ba0 <UART_SetConfig+0x568>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d17a      	bne.n	8007a1e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007928:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800792c:	2b08      	cmp	r3, #8
 800792e:	d824      	bhi.n	800797a <UART_SetConfig+0x342>
 8007930:	a201      	add	r2, pc, #4	@ (adr r2, 8007938 <UART_SetConfig+0x300>)
 8007932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007936:	bf00      	nop
 8007938:	0800795d 	.word	0x0800795d
 800793c:	0800797b 	.word	0x0800797b
 8007940:	08007965 	.word	0x08007965
 8007944:	0800797b 	.word	0x0800797b
 8007948:	0800796b 	.word	0x0800796b
 800794c:	0800797b 	.word	0x0800797b
 8007950:	0800797b 	.word	0x0800797b
 8007954:	0800797b 	.word	0x0800797b
 8007958:	08007973 	.word	0x08007973
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800795c:	f7fd fdf2 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
 8007960:	61f8      	str	r0, [r7, #28]
        break;
 8007962:	e010      	b.n	8007986 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007964:	4b8f      	ldr	r3, [pc, #572]	@ (8007ba4 <UART_SetConfig+0x56c>)
 8007966:	61fb      	str	r3, [r7, #28]
        break;
 8007968:	e00d      	b.n	8007986 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800796a:	f7fd fd53 	bl	8005414 <HAL_RCC_GetSysClockFreq>
 800796e:	61f8      	str	r0, [r7, #28]
        break;
 8007970:	e009      	b.n	8007986 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007976:	61fb      	str	r3, [r7, #28]
        break;
 8007978:	e005      	b.n	8007986 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800797a:	2300      	movs	r3, #0
 800797c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007984:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 80fb 	beq.w	8007b84 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	685a      	ldr	r2, [r3, #4]
 8007992:	4613      	mov	r3, r2
 8007994:	005b      	lsls	r3, r3, #1
 8007996:	4413      	add	r3, r2
 8007998:	69fa      	ldr	r2, [r7, #28]
 800799a:	429a      	cmp	r2, r3
 800799c:	d305      	bcc.n	80079aa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079a4:	69fa      	ldr	r2, [r7, #28]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d903      	bls.n	80079b2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079b0:	e0e8      	b.n	8007b84 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	2200      	movs	r2, #0
 80079b6:	461c      	mov	r4, r3
 80079b8:	4615      	mov	r5, r2
 80079ba:	f04f 0200 	mov.w	r2, #0
 80079be:	f04f 0300 	mov.w	r3, #0
 80079c2:	022b      	lsls	r3, r5, #8
 80079c4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80079c8:	0222      	lsls	r2, r4, #8
 80079ca:	68f9      	ldr	r1, [r7, #12]
 80079cc:	6849      	ldr	r1, [r1, #4]
 80079ce:	0849      	lsrs	r1, r1, #1
 80079d0:	2000      	movs	r0, #0
 80079d2:	4688      	mov	r8, r1
 80079d4:	4681      	mov	r9, r0
 80079d6:	eb12 0a08 	adds.w	sl, r2, r8
 80079da:	eb43 0b09 	adc.w	fp, r3, r9
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	603b      	str	r3, [r7, #0]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079ec:	4650      	mov	r0, sl
 80079ee:	4659      	mov	r1, fp
 80079f0:	f7f8 fc3e 	bl	8000270 <__aeabi_uldivmod>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	4613      	mov	r3, r2
 80079fa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a02:	d308      	bcc.n	8007a16 <UART_SetConfig+0x3de>
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a0a:	d204      	bcs.n	8007a16 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	69ba      	ldr	r2, [r7, #24]
 8007a12:	60da      	str	r2, [r3, #12]
 8007a14:	e0b6      	b.n	8007b84 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a1c:	e0b2      	b.n	8007b84 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a26:	d15e      	bne.n	8007ae6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007a28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d828      	bhi.n	8007a82 <UART_SetConfig+0x44a>
 8007a30:	a201      	add	r2, pc, #4	@ (adr r2, 8007a38 <UART_SetConfig+0x400>)
 8007a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a36:	bf00      	nop
 8007a38:	08007a5d 	.word	0x08007a5d
 8007a3c:	08007a65 	.word	0x08007a65
 8007a40:	08007a6d 	.word	0x08007a6d
 8007a44:	08007a83 	.word	0x08007a83
 8007a48:	08007a73 	.word	0x08007a73
 8007a4c:	08007a83 	.word	0x08007a83
 8007a50:	08007a83 	.word	0x08007a83
 8007a54:	08007a83 	.word	0x08007a83
 8007a58:	08007a7b 	.word	0x08007a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a5c:	f7fd fd72 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
 8007a60:	61f8      	str	r0, [r7, #28]
        break;
 8007a62:	e014      	b.n	8007a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a64:	f7fd fd84 	bl	8005570 <HAL_RCC_GetPCLK2Freq>
 8007a68:	61f8      	str	r0, [r7, #28]
        break;
 8007a6a:	e010      	b.n	8007a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a6c:	4b4d      	ldr	r3, [pc, #308]	@ (8007ba4 <UART_SetConfig+0x56c>)
 8007a6e:	61fb      	str	r3, [r7, #28]
        break;
 8007a70:	e00d      	b.n	8007a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a72:	f7fd fccf 	bl	8005414 <HAL_RCC_GetSysClockFreq>
 8007a76:	61f8      	str	r0, [r7, #28]
        break;
 8007a78:	e009      	b.n	8007a8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a7e:	61fb      	str	r3, [r7, #28]
        break;
 8007a80:	e005      	b.n	8007a8e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007a8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d077      	beq.n	8007b84 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	005a      	lsls	r2, r3, #1
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	085b      	lsrs	r3, r3, #1
 8007a9e:	441a      	add	r2, r3
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aa8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	2b0f      	cmp	r3, #15
 8007aae:	d916      	bls.n	8007ade <UART_SetConfig+0x4a6>
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ab6:	d212      	bcs.n	8007ade <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	f023 030f 	bic.w	r3, r3, #15
 8007ac0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	085b      	lsrs	r3, r3, #1
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	8afb      	ldrh	r3, [r7, #22]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	8afa      	ldrh	r2, [r7, #22]
 8007ada:	60da      	str	r2, [r3, #12]
 8007adc:	e052      	b.n	8007b84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007ae4:	e04e      	b.n	8007b84 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ae6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007aea:	2b08      	cmp	r3, #8
 8007aec:	d827      	bhi.n	8007b3e <UART_SetConfig+0x506>
 8007aee:	a201      	add	r2, pc, #4	@ (adr r2, 8007af4 <UART_SetConfig+0x4bc>)
 8007af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af4:	08007b19 	.word	0x08007b19
 8007af8:	08007b21 	.word	0x08007b21
 8007afc:	08007b29 	.word	0x08007b29
 8007b00:	08007b3f 	.word	0x08007b3f
 8007b04:	08007b2f 	.word	0x08007b2f
 8007b08:	08007b3f 	.word	0x08007b3f
 8007b0c:	08007b3f 	.word	0x08007b3f
 8007b10:	08007b3f 	.word	0x08007b3f
 8007b14:	08007b37 	.word	0x08007b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b18:	f7fd fd14 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
 8007b1c:	61f8      	str	r0, [r7, #28]
        break;
 8007b1e:	e014      	b.n	8007b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b20:	f7fd fd26 	bl	8005570 <HAL_RCC_GetPCLK2Freq>
 8007b24:	61f8      	str	r0, [r7, #28]
        break;
 8007b26:	e010      	b.n	8007b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b28:	4b1e      	ldr	r3, [pc, #120]	@ (8007ba4 <UART_SetConfig+0x56c>)
 8007b2a:	61fb      	str	r3, [r7, #28]
        break;
 8007b2c:	e00d      	b.n	8007b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b2e:	f7fd fc71 	bl	8005414 <HAL_RCC_GetSysClockFreq>
 8007b32:	61f8      	str	r0, [r7, #28]
        break;
 8007b34:	e009      	b.n	8007b4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b3a:	61fb      	str	r3, [r7, #28]
        break;
 8007b3c:	e005      	b.n	8007b4a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b48:	bf00      	nop
    }

    if (pclk != 0U)
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d019      	beq.n	8007b84 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	085a      	lsrs	r2, r3, #1
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	441a      	add	r2, r3
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	2b0f      	cmp	r3, #15
 8007b68:	d909      	bls.n	8007b7e <UART_SetConfig+0x546>
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b70:	d205      	bcs.n	8007b7e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	b29a      	uxth	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	60da      	str	r2, [r3, #12]
 8007b7c:	e002      	b.n	8007b84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007b90:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3728      	adds	r7, #40	@ 0x28
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b9e:	bf00      	nop
 8007ba0:	40008000 	.word	0x40008000
 8007ba4:	00f42400 	.word	0x00f42400

08007ba8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb4:	f003 0308 	and.w	r3, r3, #8
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00a      	beq.n	8007bd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	430a      	orrs	r2, r1
 8007bd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd6:	f003 0301 	and.w	r3, r3, #1
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00a      	beq.n	8007bf4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	430a      	orrs	r2, r1
 8007bf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf8:	f003 0302 	and.w	r3, r3, #2
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00a      	beq.n	8007c16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	430a      	orrs	r2, r1
 8007c14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c1a:	f003 0304 	and.w	r3, r3, #4
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00a      	beq.n	8007c38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	430a      	orrs	r2, r1
 8007c36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c3c:	f003 0310 	and.w	r3, r3, #16
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00a      	beq.n	8007c5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	430a      	orrs	r2, r1
 8007c58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	f003 0320 	and.w	r3, r3, #32
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00a      	beq.n	8007c7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	430a      	orrs	r2, r1
 8007c7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d01a      	beq.n	8007cbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	430a      	orrs	r2, r1
 8007c9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ca2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ca6:	d10a      	bne.n	8007cbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	430a      	orrs	r2, r1
 8007cbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00a      	beq.n	8007ce0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	430a      	orrs	r2, r1
 8007cde:	605a      	str	r2, [r3, #4]
  }
}
 8007ce0:	bf00      	nop
 8007ce2:	370c      	adds	r7, #12
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b098      	sub	sp, #96	@ 0x60
 8007cf0:	af02      	add	r7, sp, #8
 8007cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007cfc:	f7fa fc50 	bl	80025a0 <HAL_GetTick>
 8007d00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f003 0308 	and.w	r3, r3, #8
 8007d0c:	2b08      	cmp	r3, #8
 8007d0e:	d12e      	bne.n	8007d6e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 f88c 	bl	8007e3c <UART_WaitOnFlagUntilTimeout>
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d021      	beq.n	8007d6e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d32:	e853 3f00 	ldrex	r3, [r3]
 8007d36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	461a      	mov	r2, r3
 8007d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d50:	e841 2300 	strex	r3, r2, [r1]
 8007d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1e6      	bne.n	8007d2a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2220      	movs	r2, #32
 8007d60:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e062      	b.n	8007e34 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f003 0304 	and.w	r3, r3, #4
 8007d78:	2b04      	cmp	r3, #4
 8007d7a:	d149      	bne.n	8007e10 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d84:	2200      	movs	r2, #0
 8007d86:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 f856 	bl	8007e3c <UART_WaitOnFlagUntilTimeout>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d03c      	beq.n	8007e10 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9e:	e853 3f00 	ldrex	r3, [r3]
 8007da2:	623b      	str	r3, [r7, #32]
   return(result);
 8007da4:	6a3b      	ldr	r3, [r7, #32]
 8007da6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	461a      	mov	r2, r3
 8007db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007db4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007db6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dbc:	e841 2300 	strex	r3, r2, [r1]
 8007dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1e6      	bne.n	8007d96 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	3308      	adds	r3, #8
 8007dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	e853 3f00 	ldrex	r3, [r3]
 8007dd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 0301 	bic.w	r3, r3, #1
 8007dde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	3308      	adds	r3, #8
 8007de6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007de8:	61fa      	str	r2, [r7, #28]
 8007dea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dec:	69b9      	ldr	r1, [r7, #24]
 8007dee:	69fa      	ldr	r2, [r7, #28]
 8007df0:	e841 2300 	strex	r3, r2, [r1]
 8007df4:	617b      	str	r3, [r7, #20]
   return(result);
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d1e5      	bne.n	8007dc8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2220      	movs	r2, #32
 8007e00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e011      	b.n	8007e34 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2220      	movs	r2, #32
 8007e14:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2220      	movs	r2, #32
 8007e1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3758      	adds	r7, #88	@ 0x58
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	60f8      	str	r0, [r7, #12]
 8007e44:	60b9      	str	r1, [r7, #8]
 8007e46:	603b      	str	r3, [r7, #0]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e4c:	e04f      	b.n	8007eee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e54:	d04b      	beq.n	8007eee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e56:	f7fa fba3 	bl	80025a0 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	69ba      	ldr	r2, [r7, #24]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d302      	bcc.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x30>
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d101      	bne.n	8007e70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e6c:	2303      	movs	r3, #3
 8007e6e:	e04e      	b.n	8007f0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 0304 	and.w	r3, r3, #4
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d037      	beq.n	8007eee <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	2b80      	cmp	r3, #128	@ 0x80
 8007e82:	d034      	beq.n	8007eee <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	2b40      	cmp	r3, #64	@ 0x40
 8007e88:	d031      	beq.n	8007eee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	69db      	ldr	r3, [r3, #28]
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b08      	cmp	r3, #8
 8007e96:	d110      	bne.n	8007eba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	2208      	movs	r2, #8
 8007e9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f000 f838 	bl	8007f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2208      	movs	r2, #8
 8007eaa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e029      	b.n	8007f0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	69db      	ldr	r3, [r3, #28]
 8007ec0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ec4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ec8:	d111      	bne.n	8007eee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ed2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f000 f81e 	bl	8007f16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2220      	movs	r2, #32
 8007ede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e00f      	b.n	8007f0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	69da      	ldr	r2, [r3, #28]
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	68ba      	ldr	r2, [r7, #8]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	bf0c      	ite	eq
 8007efe:	2301      	moveq	r3, #1
 8007f00:	2300      	movne	r3, #0
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	461a      	mov	r2, r3
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d0a0      	beq.n	8007e4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b095      	sub	sp, #84	@ 0x54
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f26:	e853 3f00 	ldrex	r3, [r3]
 8007f2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	461a      	mov	r2, r3
 8007f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f3e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f44:	e841 2300 	strex	r3, r2, [r1]
 8007f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d1e6      	bne.n	8007f1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	3308      	adds	r3, #8
 8007f56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f58:	6a3b      	ldr	r3, [r7, #32]
 8007f5a:	e853 3f00 	ldrex	r3, [r3]
 8007f5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	f023 0301 	bic.w	r3, r3, #1
 8007f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	3308      	adds	r3, #8
 8007f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f78:	e841 2300 	strex	r3, r2, [r1]
 8007f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1e5      	bne.n	8007f50 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d118      	bne.n	8007fbe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	e853 3f00 	ldrex	r3, [r3]
 8007f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	f023 0310 	bic.w	r3, r3, #16
 8007fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007faa:	61bb      	str	r3, [r7, #24]
 8007fac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fae:	6979      	ldr	r1, [r7, #20]
 8007fb0:	69ba      	ldr	r2, [r7, #24]
 8007fb2:	e841 2300 	strex	r3, r2, [r1]
 8007fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1e6      	bne.n	8007f8c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007fd2:	bf00      	nop
 8007fd4:	3754      	adds	r7, #84	@ 0x54
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b084      	sub	sp, #16
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f7ff fb05 	bl	800760c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008002:	bf00      	nop
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800800a:	b580      	push	{r7, lr}
 800800c:	b088      	sub	sp, #32
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	e853 3f00 	ldrex	r3, [r3]
 800801e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008026:	61fb      	str	r3, [r7, #28]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	461a      	mov	r2, r3
 800802e:	69fb      	ldr	r3, [r7, #28]
 8008030:	61bb      	str	r3, [r7, #24]
 8008032:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008034:	6979      	ldr	r1, [r7, #20]
 8008036:	69ba      	ldr	r2, [r7, #24]
 8008038:	e841 2300 	strex	r3, r2, [r1]
 800803c:	613b      	str	r3, [r7, #16]
   return(result);
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1e6      	bne.n	8008012 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2220      	movs	r2, #32
 8008048:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f7ff fad1 	bl	80075f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008056:	bf00      	nop
 8008058:	3720      	adds	r7, #32
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800805e:	b480      	push	{r7}
 8008060:	b083      	sub	sp, #12
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008066:	bf00      	nop
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr
	...

08008074 <std>:
 8008074:	2300      	movs	r3, #0
 8008076:	b510      	push	{r4, lr}
 8008078:	4604      	mov	r4, r0
 800807a:	e9c0 3300 	strd	r3, r3, [r0]
 800807e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008082:	6083      	str	r3, [r0, #8]
 8008084:	8181      	strh	r1, [r0, #12]
 8008086:	6643      	str	r3, [r0, #100]	@ 0x64
 8008088:	81c2      	strh	r2, [r0, #14]
 800808a:	6183      	str	r3, [r0, #24]
 800808c:	4619      	mov	r1, r3
 800808e:	2208      	movs	r2, #8
 8008090:	305c      	adds	r0, #92	@ 0x5c
 8008092:	f000 fa23 	bl	80084dc <memset>
 8008096:	4b0d      	ldr	r3, [pc, #52]	@ (80080cc <std+0x58>)
 8008098:	6263      	str	r3, [r4, #36]	@ 0x24
 800809a:	4b0d      	ldr	r3, [pc, #52]	@ (80080d0 <std+0x5c>)
 800809c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800809e:	4b0d      	ldr	r3, [pc, #52]	@ (80080d4 <std+0x60>)
 80080a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80080a2:	4b0d      	ldr	r3, [pc, #52]	@ (80080d8 <std+0x64>)
 80080a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80080a6:	4b0d      	ldr	r3, [pc, #52]	@ (80080dc <std+0x68>)
 80080a8:	6224      	str	r4, [r4, #32]
 80080aa:	429c      	cmp	r4, r3
 80080ac:	d006      	beq.n	80080bc <std+0x48>
 80080ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80080b2:	4294      	cmp	r4, r2
 80080b4:	d002      	beq.n	80080bc <std+0x48>
 80080b6:	33d0      	adds	r3, #208	@ 0xd0
 80080b8:	429c      	cmp	r4, r3
 80080ba:	d105      	bne.n	80080c8 <std+0x54>
 80080bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80080c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080c4:	f000 ba82 	b.w	80085cc <__retarget_lock_init_recursive>
 80080c8:	bd10      	pop	{r4, pc}
 80080ca:	bf00      	nop
 80080cc:	0800832d 	.word	0x0800832d
 80080d0:	0800834f 	.word	0x0800834f
 80080d4:	08008387 	.word	0x08008387
 80080d8:	080083ab 	.word	0x080083ab
 80080dc:	20000834 	.word	0x20000834

080080e0 <stdio_exit_handler>:
 80080e0:	4a02      	ldr	r2, [pc, #8]	@ (80080ec <stdio_exit_handler+0xc>)
 80080e2:	4903      	ldr	r1, [pc, #12]	@ (80080f0 <stdio_exit_handler+0x10>)
 80080e4:	4803      	ldr	r0, [pc, #12]	@ (80080f4 <stdio_exit_handler+0x14>)
 80080e6:	f000 b869 	b.w	80081bc <_fwalk_sglue>
 80080ea:	bf00      	nop
 80080ec:	2000001c 	.word	0x2000001c
 80080f0:	08009119 	.word	0x08009119
 80080f4:	2000002c 	.word	0x2000002c

080080f8 <cleanup_stdio>:
 80080f8:	6841      	ldr	r1, [r0, #4]
 80080fa:	4b0c      	ldr	r3, [pc, #48]	@ (800812c <cleanup_stdio+0x34>)
 80080fc:	4299      	cmp	r1, r3
 80080fe:	b510      	push	{r4, lr}
 8008100:	4604      	mov	r4, r0
 8008102:	d001      	beq.n	8008108 <cleanup_stdio+0x10>
 8008104:	f001 f808 	bl	8009118 <_fflush_r>
 8008108:	68a1      	ldr	r1, [r4, #8]
 800810a:	4b09      	ldr	r3, [pc, #36]	@ (8008130 <cleanup_stdio+0x38>)
 800810c:	4299      	cmp	r1, r3
 800810e:	d002      	beq.n	8008116 <cleanup_stdio+0x1e>
 8008110:	4620      	mov	r0, r4
 8008112:	f001 f801 	bl	8009118 <_fflush_r>
 8008116:	68e1      	ldr	r1, [r4, #12]
 8008118:	4b06      	ldr	r3, [pc, #24]	@ (8008134 <cleanup_stdio+0x3c>)
 800811a:	4299      	cmp	r1, r3
 800811c:	d004      	beq.n	8008128 <cleanup_stdio+0x30>
 800811e:	4620      	mov	r0, r4
 8008120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008124:	f000 bff8 	b.w	8009118 <_fflush_r>
 8008128:	bd10      	pop	{r4, pc}
 800812a:	bf00      	nop
 800812c:	20000834 	.word	0x20000834
 8008130:	2000089c 	.word	0x2000089c
 8008134:	20000904 	.word	0x20000904

08008138 <global_stdio_init.part.0>:
 8008138:	b510      	push	{r4, lr}
 800813a:	4b0b      	ldr	r3, [pc, #44]	@ (8008168 <global_stdio_init.part.0+0x30>)
 800813c:	4c0b      	ldr	r4, [pc, #44]	@ (800816c <global_stdio_init.part.0+0x34>)
 800813e:	4a0c      	ldr	r2, [pc, #48]	@ (8008170 <global_stdio_init.part.0+0x38>)
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	4620      	mov	r0, r4
 8008144:	2200      	movs	r2, #0
 8008146:	2104      	movs	r1, #4
 8008148:	f7ff ff94 	bl	8008074 <std>
 800814c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008150:	2201      	movs	r2, #1
 8008152:	2109      	movs	r1, #9
 8008154:	f7ff ff8e 	bl	8008074 <std>
 8008158:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800815c:	2202      	movs	r2, #2
 800815e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008162:	2112      	movs	r1, #18
 8008164:	f7ff bf86 	b.w	8008074 <std>
 8008168:	2000096c 	.word	0x2000096c
 800816c:	20000834 	.word	0x20000834
 8008170:	080080e1 	.word	0x080080e1

08008174 <__sfp_lock_acquire>:
 8008174:	4801      	ldr	r0, [pc, #4]	@ (800817c <__sfp_lock_acquire+0x8>)
 8008176:	f000 ba2a 	b.w	80085ce <__retarget_lock_acquire_recursive>
 800817a:	bf00      	nop
 800817c:	20000975 	.word	0x20000975

08008180 <__sfp_lock_release>:
 8008180:	4801      	ldr	r0, [pc, #4]	@ (8008188 <__sfp_lock_release+0x8>)
 8008182:	f000 ba25 	b.w	80085d0 <__retarget_lock_release_recursive>
 8008186:	bf00      	nop
 8008188:	20000975 	.word	0x20000975

0800818c <__sinit>:
 800818c:	b510      	push	{r4, lr}
 800818e:	4604      	mov	r4, r0
 8008190:	f7ff fff0 	bl	8008174 <__sfp_lock_acquire>
 8008194:	6a23      	ldr	r3, [r4, #32]
 8008196:	b11b      	cbz	r3, 80081a0 <__sinit+0x14>
 8008198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800819c:	f7ff bff0 	b.w	8008180 <__sfp_lock_release>
 80081a0:	4b04      	ldr	r3, [pc, #16]	@ (80081b4 <__sinit+0x28>)
 80081a2:	6223      	str	r3, [r4, #32]
 80081a4:	4b04      	ldr	r3, [pc, #16]	@ (80081b8 <__sinit+0x2c>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1f5      	bne.n	8008198 <__sinit+0xc>
 80081ac:	f7ff ffc4 	bl	8008138 <global_stdio_init.part.0>
 80081b0:	e7f2      	b.n	8008198 <__sinit+0xc>
 80081b2:	bf00      	nop
 80081b4:	080080f9 	.word	0x080080f9
 80081b8:	2000096c 	.word	0x2000096c

080081bc <_fwalk_sglue>:
 80081bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c0:	4607      	mov	r7, r0
 80081c2:	4688      	mov	r8, r1
 80081c4:	4614      	mov	r4, r2
 80081c6:	2600      	movs	r6, #0
 80081c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081cc:	f1b9 0901 	subs.w	r9, r9, #1
 80081d0:	d505      	bpl.n	80081de <_fwalk_sglue+0x22>
 80081d2:	6824      	ldr	r4, [r4, #0]
 80081d4:	2c00      	cmp	r4, #0
 80081d6:	d1f7      	bne.n	80081c8 <_fwalk_sglue+0xc>
 80081d8:	4630      	mov	r0, r6
 80081da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081de:	89ab      	ldrh	r3, [r5, #12]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d907      	bls.n	80081f4 <_fwalk_sglue+0x38>
 80081e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081e8:	3301      	adds	r3, #1
 80081ea:	d003      	beq.n	80081f4 <_fwalk_sglue+0x38>
 80081ec:	4629      	mov	r1, r5
 80081ee:	4638      	mov	r0, r7
 80081f0:	47c0      	blx	r8
 80081f2:	4306      	orrs	r6, r0
 80081f4:	3568      	adds	r5, #104	@ 0x68
 80081f6:	e7e9      	b.n	80081cc <_fwalk_sglue+0x10>

080081f8 <iprintf>:
 80081f8:	b40f      	push	{r0, r1, r2, r3}
 80081fa:	b507      	push	{r0, r1, r2, lr}
 80081fc:	4906      	ldr	r1, [pc, #24]	@ (8008218 <iprintf+0x20>)
 80081fe:	ab04      	add	r3, sp, #16
 8008200:	6808      	ldr	r0, [r1, #0]
 8008202:	f853 2b04 	ldr.w	r2, [r3], #4
 8008206:	6881      	ldr	r1, [r0, #8]
 8008208:	9301      	str	r3, [sp, #4]
 800820a:	f000 fc5d 	bl	8008ac8 <_vfiprintf_r>
 800820e:	b003      	add	sp, #12
 8008210:	f85d eb04 	ldr.w	lr, [sp], #4
 8008214:	b004      	add	sp, #16
 8008216:	4770      	bx	lr
 8008218:	20000028 	.word	0x20000028

0800821c <putchar>:
 800821c:	4b02      	ldr	r3, [pc, #8]	@ (8008228 <putchar+0xc>)
 800821e:	4601      	mov	r1, r0
 8008220:	6818      	ldr	r0, [r3, #0]
 8008222:	6882      	ldr	r2, [r0, #8]
 8008224:	f001 b802 	b.w	800922c <_putc_r>
 8008228:	20000028 	.word	0x20000028

0800822c <_puts_r>:
 800822c:	6a03      	ldr	r3, [r0, #32]
 800822e:	b570      	push	{r4, r5, r6, lr}
 8008230:	6884      	ldr	r4, [r0, #8]
 8008232:	4605      	mov	r5, r0
 8008234:	460e      	mov	r6, r1
 8008236:	b90b      	cbnz	r3, 800823c <_puts_r+0x10>
 8008238:	f7ff ffa8 	bl	800818c <__sinit>
 800823c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800823e:	07db      	lsls	r3, r3, #31
 8008240:	d405      	bmi.n	800824e <_puts_r+0x22>
 8008242:	89a3      	ldrh	r3, [r4, #12]
 8008244:	0598      	lsls	r0, r3, #22
 8008246:	d402      	bmi.n	800824e <_puts_r+0x22>
 8008248:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800824a:	f000 f9c0 	bl	80085ce <__retarget_lock_acquire_recursive>
 800824e:	89a3      	ldrh	r3, [r4, #12]
 8008250:	0719      	lsls	r1, r3, #28
 8008252:	d502      	bpl.n	800825a <_puts_r+0x2e>
 8008254:	6923      	ldr	r3, [r4, #16]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d135      	bne.n	80082c6 <_puts_r+0x9a>
 800825a:	4621      	mov	r1, r4
 800825c:	4628      	mov	r0, r5
 800825e:	f000 f8e7 	bl	8008430 <__swsetup_r>
 8008262:	b380      	cbz	r0, 80082c6 <_puts_r+0x9a>
 8008264:	f04f 35ff 	mov.w	r5, #4294967295
 8008268:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800826a:	07da      	lsls	r2, r3, #31
 800826c:	d405      	bmi.n	800827a <_puts_r+0x4e>
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	059b      	lsls	r3, r3, #22
 8008272:	d402      	bmi.n	800827a <_puts_r+0x4e>
 8008274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008276:	f000 f9ab 	bl	80085d0 <__retarget_lock_release_recursive>
 800827a:	4628      	mov	r0, r5
 800827c:	bd70      	pop	{r4, r5, r6, pc}
 800827e:	2b00      	cmp	r3, #0
 8008280:	da04      	bge.n	800828c <_puts_r+0x60>
 8008282:	69a2      	ldr	r2, [r4, #24]
 8008284:	429a      	cmp	r2, r3
 8008286:	dc17      	bgt.n	80082b8 <_puts_r+0x8c>
 8008288:	290a      	cmp	r1, #10
 800828a:	d015      	beq.n	80082b8 <_puts_r+0x8c>
 800828c:	6823      	ldr	r3, [r4, #0]
 800828e:	1c5a      	adds	r2, r3, #1
 8008290:	6022      	str	r2, [r4, #0]
 8008292:	7019      	strb	r1, [r3, #0]
 8008294:	68a3      	ldr	r3, [r4, #8]
 8008296:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800829a:	3b01      	subs	r3, #1
 800829c:	60a3      	str	r3, [r4, #8]
 800829e:	2900      	cmp	r1, #0
 80082a0:	d1ed      	bne.n	800827e <_puts_r+0x52>
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	da11      	bge.n	80082ca <_puts_r+0x9e>
 80082a6:	4622      	mov	r2, r4
 80082a8:	210a      	movs	r1, #10
 80082aa:	4628      	mov	r0, r5
 80082ac:	f000 f881 	bl	80083b2 <__swbuf_r>
 80082b0:	3001      	adds	r0, #1
 80082b2:	d0d7      	beq.n	8008264 <_puts_r+0x38>
 80082b4:	250a      	movs	r5, #10
 80082b6:	e7d7      	b.n	8008268 <_puts_r+0x3c>
 80082b8:	4622      	mov	r2, r4
 80082ba:	4628      	mov	r0, r5
 80082bc:	f000 f879 	bl	80083b2 <__swbuf_r>
 80082c0:	3001      	adds	r0, #1
 80082c2:	d1e7      	bne.n	8008294 <_puts_r+0x68>
 80082c4:	e7ce      	b.n	8008264 <_puts_r+0x38>
 80082c6:	3e01      	subs	r6, #1
 80082c8:	e7e4      	b.n	8008294 <_puts_r+0x68>
 80082ca:	6823      	ldr	r3, [r4, #0]
 80082cc:	1c5a      	adds	r2, r3, #1
 80082ce:	6022      	str	r2, [r4, #0]
 80082d0:	220a      	movs	r2, #10
 80082d2:	701a      	strb	r2, [r3, #0]
 80082d4:	e7ee      	b.n	80082b4 <_puts_r+0x88>
	...

080082d8 <puts>:
 80082d8:	4b02      	ldr	r3, [pc, #8]	@ (80082e4 <puts+0xc>)
 80082da:	4601      	mov	r1, r0
 80082dc:	6818      	ldr	r0, [r3, #0]
 80082de:	f7ff bfa5 	b.w	800822c <_puts_r>
 80082e2:	bf00      	nop
 80082e4:	20000028 	.word	0x20000028

080082e8 <siprintf>:
 80082e8:	b40e      	push	{r1, r2, r3}
 80082ea:	b510      	push	{r4, lr}
 80082ec:	b09d      	sub	sp, #116	@ 0x74
 80082ee:	ab1f      	add	r3, sp, #124	@ 0x7c
 80082f0:	9002      	str	r0, [sp, #8]
 80082f2:	9006      	str	r0, [sp, #24]
 80082f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80082f8:	480a      	ldr	r0, [pc, #40]	@ (8008324 <siprintf+0x3c>)
 80082fa:	9107      	str	r1, [sp, #28]
 80082fc:	9104      	str	r1, [sp, #16]
 80082fe:	490a      	ldr	r1, [pc, #40]	@ (8008328 <siprintf+0x40>)
 8008300:	f853 2b04 	ldr.w	r2, [r3], #4
 8008304:	9105      	str	r1, [sp, #20]
 8008306:	2400      	movs	r4, #0
 8008308:	a902      	add	r1, sp, #8
 800830a:	6800      	ldr	r0, [r0, #0]
 800830c:	9301      	str	r3, [sp, #4]
 800830e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008310:	f000 fab4 	bl	800887c <_svfiprintf_r>
 8008314:	9b02      	ldr	r3, [sp, #8]
 8008316:	701c      	strb	r4, [r3, #0]
 8008318:	b01d      	add	sp, #116	@ 0x74
 800831a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800831e:	b003      	add	sp, #12
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	20000028 	.word	0x20000028
 8008328:	ffff0208 	.word	0xffff0208

0800832c <__sread>:
 800832c:	b510      	push	{r4, lr}
 800832e:	460c      	mov	r4, r1
 8008330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008334:	f000 f8fc 	bl	8008530 <_read_r>
 8008338:	2800      	cmp	r0, #0
 800833a:	bfab      	itete	ge
 800833c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800833e:	89a3      	ldrhlt	r3, [r4, #12]
 8008340:	181b      	addge	r3, r3, r0
 8008342:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008346:	bfac      	ite	ge
 8008348:	6563      	strge	r3, [r4, #84]	@ 0x54
 800834a:	81a3      	strhlt	r3, [r4, #12]
 800834c:	bd10      	pop	{r4, pc}

0800834e <__swrite>:
 800834e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008352:	461f      	mov	r7, r3
 8008354:	898b      	ldrh	r3, [r1, #12]
 8008356:	05db      	lsls	r3, r3, #23
 8008358:	4605      	mov	r5, r0
 800835a:	460c      	mov	r4, r1
 800835c:	4616      	mov	r6, r2
 800835e:	d505      	bpl.n	800836c <__swrite+0x1e>
 8008360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008364:	2302      	movs	r3, #2
 8008366:	2200      	movs	r2, #0
 8008368:	f000 f8d0 	bl	800850c <_lseek_r>
 800836c:	89a3      	ldrh	r3, [r4, #12]
 800836e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008372:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008376:	81a3      	strh	r3, [r4, #12]
 8008378:	4632      	mov	r2, r6
 800837a:	463b      	mov	r3, r7
 800837c:	4628      	mov	r0, r5
 800837e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008382:	f000 b8e7 	b.w	8008554 <_write_r>

08008386 <__sseek>:
 8008386:	b510      	push	{r4, lr}
 8008388:	460c      	mov	r4, r1
 800838a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800838e:	f000 f8bd 	bl	800850c <_lseek_r>
 8008392:	1c43      	adds	r3, r0, #1
 8008394:	89a3      	ldrh	r3, [r4, #12]
 8008396:	bf15      	itete	ne
 8008398:	6560      	strne	r0, [r4, #84]	@ 0x54
 800839a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800839e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80083a2:	81a3      	strheq	r3, [r4, #12]
 80083a4:	bf18      	it	ne
 80083a6:	81a3      	strhne	r3, [r4, #12]
 80083a8:	bd10      	pop	{r4, pc}

080083aa <__sclose>:
 80083aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ae:	f000 b89d 	b.w	80084ec <_close_r>

080083b2 <__swbuf_r>:
 80083b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083b4:	460e      	mov	r6, r1
 80083b6:	4614      	mov	r4, r2
 80083b8:	4605      	mov	r5, r0
 80083ba:	b118      	cbz	r0, 80083c4 <__swbuf_r+0x12>
 80083bc:	6a03      	ldr	r3, [r0, #32]
 80083be:	b90b      	cbnz	r3, 80083c4 <__swbuf_r+0x12>
 80083c0:	f7ff fee4 	bl	800818c <__sinit>
 80083c4:	69a3      	ldr	r3, [r4, #24]
 80083c6:	60a3      	str	r3, [r4, #8]
 80083c8:	89a3      	ldrh	r3, [r4, #12]
 80083ca:	071a      	lsls	r2, r3, #28
 80083cc:	d501      	bpl.n	80083d2 <__swbuf_r+0x20>
 80083ce:	6923      	ldr	r3, [r4, #16]
 80083d0:	b943      	cbnz	r3, 80083e4 <__swbuf_r+0x32>
 80083d2:	4621      	mov	r1, r4
 80083d4:	4628      	mov	r0, r5
 80083d6:	f000 f82b 	bl	8008430 <__swsetup_r>
 80083da:	b118      	cbz	r0, 80083e4 <__swbuf_r+0x32>
 80083dc:	f04f 37ff 	mov.w	r7, #4294967295
 80083e0:	4638      	mov	r0, r7
 80083e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083e4:	6823      	ldr	r3, [r4, #0]
 80083e6:	6922      	ldr	r2, [r4, #16]
 80083e8:	1a98      	subs	r0, r3, r2
 80083ea:	6963      	ldr	r3, [r4, #20]
 80083ec:	b2f6      	uxtb	r6, r6
 80083ee:	4283      	cmp	r3, r0
 80083f0:	4637      	mov	r7, r6
 80083f2:	dc05      	bgt.n	8008400 <__swbuf_r+0x4e>
 80083f4:	4621      	mov	r1, r4
 80083f6:	4628      	mov	r0, r5
 80083f8:	f000 fe8e 	bl	8009118 <_fflush_r>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	d1ed      	bne.n	80083dc <__swbuf_r+0x2a>
 8008400:	68a3      	ldr	r3, [r4, #8]
 8008402:	3b01      	subs	r3, #1
 8008404:	60a3      	str	r3, [r4, #8]
 8008406:	6823      	ldr	r3, [r4, #0]
 8008408:	1c5a      	adds	r2, r3, #1
 800840a:	6022      	str	r2, [r4, #0]
 800840c:	701e      	strb	r6, [r3, #0]
 800840e:	6962      	ldr	r2, [r4, #20]
 8008410:	1c43      	adds	r3, r0, #1
 8008412:	429a      	cmp	r2, r3
 8008414:	d004      	beq.n	8008420 <__swbuf_r+0x6e>
 8008416:	89a3      	ldrh	r3, [r4, #12]
 8008418:	07db      	lsls	r3, r3, #31
 800841a:	d5e1      	bpl.n	80083e0 <__swbuf_r+0x2e>
 800841c:	2e0a      	cmp	r6, #10
 800841e:	d1df      	bne.n	80083e0 <__swbuf_r+0x2e>
 8008420:	4621      	mov	r1, r4
 8008422:	4628      	mov	r0, r5
 8008424:	f000 fe78 	bl	8009118 <_fflush_r>
 8008428:	2800      	cmp	r0, #0
 800842a:	d0d9      	beq.n	80083e0 <__swbuf_r+0x2e>
 800842c:	e7d6      	b.n	80083dc <__swbuf_r+0x2a>
	...

08008430 <__swsetup_r>:
 8008430:	b538      	push	{r3, r4, r5, lr}
 8008432:	4b29      	ldr	r3, [pc, #164]	@ (80084d8 <__swsetup_r+0xa8>)
 8008434:	4605      	mov	r5, r0
 8008436:	6818      	ldr	r0, [r3, #0]
 8008438:	460c      	mov	r4, r1
 800843a:	b118      	cbz	r0, 8008444 <__swsetup_r+0x14>
 800843c:	6a03      	ldr	r3, [r0, #32]
 800843e:	b90b      	cbnz	r3, 8008444 <__swsetup_r+0x14>
 8008440:	f7ff fea4 	bl	800818c <__sinit>
 8008444:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008448:	0719      	lsls	r1, r3, #28
 800844a:	d422      	bmi.n	8008492 <__swsetup_r+0x62>
 800844c:	06da      	lsls	r2, r3, #27
 800844e:	d407      	bmi.n	8008460 <__swsetup_r+0x30>
 8008450:	2209      	movs	r2, #9
 8008452:	602a      	str	r2, [r5, #0]
 8008454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008458:	81a3      	strh	r3, [r4, #12]
 800845a:	f04f 30ff 	mov.w	r0, #4294967295
 800845e:	e033      	b.n	80084c8 <__swsetup_r+0x98>
 8008460:	0758      	lsls	r0, r3, #29
 8008462:	d512      	bpl.n	800848a <__swsetup_r+0x5a>
 8008464:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008466:	b141      	cbz	r1, 800847a <__swsetup_r+0x4a>
 8008468:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800846c:	4299      	cmp	r1, r3
 800846e:	d002      	beq.n	8008476 <__swsetup_r+0x46>
 8008470:	4628      	mov	r0, r5
 8008472:	f000 f8af 	bl	80085d4 <_free_r>
 8008476:	2300      	movs	r3, #0
 8008478:	6363      	str	r3, [r4, #52]	@ 0x34
 800847a:	89a3      	ldrh	r3, [r4, #12]
 800847c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008480:	81a3      	strh	r3, [r4, #12]
 8008482:	2300      	movs	r3, #0
 8008484:	6063      	str	r3, [r4, #4]
 8008486:	6923      	ldr	r3, [r4, #16]
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	89a3      	ldrh	r3, [r4, #12]
 800848c:	f043 0308 	orr.w	r3, r3, #8
 8008490:	81a3      	strh	r3, [r4, #12]
 8008492:	6923      	ldr	r3, [r4, #16]
 8008494:	b94b      	cbnz	r3, 80084aa <__swsetup_r+0x7a>
 8008496:	89a3      	ldrh	r3, [r4, #12]
 8008498:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800849c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084a0:	d003      	beq.n	80084aa <__swsetup_r+0x7a>
 80084a2:	4621      	mov	r1, r4
 80084a4:	4628      	mov	r0, r5
 80084a6:	f000 fe85 	bl	80091b4 <__smakebuf_r>
 80084aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ae:	f013 0201 	ands.w	r2, r3, #1
 80084b2:	d00a      	beq.n	80084ca <__swsetup_r+0x9a>
 80084b4:	2200      	movs	r2, #0
 80084b6:	60a2      	str	r2, [r4, #8]
 80084b8:	6962      	ldr	r2, [r4, #20]
 80084ba:	4252      	negs	r2, r2
 80084bc:	61a2      	str	r2, [r4, #24]
 80084be:	6922      	ldr	r2, [r4, #16]
 80084c0:	b942      	cbnz	r2, 80084d4 <__swsetup_r+0xa4>
 80084c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80084c6:	d1c5      	bne.n	8008454 <__swsetup_r+0x24>
 80084c8:	bd38      	pop	{r3, r4, r5, pc}
 80084ca:	0799      	lsls	r1, r3, #30
 80084cc:	bf58      	it	pl
 80084ce:	6962      	ldrpl	r2, [r4, #20]
 80084d0:	60a2      	str	r2, [r4, #8]
 80084d2:	e7f4      	b.n	80084be <__swsetup_r+0x8e>
 80084d4:	2000      	movs	r0, #0
 80084d6:	e7f7      	b.n	80084c8 <__swsetup_r+0x98>
 80084d8:	20000028 	.word	0x20000028

080084dc <memset>:
 80084dc:	4402      	add	r2, r0
 80084de:	4603      	mov	r3, r0
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d100      	bne.n	80084e6 <memset+0xa>
 80084e4:	4770      	bx	lr
 80084e6:	f803 1b01 	strb.w	r1, [r3], #1
 80084ea:	e7f9      	b.n	80084e0 <memset+0x4>

080084ec <_close_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d06      	ldr	r5, [pc, #24]	@ (8008508 <_close_r+0x1c>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	f7f9 fd45 	bl	8001f86 <_close>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_close_r+0x1a>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_close_r+0x1a>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20000970 	.word	0x20000970

0800850c <_lseek_r>:
 800850c:	b538      	push	{r3, r4, r5, lr}
 800850e:	4d07      	ldr	r5, [pc, #28]	@ (800852c <_lseek_r+0x20>)
 8008510:	4604      	mov	r4, r0
 8008512:	4608      	mov	r0, r1
 8008514:	4611      	mov	r1, r2
 8008516:	2200      	movs	r2, #0
 8008518:	602a      	str	r2, [r5, #0]
 800851a:	461a      	mov	r2, r3
 800851c:	f7f9 fd5a 	bl	8001fd4 <_lseek>
 8008520:	1c43      	adds	r3, r0, #1
 8008522:	d102      	bne.n	800852a <_lseek_r+0x1e>
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	b103      	cbz	r3, 800852a <_lseek_r+0x1e>
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	20000970 	.word	0x20000970

08008530 <_read_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	@ (8008550 <_read_r+0x20>)
 8008534:	4604      	mov	r4, r0
 8008536:	4608      	mov	r0, r1
 8008538:	4611      	mov	r1, r2
 800853a:	2200      	movs	r2, #0
 800853c:	602a      	str	r2, [r5, #0]
 800853e:	461a      	mov	r2, r3
 8008540:	f7f9 fce8 	bl	8001f14 <_read>
 8008544:	1c43      	adds	r3, r0, #1
 8008546:	d102      	bne.n	800854e <_read_r+0x1e>
 8008548:	682b      	ldr	r3, [r5, #0]
 800854a:	b103      	cbz	r3, 800854e <_read_r+0x1e>
 800854c:	6023      	str	r3, [r4, #0]
 800854e:	bd38      	pop	{r3, r4, r5, pc}
 8008550:	20000970 	.word	0x20000970

08008554 <_write_r>:
 8008554:	b538      	push	{r3, r4, r5, lr}
 8008556:	4d07      	ldr	r5, [pc, #28]	@ (8008574 <_write_r+0x20>)
 8008558:	4604      	mov	r4, r0
 800855a:	4608      	mov	r0, r1
 800855c:	4611      	mov	r1, r2
 800855e:	2200      	movs	r2, #0
 8008560:	602a      	str	r2, [r5, #0]
 8008562:	461a      	mov	r2, r3
 8008564:	f7f9 fcf3 	bl	8001f4e <_write>
 8008568:	1c43      	adds	r3, r0, #1
 800856a:	d102      	bne.n	8008572 <_write_r+0x1e>
 800856c:	682b      	ldr	r3, [r5, #0]
 800856e:	b103      	cbz	r3, 8008572 <_write_r+0x1e>
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	bd38      	pop	{r3, r4, r5, pc}
 8008574:	20000970 	.word	0x20000970

08008578 <__errno>:
 8008578:	4b01      	ldr	r3, [pc, #4]	@ (8008580 <__errno+0x8>)
 800857a:	6818      	ldr	r0, [r3, #0]
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop
 8008580:	20000028 	.word	0x20000028

08008584 <__libc_init_array>:
 8008584:	b570      	push	{r4, r5, r6, lr}
 8008586:	4d0d      	ldr	r5, [pc, #52]	@ (80085bc <__libc_init_array+0x38>)
 8008588:	4c0d      	ldr	r4, [pc, #52]	@ (80085c0 <__libc_init_array+0x3c>)
 800858a:	1b64      	subs	r4, r4, r5
 800858c:	10a4      	asrs	r4, r4, #2
 800858e:	2600      	movs	r6, #0
 8008590:	42a6      	cmp	r6, r4
 8008592:	d109      	bne.n	80085a8 <__libc_init_array+0x24>
 8008594:	4d0b      	ldr	r5, [pc, #44]	@ (80085c4 <__libc_init_array+0x40>)
 8008596:	4c0c      	ldr	r4, [pc, #48]	@ (80085c8 <__libc_init_array+0x44>)
 8008598:	f000 ff0c 	bl	80093b4 <_init>
 800859c:	1b64      	subs	r4, r4, r5
 800859e:	10a4      	asrs	r4, r4, #2
 80085a0:	2600      	movs	r6, #0
 80085a2:	42a6      	cmp	r6, r4
 80085a4:	d105      	bne.n	80085b2 <__libc_init_array+0x2e>
 80085a6:	bd70      	pop	{r4, r5, r6, pc}
 80085a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ac:	4798      	blx	r3
 80085ae:	3601      	adds	r6, #1
 80085b0:	e7ee      	b.n	8008590 <__libc_init_array+0xc>
 80085b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80085b6:	4798      	blx	r3
 80085b8:	3601      	adds	r6, #1
 80085ba:	e7f2      	b.n	80085a2 <__libc_init_array+0x1e>
 80085bc:	0800b37c 	.word	0x0800b37c
 80085c0:	0800b37c 	.word	0x0800b37c
 80085c4:	0800b37c 	.word	0x0800b37c
 80085c8:	0800b380 	.word	0x0800b380

080085cc <__retarget_lock_init_recursive>:
 80085cc:	4770      	bx	lr

080085ce <__retarget_lock_acquire_recursive>:
 80085ce:	4770      	bx	lr

080085d0 <__retarget_lock_release_recursive>:
 80085d0:	4770      	bx	lr
	...

080085d4 <_free_r>:
 80085d4:	b538      	push	{r3, r4, r5, lr}
 80085d6:	4605      	mov	r5, r0
 80085d8:	2900      	cmp	r1, #0
 80085da:	d041      	beq.n	8008660 <_free_r+0x8c>
 80085dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e0:	1f0c      	subs	r4, r1, #4
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	bfb8      	it	lt
 80085e6:	18e4      	addlt	r4, r4, r3
 80085e8:	f000 f8e0 	bl	80087ac <__malloc_lock>
 80085ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008664 <_free_r+0x90>)
 80085ee:	6813      	ldr	r3, [r2, #0]
 80085f0:	b933      	cbnz	r3, 8008600 <_free_r+0x2c>
 80085f2:	6063      	str	r3, [r4, #4]
 80085f4:	6014      	str	r4, [r2, #0]
 80085f6:	4628      	mov	r0, r5
 80085f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085fc:	f000 b8dc 	b.w	80087b8 <__malloc_unlock>
 8008600:	42a3      	cmp	r3, r4
 8008602:	d908      	bls.n	8008616 <_free_r+0x42>
 8008604:	6820      	ldr	r0, [r4, #0]
 8008606:	1821      	adds	r1, r4, r0
 8008608:	428b      	cmp	r3, r1
 800860a:	bf01      	itttt	eq
 800860c:	6819      	ldreq	r1, [r3, #0]
 800860e:	685b      	ldreq	r3, [r3, #4]
 8008610:	1809      	addeq	r1, r1, r0
 8008612:	6021      	streq	r1, [r4, #0]
 8008614:	e7ed      	b.n	80085f2 <_free_r+0x1e>
 8008616:	461a      	mov	r2, r3
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	b10b      	cbz	r3, 8008620 <_free_r+0x4c>
 800861c:	42a3      	cmp	r3, r4
 800861e:	d9fa      	bls.n	8008616 <_free_r+0x42>
 8008620:	6811      	ldr	r1, [r2, #0]
 8008622:	1850      	adds	r0, r2, r1
 8008624:	42a0      	cmp	r0, r4
 8008626:	d10b      	bne.n	8008640 <_free_r+0x6c>
 8008628:	6820      	ldr	r0, [r4, #0]
 800862a:	4401      	add	r1, r0
 800862c:	1850      	adds	r0, r2, r1
 800862e:	4283      	cmp	r3, r0
 8008630:	6011      	str	r1, [r2, #0]
 8008632:	d1e0      	bne.n	80085f6 <_free_r+0x22>
 8008634:	6818      	ldr	r0, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	6053      	str	r3, [r2, #4]
 800863a:	4408      	add	r0, r1
 800863c:	6010      	str	r0, [r2, #0]
 800863e:	e7da      	b.n	80085f6 <_free_r+0x22>
 8008640:	d902      	bls.n	8008648 <_free_r+0x74>
 8008642:	230c      	movs	r3, #12
 8008644:	602b      	str	r3, [r5, #0]
 8008646:	e7d6      	b.n	80085f6 <_free_r+0x22>
 8008648:	6820      	ldr	r0, [r4, #0]
 800864a:	1821      	adds	r1, r4, r0
 800864c:	428b      	cmp	r3, r1
 800864e:	bf04      	itt	eq
 8008650:	6819      	ldreq	r1, [r3, #0]
 8008652:	685b      	ldreq	r3, [r3, #4]
 8008654:	6063      	str	r3, [r4, #4]
 8008656:	bf04      	itt	eq
 8008658:	1809      	addeq	r1, r1, r0
 800865a:	6021      	streq	r1, [r4, #0]
 800865c:	6054      	str	r4, [r2, #4]
 800865e:	e7ca      	b.n	80085f6 <_free_r+0x22>
 8008660:	bd38      	pop	{r3, r4, r5, pc}
 8008662:	bf00      	nop
 8008664:	2000097c 	.word	0x2000097c

08008668 <sbrk_aligned>:
 8008668:	b570      	push	{r4, r5, r6, lr}
 800866a:	4e0f      	ldr	r6, [pc, #60]	@ (80086a8 <sbrk_aligned+0x40>)
 800866c:	460c      	mov	r4, r1
 800866e:	6831      	ldr	r1, [r6, #0]
 8008670:	4605      	mov	r5, r0
 8008672:	b911      	cbnz	r1, 800867a <sbrk_aligned+0x12>
 8008674:	f000 fe4a 	bl	800930c <_sbrk_r>
 8008678:	6030      	str	r0, [r6, #0]
 800867a:	4621      	mov	r1, r4
 800867c:	4628      	mov	r0, r5
 800867e:	f000 fe45 	bl	800930c <_sbrk_r>
 8008682:	1c43      	adds	r3, r0, #1
 8008684:	d103      	bne.n	800868e <sbrk_aligned+0x26>
 8008686:	f04f 34ff 	mov.w	r4, #4294967295
 800868a:	4620      	mov	r0, r4
 800868c:	bd70      	pop	{r4, r5, r6, pc}
 800868e:	1cc4      	adds	r4, r0, #3
 8008690:	f024 0403 	bic.w	r4, r4, #3
 8008694:	42a0      	cmp	r0, r4
 8008696:	d0f8      	beq.n	800868a <sbrk_aligned+0x22>
 8008698:	1a21      	subs	r1, r4, r0
 800869a:	4628      	mov	r0, r5
 800869c:	f000 fe36 	bl	800930c <_sbrk_r>
 80086a0:	3001      	adds	r0, #1
 80086a2:	d1f2      	bne.n	800868a <sbrk_aligned+0x22>
 80086a4:	e7ef      	b.n	8008686 <sbrk_aligned+0x1e>
 80086a6:	bf00      	nop
 80086a8:	20000978 	.word	0x20000978

080086ac <_malloc_r>:
 80086ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086b0:	1ccd      	adds	r5, r1, #3
 80086b2:	f025 0503 	bic.w	r5, r5, #3
 80086b6:	3508      	adds	r5, #8
 80086b8:	2d0c      	cmp	r5, #12
 80086ba:	bf38      	it	cc
 80086bc:	250c      	movcc	r5, #12
 80086be:	2d00      	cmp	r5, #0
 80086c0:	4606      	mov	r6, r0
 80086c2:	db01      	blt.n	80086c8 <_malloc_r+0x1c>
 80086c4:	42a9      	cmp	r1, r5
 80086c6:	d904      	bls.n	80086d2 <_malloc_r+0x26>
 80086c8:	230c      	movs	r3, #12
 80086ca:	6033      	str	r3, [r6, #0]
 80086cc:	2000      	movs	r0, #0
 80086ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087a8 <_malloc_r+0xfc>
 80086d6:	f000 f869 	bl	80087ac <__malloc_lock>
 80086da:	f8d8 3000 	ldr.w	r3, [r8]
 80086de:	461c      	mov	r4, r3
 80086e0:	bb44      	cbnz	r4, 8008734 <_malloc_r+0x88>
 80086e2:	4629      	mov	r1, r5
 80086e4:	4630      	mov	r0, r6
 80086e6:	f7ff ffbf 	bl	8008668 <sbrk_aligned>
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	4604      	mov	r4, r0
 80086ee:	d158      	bne.n	80087a2 <_malloc_r+0xf6>
 80086f0:	f8d8 4000 	ldr.w	r4, [r8]
 80086f4:	4627      	mov	r7, r4
 80086f6:	2f00      	cmp	r7, #0
 80086f8:	d143      	bne.n	8008782 <_malloc_r+0xd6>
 80086fa:	2c00      	cmp	r4, #0
 80086fc:	d04b      	beq.n	8008796 <_malloc_r+0xea>
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	4639      	mov	r1, r7
 8008702:	4630      	mov	r0, r6
 8008704:	eb04 0903 	add.w	r9, r4, r3
 8008708:	f000 fe00 	bl	800930c <_sbrk_r>
 800870c:	4581      	cmp	r9, r0
 800870e:	d142      	bne.n	8008796 <_malloc_r+0xea>
 8008710:	6821      	ldr	r1, [r4, #0]
 8008712:	1a6d      	subs	r5, r5, r1
 8008714:	4629      	mov	r1, r5
 8008716:	4630      	mov	r0, r6
 8008718:	f7ff ffa6 	bl	8008668 <sbrk_aligned>
 800871c:	3001      	adds	r0, #1
 800871e:	d03a      	beq.n	8008796 <_malloc_r+0xea>
 8008720:	6823      	ldr	r3, [r4, #0]
 8008722:	442b      	add	r3, r5
 8008724:	6023      	str	r3, [r4, #0]
 8008726:	f8d8 3000 	ldr.w	r3, [r8]
 800872a:	685a      	ldr	r2, [r3, #4]
 800872c:	bb62      	cbnz	r2, 8008788 <_malloc_r+0xdc>
 800872e:	f8c8 7000 	str.w	r7, [r8]
 8008732:	e00f      	b.n	8008754 <_malloc_r+0xa8>
 8008734:	6822      	ldr	r2, [r4, #0]
 8008736:	1b52      	subs	r2, r2, r5
 8008738:	d420      	bmi.n	800877c <_malloc_r+0xd0>
 800873a:	2a0b      	cmp	r2, #11
 800873c:	d917      	bls.n	800876e <_malloc_r+0xc2>
 800873e:	1961      	adds	r1, r4, r5
 8008740:	42a3      	cmp	r3, r4
 8008742:	6025      	str	r5, [r4, #0]
 8008744:	bf18      	it	ne
 8008746:	6059      	strne	r1, [r3, #4]
 8008748:	6863      	ldr	r3, [r4, #4]
 800874a:	bf08      	it	eq
 800874c:	f8c8 1000 	streq.w	r1, [r8]
 8008750:	5162      	str	r2, [r4, r5]
 8008752:	604b      	str	r3, [r1, #4]
 8008754:	4630      	mov	r0, r6
 8008756:	f000 f82f 	bl	80087b8 <__malloc_unlock>
 800875a:	f104 000b 	add.w	r0, r4, #11
 800875e:	1d23      	adds	r3, r4, #4
 8008760:	f020 0007 	bic.w	r0, r0, #7
 8008764:	1ac2      	subs	r2, r0, r3
 8008766:	bf1c      	itt	ne
 8008768:	1a1b      	subne	r3, r3, r0
 800876a:	50a3      	strne	r3, [r4, r2]
 800876c:	e7af      	b.n	80086ce <_malloc_r+0x22>
 800876e:	6862      	ldr	r2, [r4, #4]
 8008770:	42a3      	cmp	r3, r4
 8008772:	bf0c      	ite	eq
 8008774:	f8c8 2000 	streq.w	r2, [r8]
 8008778:	605a      	strne	r2, [r3, #4]
 800877a:	e7eb      	b.n	8008754 <_malloc_r+0xa8>
 800877c:	4623      	mov	r3, r4
 800877e:	6864      	ldr	r4, [r4, #4]
 8008780:	e7ae      	b.n	80086e0 <_malloc_r+0x34>
 8008782:	463c      	mov	r4, r7
 8008784:	687f      	ldr	r7, [r7, #4]
 8008786:	e7b6      	b.n	80086f6 <_malloc_r+0x4a>
 8008788:	461a      	mov	r2, r3
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	42a3      	cmp	r3, r4
 800878e:	d1fb      	bne.n	8008788 <_malloc_r+0xdc>
 8008790:	2300      	movs	r3, #0
 8008792:	6053      	str	r3, [r2, #4]
 8008794:	e7de      	b.n	8008754 <_malloc_r+0xa8>
 8008796:	230c      	movs	r3, #12
 8008798:	6033      	str	r3, [r6, #0]
 800879a:	4630      	mov	r0, r6
 800879c:	f000 f80c 	bl	80087b8 <__malloc_unlock>
 80087a0:	e794      	b.n	80086cc <_malloc_r+0x20>
 80087a2:	6005      	str	r5, [r0, #0]
 80087a4:	e7d6      	b.n	8008754 <_malloc_r+0xa8>
 80087a6:	bf00      	nop
 80087a8:	2000097c 	.word	0x2000097c

080087ac <__malloc_lock>:
 80087ac:	4801      	ldr	r0, [pc, #4]	@ (80087b4 <__malloc_lock+0x8>)
 80087ae:	f7ff bf0e 	b.w	80085ce <__retarget_lock_acquire_recursive>
 80087b2:	bf00      	nop
 80087b4:	20000974 	.word	0x20000974

080087b8 <__malloc_unlock>:
 80087b8:	4801      	ldr	r0, [pc, #4]	@ (80087c0 <__malloc_unlock+0x8>)
 80087ba:	f7ff bf09 	b.w	80085d0 <__retarget_lock_release_recursive>
 80087be:	bf00      	nop
 80087c0:	20000974 	.word	0x20000974

080087c4 <__ssputs_r>:
 80087c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c8:	688e      	ldr	r6, [r1, #8]
 80087ca:	461f      	mov	r7, r3
 80087cc:	42be      	cmp	r6, r7
 80087ce:	680b      	ldr	r3, [r1, #0]
 80087d0:	4682      	mov	sl, r0
 80087d2:	460c      	mov	r4, r1
 80087d4:	4690      	mov	r8, r2
 80087d6:	d82d      	bhi.n	8008834 <__ssputs_r+0x70>
 80087d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80087e0:	d026      	beq.n	8008830 <__ssputs_r+0x6c>
 80087e2:	6965      	ldr	r5, [r4, #20]
 80087e4:	6909      	ldr	r1, [r1, #16]
 80087e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087ea:	eba3 0901 	sub.w	r9, r3, r1
 80087ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087f2:	1c7b      	adds	r3, r7, #1
 80087f4:	444b      	add	r3, r9
 80087f6:	106d      	asrs	r5, r5, #1
 80087f8:	429d      	cmp	r5, r3
 80087fa:	bf38      	it	cc
 80087fc:	461d      	movcc	r5, r3
 80087fe:	0553      	lsls	r3, r2, #21
 8008800:	d527      	bpl.n	8008852 <__ssputs_r+0x8e>
 8008802:	4629      	mov	r1, r5
 8008804:	f7ff ff52 	bl	80086ac <_malloc_r>
 8008808:	4606      	mov	r6, r0
 800880a:	b360      	cbz	r0, 8008866 <__ssputs_r+0xa2>
 800880c:	6921      	ldr	r1, [r4, #16]
 800880e:	464a      	mov	r2, r9
 8008810:	f000 fd8c 	bl	800932c <memcpy>
 8008814:	89a3      	ldrh	r3, [r4, #12]
 8008816:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800881a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800881e:	81a3      	strh	r3, [r4, #12]
 8008820:	6126      	str	r6, [r4, #16]
 8008822:	6165      	str	r5, [r4, #20]
 8008824:	444e      	add	r6, r9
 8008826:	eba5 0509 	sub.w	r5, r5, r9
 800882a:	6026      	str	r6, [r4, #0]
 800882c:	60a5      	str	r5, [r4, #8]
 800882e:	463e      	mov	r6, r7
 8008830:	42be      	cmp	r6, r7
 8008832:	d900      	bls.n	8008836 <__ssputs_r+0x72>
 8008834:	463e      	mov	r6, r7
 8008836:	6820      	ldr	r0, [r4, #0]
 8008838:	4632      	mov	r2, r6
 800883a:	4641      	mov	r1, r8
 800883c:	f000 fd2a 	bl	8009294 <memmove>
 8008840:	68a3      	ldr	r3, [r4, #8]
 8008842:	1b9b      	subs	r3, r3, r6
 8008844:	60a3      	str	r3, [r4, #8]
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	4433      	add	r3, r6
 800884a:	6023      	str	r3, [r4, #0]
 800884c:	2000      	movs	r0, #0
 800884e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008852:	462a      	mov	r2, r5
 8008854:	f000 fd78 	bl	8009348 <_realloc_r>
 8008858:	4606      	mov	r6, r0
 800885a:	2800      	cmp	r0, #0
 800885c:	d1e0      	bne.n	8008820 <__ssputs_r+0x5c>
 800885e:	6921      	ldr	r1, [r4, #16]
 8008860:	4650      	mov	r0, sl
 8008862:	f7ff feb7 	bl	80085d4 <_free_r>
 8008866:	230c      	movs	r3, #12
 8008868:	f8ca 3000 	str.w	r3, [sl]
 800886c:	89a3      	ldrh	r3, [r4, #12]
 800886e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008872:	81a3      	strh	r3, [r4, #12]
 8008874:	f04f 30ff 	mov.w	r0, #4294967295
 8008878:	e7e9      	b.n	800884e <__ssputs_r+0x8a>
	...

0800887c <_svfiprintf_r>:
 800887c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008880:	4698      	mov	r8, r3
 8008882:	898b      	ldrh	r3, [r1, #12]
 8008884:	061b      	lsls	r3, r3, #24
 8008886:	b09d      	sub	sp, #116	@ 0x74
 8008888:	4607      	mov	r7, r0
 800888a:	460d      	mov	r5, r1
 800888c:	4614      	mov	r4, r2
 800888e:	d510      	bpl.n	80088b2 <_svfiprintf_r+0x36>
 8008890:	690b      	ldr	r3, [r1, #16]
 8008892:	b973      	cbnz	r3, 80088b2 <_svfiprintf_r+0x36>
 8008894:	2140      	movs	r1, #64	@ 0x40
 8008896:	f7ff ff09 	bl	80086ac <_malloc_r>
 800889a:	6028      	str	r0, [r5, #0]
 800889c:	6128      	str	r0, [r5, #16]
 800889e:	b930      	cbnz	r0, 80088ae <_svfiprintf_r+0x32>
 80088a0:	230c      	movs	r3, #12
 80088a2:	603b      	str	r3, [r7, #0]
 80088a4:	f04f 30ff 	mov.w	r0, #4294967295
 80088a8:	b01d      	add	sp, #116	@ 0x74
 80088aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ae:	2340      	movs	r3, #64	@ 0x40
 80088b0:	616b      	str	r3, [r5, #20]
 80088b2:	2300      	movs	r3, #0
 80088b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80088b6:	2320      	movs	r3, #32
 80088b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80088c0:	2330      	movs	r3, #48	@ 0x30
 80088c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008a60 <_svfiprintf_r+0x1e4>
 80088c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088ca:	f04f 0901 	mov.w	r9, #1
 80088ce:	4623      	mov	r3, r4
 80088d0:	469a      	mov	sl, r3
 80088d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088d6:	b10a      	cbz	r2, 80088dc <_svfiprintf_r+0x60>
 80088d8:	2a25      	cmp	r2, #37	@ 0x25
 80088da:	d1f9      	bne.n	80088d0 <_svfiprintf_r+0x54>
 80088dc:	ebba 0b04 	subs.w	fp, sl, r4
 80088e0:	d00b      	beq.n	80088fa <_svfiprintf_r+0x7e>
 80088e2:	465b      	mov	r3, fp
 80088e4:	4622      	mov	r2, r4
 80088e6:	4629      	mov	r1, r5
 80088e8:	4638      	mov	r0, r7
 80088ea:	f7ff ff6b 	bl	80087c4 <__ssputs_r>
 80088ee:	3001      	adds	r0, #1
 80088f0:	f000 80a7 	beq.w	8008a42 <_svfiprintf_r+0x1c6>
 80088f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088f6:	445a      	add	r2, fp
 80088f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80088fa:	f89a 3000 	ldrb.w	r3, [sl]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	f000 809f 	beq.w	8008a42 <_svfiprintf_r+0x1c6>
 8008904:	2300      	movs	r3, #0
 8008906:	f04f 32ff 	mov.w	r2, #4294967295
 800890a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800890e:	f10a 0a01 	add.w	sl, sl, #1
 8008912:	9304      	str	r3, [sp, #16]
 8008914:	9307      	str	r3, [sp, #28]
 8008916:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800891a:	931a      	str	r3, [sp, #104]	@ 0x68
 800891c:	4654      	mov	r4, sl
 800891e:	2205      	movs	r2, #5
 8008920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008924:	484e      	ldr	r0, [pc, #312]	@ (8008a60 <_svfiprintf_r+0x1e4>)
 8008926:	f7f7 fc53 	bl	80001d0 <memchr>
 800892a:	9a04      	ldr	r2, [sp, #16]
 800892c:	b9d8      	cbnz	r0, 8008966 <_svfiprintf_r+0xea>
 800892e:	06d0      	lsls	r0, r2, #27
 8008930:	bf44      	itt	mi
 8008932:	2320      	movmi	r3, #32
 8008934:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008938:	0711      	lsls	r1, r2, #28
 800893a:	bf44      	itt	mi
 800893c:	232b      	movmi	r3, #43	@ 0x2b
 800893e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008942:	f89a 3000 	ldrb.w	r3, [sl]
 8008946:	2b2a      	cmp	r3, #42	@ 0x2a
 8008948:	d015      	beq.n	8008976 <_svfiprintf_r+0xfa>
 800894a:	9a07      	ldr	r2, [sp, #28]
 800894c:	4654      	mov	r4, sl
 800894e:	2000      	movs	r0, #0
 8008950:	f04f 0c0a 	mov.w	ip, #10
 8008954:	4621      	mov	r1, r4
 8008956:	f811 3b01 	ldrb.w	r3, [r1], #1
 800895a:	3b30      	subs	r3, #48	@ 0x30
 800895c:	2b09      	cmp	r3, #9
 800895e:	d94b      	bls.n	80089f8 <_svfiprintf_r+0x17c>
 8008960:	b1b0      	cbz	r0, 8008990 <_svfiprintf_r+0x114>
 8008962:	9207      	str	r2, [sp, #28]
 8008964:	e014      	b.n	8008990 <_svfiprintf_r+0x114>
 8008966:	eba0 0308 	sub.w	r3, r0, r8
 800896a:	fa09 f303 	lsl.w	r3, r9, r3
 800896e:	4313      	orrs	r3, r2
 8008970:	9304      	str	r3, [sp, #16]
 8008972:	46a2      	mov	sl, r4
 8008974:	e7d2      	b.n	800891c <_svfiprintf_r+0xa0>
 8008976:	9b03      	ldr	r3, [sp, #12]
 8008978:	1d19      	adds	r1, r3, #4
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	9103      	str	r1, [sp, #12]
 800897e:	2b00      	cmp	r3, #0
 8008980:	bfbb      	ittet	lt
 8008982:	425b      	neglt	r3, r3
 8008984:	f042 0202 	orrlt.w	r2, r2, #2
 8008988:	9307      	strge	r3, [sp, #28]
 800898a:	9307      	strlt	r3, [sp, #28]
 800898c:	bfb8      	it	lt
 800898e:	9204      	strlt	r2, [sp, #16]
 8008990:	7823      	ldrb	r3, [r4, #0]
 8008992:	2b2e      	cmp	r3, #46	@ 0x2e
 8008994:	d10a      	bne.n	80089ac <_svfiprintf_r+0x130>
 8008996:	7863      	ldrb	r3, [r4, #1]
 8008998:	2b2a      	cmp	r3, #42	@ 0x2a
 800899a:	d132      	bne.n	8008a02 <_svfiprintf_r+0x186>
 800899c:	9b03      	ldr	r3, [sp, #12]
 800899e:	1d1a      	adds	r2, r3, #4
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	9203      	str	r2, [sp, #12]
 80089a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089a8:	3402      	adds	r4, #2
 80089aa:	9305      	str	r3, [sp, #20]
 80089ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008a70 <_svfiprintf_r+0x1f4>
 80089b0:	7821      	ldrb	r1, [r4, #0]
 80089b2:	2203      	movs	r2, #3
 80089b4:	4650      	mov	r0, sl
 80089b6:	f7f7 fc0b 	bl	80001d0 <memchr>
 80089ba:	b138      	cbz	r0, 80089cc <_svfiprintf_r+0x150>
 80089bc:	9b04      	ldr	r3, [sp, #16]
 80089be:	eba0 000a 	sub.w	r0, r0, sl
 80089c2:	2240      	movs	r2, #64	@ 0x40
 80089c4:	4082      	lsls	r2, r0
 80089c6:	4313      	orrs	r3, r2
 80089c8:	3401      	adds	r4, #1
 80089ca:	9304      	str	r3, [sp, #16]
 80089cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d0:	4824      	ldr	r0, [pc, #144]	@ (8008a64 <_svfiprintf_r+0x1e8>)
 80089d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089d6:	2206      	movs	r2, #6
 80089d8:	f7f7 fbfa 	bl	80001d0 <memchr>
 80089dc:	2800      	cmp	r0, #0
 80089de:	d036      	beq.n	8008a4e <_svfiprintf_r+0x1d2>
 80089e0:	4b21      	ldr	r3, [pc, #132]	@ (8008a68 <_svfiprintf_r+0x1ec>)
 80089e2:	bb1b      	cbnz	r3, 8008a2c <_svfiprintf_r+0x1b0>
 80089e4:	9b03      	ldr	r3, [sp, #12]
 80089e6:	3307      	adds	r3, #7
 80089e8:	f023 0307 	bic.w	r3, r3, #7
 80089ec:	3308      	adds	r3, #8
 80089ee:	9303      	str	r3, [sp, #12]
 80089f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089f2:	4433      	add	r3, r6
 80089f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80089f6:	e76a      	b.n	80088ce <_svfiprintf_r+0x52>
 80089f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80089fc:	460c      	mov	r4, r1
 80089fe:	2001      	movs	r0, #1
 8008a00:	e7a8      	b.n	8008954 <_svfiprintf_r+0xd8>
 8008a02:	2300      	movs	r3, #0
 8008a04:	3401      	adds	r4, #1
 8008a06:	9305      	str	r3, [sp, #20]
 8008a08:	4619      	mov	r1, r3
 8008a0a:	f04f 0c0a 	mov.w	ip, #10
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a14:	3a30      	subs	r2, #48	@ 0x30
 8008a16:	2a09      	cmp	r2, #9
 8008a18:	d903      	bls.n	8008a22 <_svfiprintf_r+0x1a6>
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d0c6      	beq.n	80089ac <_svfiprintf_r+0x130>
 8008a1e:	9105      	str	r1, [sp, #20]
 8008a20:	e7c4      	b.n	80089ac <_svfiprintf_r+0x130>
 8008a22:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a26:	4604      	mov	r4, r0
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e7f0      	b.n	8008a0e <_svfiprintf_r+0x192>
 8008a2c:	ab03      	add	r3, sp, #12
 8008a2e:	9300      	str	r3, [sp, #0]
 8008a30:	462a      	mov	r2, r5
 8008a32:	4b0e      	ldr	r3, [pc, #56]	@ (8008a6c <_svfiprintf_r+0x1f0>)
 8008a34:	a904      	add	r1, sp, #16
 8008a36:	4638      	mov	r0, r7
 8008a38:	f3af 8000 	nop.w
 8008a3c:	1c42      	adds	r2, r0, #1
 8008a3e:	4606      	mov	r6, r0
 8008a40:	d1d6      	bne.n	80089f0 <_svfiprintf_r+0x174>
 8008a42:	89ab      	ldrh	r3, [r5, #12]
 8008a44:	065b      	lsls	r3, r3, #25
 8008a46:	f53f af2d 	bmi.w	80088a4 <_svfiprintf_r+0x28>
 8008a4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a4c:	e72c      	b.n	80088a8 <_svfiprintf_r+0x2c>
 8008a4e:	ab03      	add	r3, sp, #12
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	462a      	mov	r2, r5
 8008a54:	4b05      	ldr	r3, [pc, #20]	@ (8008a6c <_svfiprintf_r+0x1f0>)
 8008a56:	a904      	add	r1, sp, #16
 8008a58:	4638      	mov	r0, r7
 8008a5a:	f000 f9bb 	bl	8008dd4 <_printf_i>
 8008a5e:	e7ed      	b.n	8008a3c <_svfiprintf_r+0x1c0>
 8008a60:	0800b340 	.word	0x0800b340
 8008a64:	0800b34a 	.word	0x0800b34a
 8008a68:	00000000 	.word	0x00000000
 8008a6c:	080087c5 	.word	0x080087c5
 8008a70:	0800b346 	.word	0x0800b346

08008a74 <__sfputc_r>:
 8008a74:	6893      	ldr	r3, [r2, #8]
 8008a76:	3b01      	subs	r3, #1
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	b410      	push	{r4}
 8008a7c:	6093      	str	r3, [r2, #8]
 8008a7e:	da08      	bge.n	8008a92 <__sfputc_r+0x1e>
 8008a80:	6994      	ldr	r4, [r2, #24]
 8008a82:	42a3      	cmp	r3, r4
 8008a84:	db01      	blt.n	8008a8a <__sfputc_r+0x16>
 8008a86:	290a      	cmp	r1, #10
 8008a88:	d103      	bne.n	8008a92 <__sfputc_r+0x1e>
 8008a8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a8e:	f7ff bc90 	b.w	80083b2 <__swbuf_r>
 8008a92:	6813      	ldr	r3, [r2, #0]
 8008a94:	1c58      	adds	r0, r3, #1
 8008a96:	6010      	str	r0, [r2, #0]
 8008a98:	7019      	strb	r1, [r3, #0]
 8008a9a:	4608      	mov	r0, r1
 8008a9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aa0:	4770      	bx	lr

08008aa2 <__sfputs_r>:
 8008aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa4:	4606      	mov	r6, r0
 8008aa6:	460f      	mov	r7, r1
 8008aa8:	4614      	mov	r4, r2
 8008aaa:	18d5      	adds	r5, r2, r3
 8008aac:	42ac      	cmp	r4, r5
 8008aae:	d101      	bne.n	8008ab4 <__sfputs_r+0x12>
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	e007      	b.n	8008ac4 <__sfputs_r+0x22>
 8008ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ab8:	463a      	mov	r2, r7
 8008aba:	4630      	mov	r0, r6
 8008abc:	f7ff ffda 	bl	8008a74 <__sfputc_r>
 8008ac0:	1c43      	adds	r3, r0, #1
 8008ac2:	d1f3      	bne.n	8008aac <__sfputs_r+0xa>
 8008ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ac8 <_vfiprintf_r>:
 8008ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008acc:	460d      	mov	r5, r1
 8008ace:	b09d      	sub	sp, #116	@ 0x74
 8008ad0:	4614      	mov	r4, r2
 8008ad2:	4698      	mov	r8, r3
 8008ad4:	4606      	mov	r6, r0
 8008ad6:	b118      	cbz	r0, 8008ae0 <_vfiprintf_r+0x18>
 8008ad8:	6a03      	ldr	r3, [r0, #32]
 8008ada:	b90b      	cbnz	r3, 8008ae0 <_vfiprintf_r+0x18>
 8008adc:	f7ff fb56 	bl	800818c <__sinit>
 8008ae0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ae2:	07d9      	lsls	r1, r3, #31
 8008ae4:	d405      	bmi.n	8008af2 <_vfiprintf_r+0x2a>
 8008ae6:	89ab      	ldrh	r3, [r5, #12]
 8008ae8:	059a      	lsls	r2, r3, #22
 8008aea:	d402      	bmi.n	8008af2 <_vfiprintf_r+0x2a>
 8008aec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008aee:	f7ff fd6e 	bl	80085ce <__retarget_lock_acquire_recursive>
 8008af2:	89ab      	ldrh	r3, [r5, #12]
 8008af4:	071b      	lsls	r3, r3, #28
 8008af6:	d501      	bpl.n	8008afc <_vfiprintf_r+0x34>
 8008af8:	692b      	ldr	r3, [r5, #16]
 8008afa:	b99b      	cbnz	r3, 8008b24 <_vfiprintf_r+0x5c>
 8008afc:	4629      	mov	r1, r5
 8008afe:	4630      	mov	r0, r6
 8008b00:	f7ff fc96 	bl	8008430 <__swsetup_r>
 8008b04:	b170      	cbz	r0, 8008b24 <_vfiprintf_r+0x5c>
 8008b06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b08:	07dc      	lsls	r4, r3, #31
 8008b0a:	d504      	bpl.n	8008b16 <_vfiprintf_r+0x4e>
 8008b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b10:	b01d      	add	sp, #116	@ 0x74
 8008b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b16:	89ab      	ldrh	r3, [r5, #12]
 8008b18:	0598      	lsls	r0, r3, #22
 8008b1a:	d4f7      	bmi.n	8008b0c <_vfiprintf_r+0x44>
 8008b1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b1e:	f7ff fd57 	bl	80085d0 <__retarget_lock_release_recursive>
 8008b22:	e7f3      	b.n	8008b0c <_vfiprintf_r+0x44>
 8008b24:	2300      	movs	r3, #0
 8008b26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b28:	2320      	movs	r3, #32
 8008b2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b32:	2330      	movs	r3, #48	@ 0x30
 8008b34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ce4 <_vfiprintf_r+0x21c>
 8008b38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b3c:	f04f 0901 	mov.w	r9, #1
 8008b40:	4623      	mov	r3, r4
 8008b42:	469a      	mov	sl, r3
 8008b44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b48:	b10a      	cbz	r2, 8008b4e <_vfiprintf_r+0x86>
 8008b4a:	2a25      	cmp	r2, #37	@ 0x25
 8008b4c:	d1f9      	bne.n	8008b42 <_vfiprintf_r+0x7a>
 8008b4e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b52:	d00b      	beq.n	8008b6c <_vfiprintf_r+0xa4>
 8008b54:	465b      	mov	r3, fp
 8008b56:	4622      	mov	r2, r4
 8008b58:	4629      	mov	r1, r5
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	f7ff ffa1 	bl	8008aa2 <__sfputs_r>
 8008b60:	3001      	adds	r0, #1
 8008b62:	f000 80a7 	beq.w	8008cb4 <_vfiprintf_r+0x1ec>
 8008b66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b68:	445a      	add	r2, fp
 8008b6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f000 809f 	beq.w	8008cb4 <_vfiprintf_r+0x1ec>
 8008b76:	2300      	movs	r3, #0
 8008b78:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b80:	f10a 0a01 	add.w	sl, sl, #1
 8008b84:	9304      	str	r3, [sp, #16]
 8008b86:	9307      	str	r3, [sp, #28]
 8008b88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b8e:	4654      	mov	r4, sl
 8008b90:	2205      	movs	r2, #5
 8008b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b96:	4853      	ldr	r0, [pc, #332]	@ (8008ce4 <_vfiprintf_r+0x21c>)
 8008b98:	f7f7 fb1a 	bl	80001d0 <memchr>
 8008b9c:	9a04      	ldr	r2, [sp, #16]
 8008b9e:	b9d8      	cbnz	r0, 8008bd8 <_vfiprintf_r+0x110>
 8008ba0:	06d1      	lsls	r1, r2, #27
 8008ba2:	bf44      	itt	mi
 8008ba4:	2320      	movmi	r3, #32
 8008ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008baa:	0713      	lsls	r3, r2, #28
 8008bac:	bf44      	itt	mi
 8008bae:	232b      	movmi	r3, #43	@ 0x2b
 8008bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008bb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bba:	d015      	beq.n	8008be8 <_vfiprintf_r+0x120>
 8008bbc:	9a07      	ldr	r2, [sp, #28]
 8008bbe:	4654      	mov	r4, sl
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	f04f 0c0a 	mov.w	ip, #10
 8008bc6:	4621      	mov	r1, r4
 8008bc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bcc:	3b30      	subs	r3, #48	@ 0x30
 8008bce:	2b09      	cmp	r3, #9
 8008bd0:	d94b      	bls.n	8008c6a <_vfiprintf_r+0x1a2>
 8008bd2:	b1b0      	cbz	r0, 8008c02 <_vfiprintf_r+0x13a>
 8008bd4:	9207      	str	r2, [sp, #28]
 8008bd6:	e014      	b.n	8008c02 <_vfiprintf_r+0x13a>
 8008bd8:	eba0 0308 	sub.w	r3, r0, r8
 8008bdc:	fa09 f303 	lsl.w	r3, r9, r3
 8008be0:	4313      	orrs	r3, r2
 8008be2:	9304      	str	r3, [sp, #16]
 8008be4:	46a2      	mov	sl, r4
 8008be6:	e7d2      	b.n	8008b8e <_vfiprintf_r+0xc6>
 8008be8:	9b03      	ldr	r3, [sp, #12]
 8008bea:	1d19      	adds	r1, r3, #4
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	9103      	str	r1, [sp, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	bfbb      	ittet	lt
 8008bf4:	425b      	neglt	r3, r3
 8008bf6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bfa:	9307      	strge	r3, [sp, #28]
 8008bfc:	9307      	strlt	r3, [sp, #28]
 8008bfe:	bfb8      	it	lt
 8008c00:	9204      	strlt	r2, [sp, #16]
 8008c02:	7823      	ldrb	r3, [r4, #0]
 8008c04:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c06:	d10a      	bne.n	8008c1e <_vfiprintf_r+0x156>
 8008c08:	7863      	ldrb	r3, [r4, #1]
 8008c0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c0c:	d132      	bne.n	8008c74 <_vfiprintf_r+0x1ac>
 8008c0e:	9b03      	ldr	r3, [sp, #12]
 8008c10:	1d1a      	adds	r2, r3, #4
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	9203      	str	r2, [sp, #12]
 8008c16:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c1a:	3402      	adds	r4, #2
 8008c1c:	9305      	str	r3, [sp, #20]
 8008c1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008cf4 <_vfiprintf_r+0x22c>
 8008c22:	7821      	ldrb	r1, [r4, #0]
 8008c24:	2203      	movs	r2, #3
 8008c26:	4650      	mov	r0, sl
 8008c28:	f7f7 fad2 	bl	80001d0 <memchr>
 8008c2c:	b138      	cbz	r0, 8008c3e <_vfiprintf_r+0x176>
 8008c2e:	9b04      	ldr	r3, [sp, #16]
 8008c30:	eba0 000a 	sub.w	r0, r0, sl
 8008c34:	2240      	movs	r2, #64	@ 0x40
 8008c36:	4082      	lsls	r2, r0
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	3401      	adds	r4, #1
 8008c3c:	9304      	str	r3, [sp, #16]
 8008c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c42:	4829      	ldr	r0, [pc, #164]	@ (8008ce8 <_vfiprintf_r+0x220>)
 8008c44:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c48:	2206      	movs	r2, #6
 8008c4a:	f7f7 fac1 	bl	80001d0 <memchr>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	d03f      	beq.n	8008cd2 <_vfiprintf_r+0x20a>
 8008c52:	4b26      	ldr	r3, [pc, #152]	@ (8008cec <_vfiprintf_r+0x224>)
 8008c54:	bb1b      	cbnz	r3, 8008c9e <_vfiprintf_r+0x1d6>
 8008c56:	9b03      	ldr	r3, [sp, #12]
 8008c58:	3307      	adds	r3, #7
 8008c5a:	f023 0307 	bic.w	r3, r3, #7
 8008c5e:	3308      	adds	r3, #8
 8008c60:	9303      	str	r3, [sp, #12]
 8008c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c64:	443b      	add	r3, r7
 8008c66:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c68:	e76a      	b.n	8008b40 <_vfiprintf_r+0x78>
 8008c6a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c6e:	460c      	mov	r4, r1
 8008c70:	2001      	movs	r0, #1
 8008c72:	e7a8      	b.n	8008bc6 <_vfiprintf_r+0xfe>
 8008c74:	2300      	movs	r3, #0
 8008c76:	3401      	adds	r4, #1
 8008c78:	9305      	str	r3, [sp, #20]
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	f04f 0c0a 	mov.w	ip, #10
 8008c80:	4620      	mov	r0, r4
 8008c82:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c86:	3a30      	subs	r2, #48	@ 0x30
 8008c88:	2a09      	cmp	r2, #9
 8008c8a:	d903      	bls.n	8008c94 <_vfiprintf_r+0x1cc>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d0c6      	beq.n	8008c1e <_vfiprintf_r+0x156>
 8008c90:	9105      	str	r1, [sp, #20]
 8008c92:	e7c4      	b.n	8008c1e <_vfiprintf_r+0x156>
 8008c94:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c98:	4604      	mov	r4, r0
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e7f0      	b.n	8008c80 <_vfiprintf_r+0x1b8>
 8008c9e:	ab03      	add	r3, sp, #12
 8008ca0:	9300      	str	r3, [sp, #0]
 8008ca2:	462a      	mov	r2, r5
 8008ca4:	4b12      	ldr	r3, [pc, #72]	@ (8008cf0 <_vfiprintf_r+0x228>)
 8008ca6:	a904      	add	r1, sp, #16
 8008ca8:	4630      	mov	r0, r6
 8008caa:	f3af 8000 	nop.w
 8008cae:	4607      	mov	r7, r0
 8008cb0:	1c78      	adds	r0, r7, #1
 8008cb2:	d1d6      	bne.n	8008c62 <_vfiprintf_r+0x19a>
 8008cb4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cb6:	07d9      	lsls	r1, r3, #31
 8008cb8:	d405      	bmi.n	8008cc6 <_vfiprintf_r+0x1fe>
 8008cba:	89ab      	ldrh	r3, [r5, #12]
 8008cbc:	059a      	lsls	r2, r3, #22
 8008cbe:	d402      	bmi.n	8008cc6 <_vfiprintf_r+0x1fe>
 8008cc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cc2:	f7ff fc85 	bl	80085d0 <__retarget_lock_release_recursive>
 8008cc6:	89ab      	ldrh	r3, [r5, #12]
 8008cc8:	065b      	lsls	r3, r3, #25
 8008cca:	f53f af1f 	bmi.w	8008b0c <_vfiprintf_r+0x44>
 8008cce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cd0:	e71e      	b.n	8008b10 <_vfiprintf_r+0x48>
 8008cd2:	ab03      	add	r3, sp, #12
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	462a      	mov	r2, r5
 8008cd8:	4b05      	ldr	r3, [pc, #20]	@ (8008cf0 <_vfiprintf_r+0x228>)
 8008cda:	a904      	add	r1, sp, #16
 8008cdc:	4630      	mov	r0, r6
 8008cde:	f000 f879 	bl	8008dd4 <_printf_i>
 8008ce2:	e7e4      	b.n	8008cae <_vfiprintf_r+0x1e6>
 8008ce4:	0800b340 	.word	0x0800b340
 8008ce8:	0800b34a 	.word	0x0800b34a
 8008cec:	00000000 	.word	0x00000000
 8008cf0:	08008aa3 	.word	0x08008aa3
 8008cf4:	0800b346 	.word	0x0800b346

08008cf8 <_printf_common>:
 8008cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cfc:	4616      	mov	r6, r2
 8008cfe:	4698      	mov	r8, r3
 8008d00:	688a      	ldr	r2, [r1, #8]
 8008d02:	690b      	ldr	r3, [r1, #16]
 8008d04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	bfb8      	it	lt
 8008d0c:	4613      	movlt	r3, r2
 8008d0e:	6033      	str	r3, [r6, #0]
 8008d10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d14:	4607      	mov	r7, r0
 8008d16:	460c      	mov	r4, r1
 8008d18:	b10a      	cbz	r2, 8008d1e <_printf_common+0x26>
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	6033      	str	r3, [r6, #0]
 8008d1e:	6823      	ldr	r3, [r4, #0]
 8008d20:	0699      	lsls	r1, r3, #26
 8008d22:	bf42      	ittt	mi
 8008d24:	6833      	ldrmi	r3, [r6, #0]
 8008d26:	3302      	addmi	r3, #2
 8008d28:	6033      	strmi	r3, [r6, #0]
 8008d2a:	6825      	ldr	r5, [r4, #0]
 8008d2c:	f015 0506 	ands.w	r5, r5, #6
 8008d30:	d106      	bne.n	8008d40 <_printf_common+0x48>
 8008d32:	f104 0a19 	add.w	sl, r4, #25
 8008d36:	68e3      	ldr	r3, [r4, #12]
 8008d38:	6832      	ldr	r2, [r6, #0]
 8008d3a:	1a9b      	subs	r3, r3, r2
 8008d3c:	42ab      	cmp	r3, r5
 8008d3e:	dc26      	bgt.n	8008d8e <_printf_common+0x96>
 8008d40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d44:	6822      	ldr	r2, [r4, #0]
 8008d46:	3b00      	subs	r3, #0
 8008d48:	bf18      	it	ne
 8008d4a:	2301      	movne	r3, #1
 8008d4c:	0692      	lsls	r2, r2, #26
 8008d4e:	d42b      	bmi.n	8008da8 <_printf_common+0xb0>
 8008d50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d54:	4641      	mov	r1, r8
 8008d56:	4638      	mov	r0, r7
 8008d58:	47c8      	blx	r9
 8008d5a:	3001      	adds	r0, #1
 8008d5c:	d01e      	beq.n	8008d9c <_printf_common+0xa4>
 8008d5e:	6823      	ldr	r3, [r4, #0]
 8008d60:	6922      	ldr	r2, [r4, #16]
 8008d62:	f003 0306 	and.w	r3, r3, #6
 8008d66:	2b04      	cmp	r3, #4
 8008d68:	bf02      	ittt	eq
 8008d6a:	68e5      	ldreq	r5, [r4, #12]
 8008d6c:	6833      	ldreq	r3, [r6, #0]
 8008d6e:	1aed      	subeq	r5, r5, r3
 8008d70:	68a3      	ldr	r3, [r4, #8]
 8008d72:	bf0c      	ite	eq
 8008d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d78:	2500      	movne	r5, #0
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	bfc4      	itt	gt
 8008d7e:	1a9b      	subgt	r3, r3, r2
 8008d80:	18ed      	addgt	r5, r5, r3
 8008d82:	2600      	movs	r6, #0
 8008d84:	341a      	adds	r4, #26
 8008d86:	42b5      	cmp	r5, r6
 8008d88:	d11a      	bne.n	8008dc0 <_printf_common+0xc8>
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	e008      	b.n	8008da0 <_printf_common+0xa8>
 8008d8e:	2301      	movs	r3, #1
 8008d90:	4652      	mov	r2, sl
 8008d92:	4641      	mov	r1, r8
 8008d94:	4638      	mov	r0, r7
 8008d96:	47c8      	blx	r9
 8008d98:	3001      	adds	r0, #1
 8008d9a:	d103      	bne.n	8008da4 <_printf_common+0xac>
 8008d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008da4:	3501      	adds	r5, #1
 8008da6:	e7c6      	b.n	8008d36 <_printf_common+0x3e>
 8008da8:	18e1      	adds	r1, r4, r3
 8008daa:	1c5a      	adds	r2, r3, #1
 8008dac:	2030      	movs	r0, #48	@ 0x30
 8008dae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008db2:	4422      	add	r2, r4
 8008db4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008db8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008dbc:	3302      	adds	r3, #2
 8008dbe:	e7c7      	b.n	8008d50 <_printf_common+0x58>
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	4622      	mov	r2, r4
 8008dc4:	4641      	mov	r1, r8
 8008dc6:	4638      	mov	r0, r7
 8008dc8:	47c8      	blx	r9
 8008dca:	3001      	adds	r0, #1
 8008dcc:	d0e6      	beq.n	8008d9c <_printf_common+0xa4>
 8008dce:	3601      	adds	r6, #1
 8008dd0:	e7d9      	b.n	8008d86 <_printf_common+0x8e>
	...

08008dd4 <_printf_i>:
 8008dd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd8:	7e0f      	ldrb	r7, [r1, #24]
 8008dda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ddc:	2f78      	cmp	r7, #120	@ 0x78
 8008dde:	4691      	mov	r9, r2
 8008de0:	4680      	mov	r8, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	469a      	mov	sl, r3
 8008de6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008dea:	d807      	bhi.n	8008dfc <_printf_i+0x28>
 8008dec:	2f62      	cmp	r7, #98	@ 0x62
 8008dee:	d80a      	bhi.n	8008e06 <_printf_i+0x32>
 8008df0:	2f00      	cmp	r7, #0
 8008df2:	f000 80d1 	beq.w	8008f98 <_printf_i+0x1c4>
 8008df6:	2f58      	cmp	r7, #88	@ 0x58
 8008df8:	f000 80b8 	beq.w	8008f6c <_printf_i+0x198>
 8008dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e04:	e03a      	b.n	8008e7c <_printf_i+0xa8>
 8008e06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e0a:	2b15      	cmp	r3, #21
 8008e0c:	d8f6      	bhi.n	8008dfc <_printf_i+0x28>
 8008e0e:	a101      	add	r1, pc, #4	@ (adr r1, 8008e14 <_printf_i+0x40>)
 8008e10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e14:	08008e6d 	.word	0x08008e6d
 8008e18:	08008e81 	.word	0x08008e81
 8008e1c:	08008dfd 	.word	0x08008dfd
 8008e20:	08008dfd 	.word	0x08008dfd
 8008e24:	08008dfd 	.word	0x08008dfd
 8008e28:	08008dfd 	.word	0x08008dfd
 8008e2c:	08008e81 	.word	0x08008e81
 8008e30:	08008dfd 	.word	0x08008dfd
 8008e34:	08008dfd 	.word	0x08008dfd
 8008e38:	08008dfd 	.word	0x08008dfd
 8008e3c:	08008dfd 	.word	0x08008dfd
 8008e40:	08008f7f 	.word	0x08008f7f
 8008e44:	08008eab 	.word	0x08008eab
 8008e48:	08008f39 	.word	0x08008f39
 8008e4c:	08008dfd 	.word	0x08008dfd
 8008e50:	08008dfd 	.word	0x08008dfd
 8008e54:	08008fa1 	.word	0x08008fa1
 8008e58:	08008dfd 	.word	0x08008dfd
 8008e5c:	08008eab 	.word	0x08008eab
 8008e60:	08008dfd 	.word	0x08008dfd
 8008e64:	08008dfd 	.word	0x08008dfd
 8008e68:	08008f41 	.word	0x08008f41
 8008e6c:	6833      	ldr	r3, [r6, #0]
 8008e6e:	1d1a      	adds	r2, r3, #4
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	6032      	str	r2, [r6, #0]
 8008e74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e09c      	b.n	8008fba <_printf_i+0x1e6>
 8008e80:	6833      	ldr	r3, [r6, #0]
 8008e82:	6820      	ldr	r0, [r4, #0]
 8008e84:	1d19      	adds	r1, r3, #4
 8008e86:	6031      	str	r1, [r6, #0]
 8008e88:	0606      	lsls	r6, r0, #24
 8008e8a:	d501      	bpl.n	8008e90 <_printf_i+0xbc>
 8008e8c:	681d      	ldr	r5, [r3, #0]
 8008e8e:	e003      	b.n	8008e98 <_printf_i+0xc4>
 8008e90:	0645      	lsls	r5, r0, #25
 8008e92:	d5fb      	bpl.n	8008e8c <_printf_i+0xb8>
 8008e94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e98:	2d00      	cmp	r5, #0
 8008e9a:	da03      	bge.n	8008ea4 <_printf_i+0xd0>
 8008e9c:	232d      	movs	r3, #45	@ 0x2d
 8008e9e:	426d      	negs	r5, r5
 8008ea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ea4:	4858      	ldr	r0, [pc, #352]	@ (8009008 <_printf_i+0x234>)
 8008ea6:	230a      	movs	r3, #10
 8008ea8:	e011      	b.n	8008ece <_printf_i+0xfa>
 8008eaa:	6821      	ldr	r1, [r4, #0]
 8008eac:	6833      	ldr	r3, [r6, #0]
 8008eae:	0608      	lsls	r0, r1, #24
 8008eb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008eb4:	d402      	bmi.n	8008ebc <_printf_i+0xe8>
 8008eb6:	0649      	lsls	r1, r1, #25
 8008eb8:	bf48      	it	mi
 8008eba:	b2ad      	uxthmi	r5, r5
 8008ebc:	2f6f      	cmp	r7, #111	@ 0x6f
 8008ebe:	4852      	ldr	r0, [pc, #328]	@ (8009008 <_printf_i+0x234>)
 8008ec0:	6033      	str	r3, [r6, #0]
 8008ec2:	bf14      	ite	ne
 8008ec4:	230a      	movne	r3, #10
 8008ec6:	2308      	moveq	r3, #8
 8008ec8:	2100      	movs	r1, #0
 8008eca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008ece:	6866      	ldr	r6, [r4, #4]
 8008ed0:	60a6      	str	r6, [r4, #8]
 8008ed2:	2e00      	cmp	r6, #0
 8008ed4:	db05      	blt.n	8008ee2 <_printf_i+0x10e>
 8008ed6:	6821      	ldr	r1, [r4, #0]
 8008ed8:	432e      	orrs	r6, r5
 8008eda:	f021 0104 	bic.w	r1, r1, #4
 8008ede:	6021      	str	r1, [r4, #0]
 8008ee0:	d04b      	beq.n	8008f7a <_printf_i+0x1a6>
 8008ee2:	4616      	mov	r6, r2
 8008ee4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ee8:	fb03 5711 	mls	r7, r3, r1, r5
 8008eec:	5dc7      	ldrb	r7, [r0, r7]
 8008eee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ef2:	462f      	mov	r7, r5
 8008ef4:	42bb      	cmp	r3, r7
 8008ef6:	460d      	mov	r5, r1
 8008ef8:	d9f4      	bls.n	8008ee4 <_printf_i+0x110>
 8008efa:	2b08      	cmp	r3, #8
 8008efc:	d10b      	bne.n	8008f16 <_printf_i+0x142>
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	07df      	lsls	r7, r3, #31
 8008f02:	d508      	bpl.n	8008f16 <_printf_i+0x142>
 8008f04:	6923      	ldr	r3, [r4, #16]
 8008f06:	6861      	ldr	r1, [r4, #4]
 8008f08:	4299      	cmp	r1, r3
 8008f0a:	bfde      	ittt	le
 8008f0c:	2330      	movle	r3, #48	@ 0x30
 8008f0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f16:	1b92      	subs	r2, r2, r6
 8008f18:	6122      	str	r2, [r4, #16]
 8008f1a:	f8cd a000 	str.w	sl, [sp]
 8008f1e:	464b      	mov	r3, r9
 8008f20:	aa03      	add	r2, sp, #12
 8008f22:	4621      	mov	r1, r4
 8008f24:	4640      	mov	r0, r8
 8008f26:	f7ff fee7 	bl	8008cf8 <_printf_common>
 8008f2a:	3001      	adds	r0, #1
 8008f2c:	d14a      	bne.n	8008fc4 <_printf_i+0x1f0>
 8008f2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f32:	b004      	add	sp, #16
 8008f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	f043 0320 	orr.w	r3, r3, #32
 8008f3e:	6023      	str	r3, [r4, #0]
 8008f40:	4832      	ldr	r0, [pc, #200]	@ (800900c <_printf_i+0x238>)
 8008f42:	2778      	movs	r7, #120	@ 0x78
 8008f44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f48:	6823      	ldr	r3, [r4, #0]
 8008f4a:	6831      	ldr	r1, [r6, #0]
 8008f4c:	061f      	lsls	r7, r3, #24
 8008f4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f52:	d402      	bmi.n	8008f5a <_printf_i+0x186>
 8008f54:	065f      	lsls	r7, r3, #25
 8008f56:	bf48      	it	mi
 8008f58:	b2ad      	uxthmi	r5, r5
 8008f5a:	6031      	str	r1, [r6, #0]
 8008f5c:	07d9      	lsls	r1, r3, #31
 8008f5e:	bf44      	itt	mi
 8008f60:	f043 0320 	orrmi.w	r3, r3, #32
 8008f64:	6023      	strmi	r3, [r4, #0]
 8008f66:	b11d      	cbz	r5, 8008f70 <_printf_i+0x19c>
 8008f68:	2310      	movs	r3, #16
 8008f6a:	e7ad      	b.n	8008ec8 <_printf_i+0xf4>
 8008f6c:	4826      	ldr	r0, [pc, #152]	@ (8009008 <_printf_i+0x234>)
 8008f6e:	e7e9      	b.n	8008f44 <_printf_i+0x170>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	f023 0320 	bic.w	r3, r3, #32
 8008f76:	6023      	str	r3, [r4, #0]
 8008f78:	e7f6      	b.n	8008f68 <_printf_i+0x194>
 8008f7a:	4616      	mov	r6, r2
 8008f7c:	e7bd      	b.n	8008efa <_printf_i+0x126>
 8008f7e:	6833      	ldr	r3, [r6, #0]
 8008f80:	6825      	ldr	r5, [r4, #0]
 8008f82:	6961      	ldr	r1, [r4, #20]
 8008f84:	1d18      	adds	r0, r3, #4
 8008f86:	6030      	str	r0, [r6, #0]
 8008f88:	062e      	lsls	r6, r5, #24
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	d501      	bpl.n	8008f92 <_printf_i+0x1be>
 8008f8e:	6019      	str	r1, [r3, #0]
 8008f90:	e002      	b.n	8008f98 <_printf_i+0x1c4>
 8008f92:	0668      	lsls	r0, r5, #25
 8008f94:	d5fb      	bpl.n	8008f8e <_printf_i+0x1ba>
 8008f96:	8019      	strh	r1, [r3, #0]
 8008f98:	2300      	movs	r3, #0
 8008f9a:	6123      	str	r3, [r4, #16]
 8008f9c:	4616      	mov	r6, r2
 8008f9e:	e7bc      	b.n	8008f1a <_printf_i+0x146>
 8008fa0:	6833      	ldr	r3, [r6, #0]
 8008fa2:	1d1a      	adds	r2, r3, #4
 8008fa4:	6032      	str	r2, [r6, #0]
 8008fa6:	681e      	ldr	r6, [r3, #0]
 8008fa8:	6862      	ldr	r2, [r4, #4]
 8008faa:	2100      	movs	r1, #0
 8008fac:	4630      	mov	r0, r6
 8008fae:	f7f7 f90f 	bl	80001d0 <memchr>
 8008fb2:	b108      	cbz	r0, 8008fb8 <_printf_i+0x1e4>
 8008fb4:	1b80      	subs	r0, r0, r6
 8008fb6:	6060      	str	r0, [r4, #4]
 8008fb8:	6863      	ldr	r3, [r4, #4]
 8008fba:	6123      	str	r3, [r4, #16]
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fc2:	e7aa      	b.n	8008f1a <_printf_i+0x146>
 8008fc4:	6923      	ldr	r3, [r4, #16]
 8008fc6:	4632      	mov	r2, r6
 8008fc8:	4649      	mov	r1, r9
 8008fca:	4640      	mov	r0, r8
 8008fcc:	47d0      	blx	sl
 8008fce:	3001      	adds	r0, #1
 8008fd0:	d0ad      	beq.n	8008f2e <_printf_i+0x15a>
 8008fd2:	6823      	ldr	r3, [r4, #0]
 8008fd4:	079b      	lsls	r3, r3, #30
 8008fd6:	d413      	bmi.n	8009000 <_printf_i+0x22c>
 8008fd8:	68e0      	ldr	r0, [r4, #12]
 8008fda:	9b03      	ldr	r3, [sp, #12]
 8008fdc:	4298      	cmp	r0, r3
 8008fde:	bfb8      	it	lt
 8008fe0:	4618      	movlt	r0, r3
 8008fe2:	e7a6      	b.n	8008f32 <_printf_i+0x15e>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	4632      	mov	r2, r6
 8008fe8:	4649      	mov	r1, r9
 8008fea:	4640      	mov	r0, r8
 8008fec:	47d0      	blx	sl
 8008fee:	3001      	adds	r0, #1
 8008ff0:	d09d      	beq.n	8008f2e <_printf_i+0x15a>
 8008ff2:	3501      	adds	r5, #1
 8008ff4:	68e3      	ldr	r3, [r4, #12]
 8008ff6:	9903      	ldr	r1, [sp, #12]
 8008ff8:	1a5b      	subs	r3, r3, r1
 8008ffa:	42ab      	cmp	r3, r5
 8008ffc:	dcf2      	bgt.n	8008fe4 <_printf_i+0x210>
 8008ffe:	e7eb      	b.n	8008fd8 <_printf_i+0x204>
 8009000:	2500      	movs	r5, #0
 8009002:	f104 0619 	add.w	r6, r4, #25
 8009006:	e7f5      	b.n	8008ff4 <_printf_i+0x220>
 8009008:	0800b351 	.word	0x0800b351
 800900c:	0800b362 	.word	0x0800b362

08009010 <__sflush_r>:
 8009010:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009018:	0716      	lsls	r6, r2, #28
 800901a:	4605      	mov	r5, r0
 800901c:	460c      	mov	r4, r1
 800901e:	d454      	bmi.n	80090ca <__sflush_r+0xba>
 8009020:	684b      	ldr	r3, [r1, #4]
 8009022:	2b00      	cmp	r3, #0
 8009024:	dc02      	bgt.n	800902c <__sflush_r+0x1c>
 8009026:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009028:	2b00      	cmp	r3, #0
 800902a:	dd48      	ble.n	80090be <__sflush_r+0xae>
 800902c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800902e:	2e00      	cmp	r6, #0
 8009030:	d045      	beq.n	80090be <__sflush_r+0xae>
 8009032:	2300      	movs	r3, #0
 8009034:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009038:	682f      	ldr	r7, [r5, #0]
 800903a:	6a21      	ldr	r1, [r4, #32]
 800903c:	602b      	str	r3, [r5, #0]
 800903e:	d030      	beq.n	80090a2 <__sflush_r+0x92>
 8009040:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009042:	89a3      	ldrh	r3, [r4, #12]
 8009044:	0759      	lsls	r1, r3, #29
 8009046:	d505      	bpl.n	8009054 <__sflush_r+0x44>
 8009048:	6863      	ldr	r3, [r4, #4]
 800904a:	1ad2      	subs	r2, r2, r3
 800904c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800904e:	b10b      	cbz	r3, 8009054 <__sflush_r+0x44>
 8009050:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009052:	1ad2      	subs	r2, r2, r3
 8009054:	2300      	movs	r3, #0
 8009056:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009058:	6a21      	ldr	r1, [r4, #32]
 800905a:	4628      	mov	r0, r5
 800905c:	47b0      	blx	r6
 800905e:	1c43      	adds	r3, r0, #1
 8009060:	89a3      	ldrh	r3, [r4, #12]
 8009062:	d106      	bne.n	8009072 <__sflush_r+0x62>
 8009064:	6829      	ldr	r1, [r5, #0]
 8009066:	291d      	cmp	r1, #29
 8009068:	d82b      	bhi.n	80090c2 <__sflush_r+0xb2>
 800906a:	4a2a      	ldr	r2, [pc, #168]	@ (8009114 <__sflush_r+0x104>)
 800906c:	40ca      	lsrs	r2, r1
 800906e:	07d6      	lsls	r6, r2, #31
 8009070:	d527      	bpl.n	80090c2 <__sflush_r+0xb2>
 8009072:	2200      	movs	r2, #0
 8009074:	6062      	str	r2, [r4, #4]
 8009076:	04d9      	lsls	r1, r3, #19
 8009078:	6922      	ldr	r2, [r4, #16]
 800907a:	6022      	str	r2, [r4, #0]
 800907c:	d504      	bpl.n	8009088 <__sflush_r+0x78>
 800907e:	1c42      	adds	r2, r0, #1
 8009080:	d101      	bne.n	8009086 <__sflush_r+0x76>
 8009082:	682b      	ldr	r3, [r5, #0]
 8009084:	b903      	cbnz	r3, 8009088 <__sflush_r+0x78>
 8009086:	6560      	str	r0, [r4, #84]	@ 0x54
 8009088:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800908a:	602f      	str	r7, [r5, #0]
 800908c:	b1b9      	cbz	r1, 80090be <__sflush_r+0xae>
 800908e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009092:	4299      	cmp	r1, r3
 8009094:	d002      	beq.n	800909c <__sflush_r+0x8c>
 8009096:	4628      	mov	r0, r5
 8009098:	f7ff fa9c 	bl	80085d4 <_free_r>
 800909c:	2300      	movs	r3, #0
 800909e:	6363      	str	r3, [r4, #52]	@ 0x34
 80090a0:	e00d      	b.n	80090be <__sflush_r+0xae>
 80090a2:	2301      	movs	r3, #1
 80090a4:	4628      	mov	r0, r5
 80090a6:	47b0      	blx	r6
 80090a8:	4602      	mov	r2, r0
 80090aa:	1c50      	adds	r0, r2, #1
 80090ac:	d1c9      	bne.n	8009042 <__sflush_r+0x32>
 80090ae:	682b      	ldr	r3, [r5, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d0c6      	beq.n	8009042 <__sflush_r+0x32>
 80090b4:	2b1d      	cmp	r3, #29
 80090b6:	d001      	beq.n	80090bc <__sflush_r+0xac>
 80090b8:	2b16      	cmp	r3, #22
 80090ba:	d11e      	bne.n	80090fa <__sflush_r+0xea>
 80090bc:	602f      	str	r7, [r5, #0]
 80090be:	2000      	movs	r0, #0
 80090c0:	e022      	b.n	8009108 <__sflush_r+0xf8>
 80090c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090c6:	b21b      	sxth	r3, r3
 80090c8:	e01b      	b.n	8009102 <__sflush_r+0xf2>
 80090ca:	690f      	ldr	r7, [r1, #16]
 80090cc:	2f00      	cmp	r7, #0
 80090ce:	d0f6      	beq.n	80090be <__sflush_r+0xae>
 80090d0:	0793      	lsls	r3, r2, #30
 80090d2:	680e      	ldr	r6, [r1, #0]
 80090d4:	bf08      	it	eq
 80090d6:	694b      	ldreq	r3, [r1, #20]
 80090d8:	600f      	str	r7, [r1, #0]
 80090da:	bf18      	it	ne
 80090dc:	2300      	movne	r3, #0
 80090de:	eba6 0807 	sub.w	r8, r6, r7
 80090e2:	608b      	str	r3, [r1, #8]
 80090e4:	f1b8 0f00 	cmp.w	r8, #0
 80090e8:	dde9      	ble.n	80090be <__sflush_r+0xae>
 80090ea:	6a21      	ldr	r1, [r4, #32]
 80090ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80090ee:	4643      	mov	r3, r8
 80090f0:	463a      	mov	r2, r7
 80090f2:	4628      	mov	r0, r5
 80090f4:	47b0      	blx	r6
 80090f6:	2800      	cmp	r0, #0
 80090f8:	dc08      	bgt.n	800910c <__sflush_r+0xfc>
 80090fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009102:	81a3      	strh	r3, [r4, #12]
 8009104:	f04f 30ff 	mov.w	r0, #4294967295
 8009108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800910c:	4407      	add	r7, r0
 800910e:	eba8 0800 	sub.w	r8, r8, r0
 8009112:	e7e7      	b.n	80090e4 <__sflush_r+0xd4>
 8009114:	20400001 	.word	0x20400001

08009118 <_fflush_r>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	690b      	ldr	r3, [r1, #16]
 800911c:	4605      	mov	r5, r0
 800911e:	460c      	mov	r4, r1
 8009120:	b913      	cbnz	r3, 8009128 <_fflush_r+0x10>
 8009122:	2500      	movs	r5, #0
 8009124:	4628      	mov	r0, r5
 8009126:	bd38      	pop	{r3, r4, r5, pc}
 8009128:	b118      	cbz	r0, 8009132 <_fflush_r+0x1a>
 800912a:	6a03      	ldr	r3, [r0, #32]
 800912c:	b90b      	cbnz	r3, 8009132 <_fflush_r+0x1a>
 800912e:	f7ff f82d 	bl	800818c <__sinit>
 8009132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d0f3      	beq.n	8009122 <_fflush_r+0xa>
 800913a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800913c:	07d0      	lsls	r0, r2, #31
 800913e:	d404      	bmi.n	800914a <_fflush_r+0x32>
 8009140:	0599      	lsls	r1, r3, #22
 8009142:	d402      	bmi.n	800914a <_fflush_r+0x32>
 8009144:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009146:	f7ff fa42 	bl	80085ce <__retarget_lock_acquire_recursive>
 800914a:	4628      	mov	r0, r5
 800914c:	4621      	mov	r1, r4
 800914e:	f7ff ff5f 	bl	8009010 <__sflush_r>
 8009152:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009154:	07da      	lsls	r2, r3, #31
 8009156:	4605      	mov	r5, r0
 8009158:	d4e4      	bmi.n	8009124 <_fflush_r+0xc>
 800915a:	89a3      	ldrh	r3, [r4, #12]
 800915c:	059b      	lsls	r3, r3, #22
 800915e:	d4e1      	bmi.n	8009124 <_fflush_r+0xc>
 8009160:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009162:	f7ff fa35 	bl	80085d0 <__retarget_lock_release_recursive>
 8009166:	e7dd      	b.n	8009124 <_fflush_r+0xc>

08009168 <__swhatbuf_r>:
 8009168:	b570      	push	{r4, r5, r6, lr}
 800916a:	460c      	mov	r4, r1
 800916c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009170:	2900      	cmp	r1, #0
 8009172:	b096      	sub	sp, #88	@ 0x58
 8009174:	4615      	mov	r5, r2
 8009176:	461e      	mov	r6, r3
 8009178:	da0d      	bge.n	8009196 <__swhatbuf_r+0x2e>
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009180:	f04f 0100 	mov.w	r1, #0
 8009184:	bf14      	ite	ne
 8009186:	2340      	movne	r3, #64	@ 0x40
 8009188:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800918c:	2000      	movs	r0, #0
 800918e:	6031      	str	r1, [r6, #0]
 8009190:	602b      	str	r3, [r5, #0]
 8009192:	b016      	add	sp, #88	@ 0x58
 8009194:	bd70      	pop	{r4, r5, r6, pc}
 8009196:	466a      	mov	r2, sp
 8009198:	f000 f896 	bl	80092c8 <_fstat_r>
 800919c:	2800      	cmp	r0, #0
 800919e:	dbec      	blt.n	800917a <__swhatbuf_r+0x12>
 80091a0:	9901      	ldr	r1, [sp, #4]
 80091a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80091a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80091aa:	4259      	negs	r1, r3
 80091ac:	4159      	adcs	r1, r3
 80091ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80091b2:	e7eb      	b.n	800918c <__swhatbuf_r+0x24>

080091b4 <__smakebuf_r>:
 80091b4:	898b      	ldrh	r3, [r1, #12]
 80091b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091b8:	079d      	lsls	r5, r3, #30
 80091ba:	4606      	mov	r6, r0
 80091bc:	460c      	mov	r4, r1
 80091be:	d507      	bpl.n	80091d0 <__smakebuf_r+0x1c>
 80091c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	6123      	str	r3, [r4, #16]
 80091c8:	2301      	movs	r3, #1
 80091ca:	6163      	str	r3, [r4, #20]
 80091cc:	b003      	add	sp, #12
 80091ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091d0:	ab01      	add	r3, sp, #4
 80091d2:	466a      	mov	r2, sp
 80091d4:	f7ff ffc8 	bl	8009168 <__swhatbuf_r>
 80091d8:	9f00      	ldr	r7, [sp, #0]
 80091da:	4605      	mov	r5, r0
 80091dc:	4639      	mov	r1, r7
 80091de:	4630      	mov	r0, r6
 80091e0:	f7ff fa64 	bl	80086ac <_malloc_r>
 80091e4:	b948      	cbnz	r0, 80091fa <__smakebuf_r+0x46>
 80091e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ea:	059a      	lsls	r2, r3, #22
 80091ec:	d4ee      	bmi.n	80091cc <__smakebuf_r+0x18>
 80091ee:	f023 0303 	bic.w	r3, r3, #3
 80091f2:	f043 0302 	orr.w	r3, r3, #2
 80091f6:	81a3      	strh	r3, [r4, #12]
 80091f8:	e7e2      	b.n	80091c0 <__smakebuf_r+0xc>
 80091fa:	89a3      	ldrh	r3, [r4, #12]
 80091fc:	6020      	str	r0, [r4, #0]
 80091fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009202:	81a3      	strh	r3, [r4, #12]
 8009204:	9b01      	ldr	r3, [sp, #4]
 8009206:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800920a:	b15b      	cbz	r3, 8009224 <__smakebuf_r+0x70>
 800920c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009210:	4630      	mov	r0, r6
 8009212:	f000 f86b 	bl	80092ec <_isatty_r>
 8009216:	b128      	cbz	r0, 8009224 <__smakebuf_r+0x70>
 8009218:	89a3      	ldrh	r3, [r4, #12]
 800921a:	f023 0303 	bic.w	r3, r3, #3
 800921e:	f043 0301 	orr.w	r3, r3, #1
 8009222:	81a3      	strh	r3, [r4, #12]
 8009224:	89a3      	ldrh	r3, [r4, #12]
 8009226:	431d      	orrs	r5, r3
 8009228:	81a5      	strh	r5, [r4, #12]
 800922a:	e7cf      	b.n	80091cc <__smakebuf_r+0x18>

0800922c <_putc_r>:
 800922c:	b570      	push	{r4, r5, r6, lr}
 800922e:	460d      	mov	r5, r1
 8009230:	4614      	mov	r4, r2
 8009232:	4606      	mov	r6, r0
 8009234:	b118      	cbz	r0, 800923e <_putc_r+0x12>
 8009236:	6a03      	ldr	r3, [r0, #32]
 8009238:	b90b      	cbnz	r3, 800923e <_putc_r+0x12>
 800923a:	f7fe ffa7 	bl	800818c <__sinit>
 800923e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009240:	07d8      	lsls	r0, r3, #31
 8009242:	d405      	bmi.n	8009250 <_putc_r+0x24>
 8009244:	89a3      	ldrh	r3, [r4, #12]
 8009246:	0599      	lsls	r1, r3, #22
 8009248:	d402      	bmi.n	8009250 <_putc_r+0x24>
 800924a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800924c:	f7ff f9bf 	bl	80085ce <__retarget_lock_acquire_recursive>
 8009250:	68a3      	ldr	r3, [r4, #8]
 8009252:	3b01      	subs	r3, #1
 8009254:	2b00      	cmp	r3, #0
 8009256:	60a3      	str	r3, [r4, #8]
 8009258:	da05      	bge.n	8009266 <_putc_r+0x3a>
 800925a:	69a2      	ldr	r2, [r4, #24]
 800925c:	4293      	cmp	r3, r2
 800925e:	db12      	blt.n	8009286 <_putc_r+0x5a>
 8009260:	b2eb      	uxtb	r3, r5
 8009262:	2b0a      	cmp	r3, #10
 8009264:	d00f      	beq.n	8009286 <_putc_r+0x5a>
 8009266:	6823      	ldr	r3, [r4, #0]
 8009268:	1c5a      	adds	r2, r3, #1
 800926a:	6022      	str	r2, [r4, #0]
 800926c:	701d      	strb	r5, [r3, #0]
 800926e:	b2ed      	uxtb	r5, r5
 8009270:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009272:	07da      	lsls	r2, r3, #31
 8009274:	d405      	bmi.n	8009282 <_putc_r+0x56>
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	059b      	lsls	r3, r3, #22
 800927a:	d402      	bmi.n	8009282 <_putc_r+0x56>
 800927c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800927e:	f7ff f9a7 	bl	80085d0 <__retarget_lock_release_recursive>
 8009282:	4628      	mov	r0, r5
 8009284:	bd70      	pop	{r4, r5, r6, pc}
 8009286:	4629      	mov	r1, r5
 8009288:	4622      	mov	r2, r4
 800928a:	4630      	mov	r0, r6
 800928c:	f7ff f891 	bl	80083b2 <__swbuf_r>
 8009290:	4605      	mov	r5, r0
 8009292:	e7ed      	b.n	8009270 <_putc_r+0x44>

08009294 <memmove>:
 8009294:	4288      	cmp	r0, r1
 8009296:	b510      	push	{r4, lr}
 8009298:	eb01 0402 	add.w	r4, r1, r2
 800929c:	d902      	bls.n	80092a4 <memmove+0x10>
 800929e:	4284      	cmp	r4, r0
 80092a0:	4623      	mov	r3, r4
 80092a2:	d807      	bhi.n	80092b4 <memmove+0x20>
 80092a4:	1e43      	subs	r3, r0, #1
 80092a6:	42a1      	cmp	r1, r4
 80092a8:	d008      	beq.n	80092bc <memmove+0x28>
 80092aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092b2:	e7f8      	b.n	80092a6 <memmove+0x12>
 80092b4:	4402      	add	r2, r0
 80092b6:	4601      	mov	r1, r0
 80092b8:	428a      	cmp	r2, r1
 80092ba:	d100      	bne.n	80092be <memmove+0x2a>
 80092bc:	bd10      	pop	{r4, pc}
 80092be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092c6:	e7f7      	b.n	80092b8 <memmove+0x24>

080092c8 <_fstat_r>:
 80092c8:	b538      	push	{r3, r4, r5, lr}
 80092ca:	4d07      	ldr	r5, [pc, #28]	@ (80092e8 <_fstat_r+0x20>)
 80092cc:	2300      	movs	r3, #0
 80092ce:	4604      	mov	r4, r0
 80092d0:	4608      	mov	r0, r1
 80092d2:	4611      	mov	r1, r2
 80092d4:	602b      	str	r3, [r5, #0]
 80092d6:	f7f8 fe62 	bl	8001f9e <_fstat>
 80092da:	1c43      	adds	r3, r0, #1
 80092dc:	d102      	bne.n	80092e4 <_fstat_r+0x1c>
 80092de:	682b      	ldr	r3, [r5, #0]
 80092e0:	b103      	cbz	r3, 80092e4 <_fstat_r+0x1c>
 80092e2:	6023      	str	r3, [r4, #0]
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	bf00      	nop
 80092e8:	20000970 	.word	0x20000970

080092ec <_isatty_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4d06      	ldr	r5, [pc, #24]	@ (8009308 <_isatty_r+0x1c>)
 80092f0:	2300      	movs	r3, #0
 80092f2:	4604      	mov	r4, r0
 80092f4:	4608      	mov	r0, r1
 80092f6:	602b      	str	r3, [r5, #0]
 80092f8:	f7f8 fe61 	bl	8001fbe <_isatty>
 80092fc:	1c43      	adds	r3, r0, #1
 80092fe:	d102      	bne.n	8009306 <_isatty_r+0x1a>
 8009300:	682b      	ldr	r3, [r5, #0]
 8009302:	b103      	cbz	r3, 8009306 <_isatty_r+0x1a>
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	bd38      	pop	{r3, r4, r5, pc}
 8009308:	20000970 	.word	0x20000970

0800930c <_sbrk_r>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	4d06      	ldr	r5, [pc, #24]	@ (8009328 <_sbrk_r+0x1c>)
 8009310:	2300      	movs	r3, #0
 8009312:	4604      	mov	r4, r0
 8009314:	4608      	mov	r0, r1
 8009316:	602b      	str	r3, [r5, #0]
 8009318:	f7f8 fe6a 	bl	8001ff0 <_sbrk>
 800931c:	1c43      	adds	r3, r0, #1
 800931e:	d102      	bne.n	8009326 <_sbrk_r+0x1a>
 8009320:	682b      	ldr	r3, [r5, #0]
 8009322:	b103      	cbz	r3, 8009326 <_sbrk_r+0x1a>
 8009324:	6023      	str	r3, [r4, #0]
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	20000970 	.word	0x20000970

0800932c <memcpy>:
 800932c:	440a      	add	r2, r1
 800932e:	4291      	cmp	r1, r2
 8009330:	f100 33ff 	add.w	r3, r0, #4294967295
 8009334:	d100      	bne.n	8009338 <memcpy+0xc>
 8009336:	4770      	bx	lr
 8009338:	b510      	push	{r4, lr}
 800933a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800933e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009342:	4291      	cmp	r1, r2
 8009344:	d1f9      	bne.n	800933a <memcpy+0xe>
 8009346:	bd10      	pop	{r4, pc}

08009348 <_realloc_r>:
 8009348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800934c:	4607      	mov	r7, r0
 800934e:	4614      	mov	r4, r2
 8009350:	460d      	mov	r5, r1
 8009352:	b921      	cbnz	r1, 800935e <_realloc_r+0x16>
 8009354:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009358:	4611      	mov	r1, r2
 800935a:	f7ff b9a7 	b.w	80086ac <_malloc_r>
 800935e:	b92a      	cbnz	r2, 800936c <_realloc_r+0x24>
 8009360:	f7ff f938 	bl	80085d4 <_free_r>
 8009364:	4625      	mov	r5, r4
 8009366:	4628      	mov	r0, r5
 8009368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800936c:	f000 f81a 	bl	80093a4 <_malloc_usable_size_r>
 8009370:	4284      	cmp	r4, r0
 8009372:	4606      	mov	r6, r0
 8009374:	d802      	bhi.n	800937c <_realloc_r+0x34>
 8009376:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800937a:	d8f4      	bhi.n	8009366 <_realloc_r+0x1e>
 800937c:	4621      	mov	r1, r4
 800937e:	4638      	mov	r0, r7
 8009380:	f7ff f994 	bl	80086ac <_malloc_r>
 8009384:	4680      	mov	r8, r0
 8009386:	b908      	cbnz	r0, 800938c <_realloc_r+0x44>
 8009388:	4645      	mov	r5, r8
 800938a:	e7ec      	b.n	8009366 <_realloc_r+0x1e>
 800938c:	42b4      	cmp	r4, r6
 800938e:	4622      	mov	r2, r4
 8009390:	4629      	mov	r1, r5
 8009392:	bf28      	it	cs
 8009394:	4632      	movcs	r2, r6
 8009396:	f7ff ffc9 	bl	800932c <memcpy>
 800939a:	4629      	mov	r1, r5
 800939c:	4638      	mov	r0, r7
 800939e:	f7ff f919 	bl	80085d4 <_free_r>
 80093a2:	e7f1      	b.n	8009388 <_realloc_r+0x40>

080093a4 <_malloc_usable_size_r>:
 80093a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093a8:	1f18      	subs	r0, r3, #4
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	bfbc      	itt	lt
 80093ae:	580b      	ldrlt	r3, [r1, r0]
 80093b0:	18c0      	addlt	r0, r0, r3
 80093b2:	4770      	bx	lr

080093b4 <_init>:
 80093b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b6:	bf00      	nop
 80093b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ba:	bc08      	pop	{r3}
 80093bc:	469e      	mov	lr, r3
 80093be:	4770      	bx	lr

080093c0 <_fini>:
 80093c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c2:	bf00      	nop
 80093c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093c6:	bc08      	pop	{r3}
 80093c8:	469e      	mov	lr, r3
 80093ca:	4770      	bx	lr
