{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415075598373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415075598374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 23:33:18 2014 " "Processing started: Mon Nov 03 23:33:18 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415075598374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415075598374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgb2vga -c rgb2vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415075598374 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415075598861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599330 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaout-behavioral " "Found design unit 1: vgaout-behavioral" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/vgaout.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599336 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaout " "Found entity 1: vgaout" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/vgaout.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genlock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genlock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genlock-behavioral " "Found design unit 1: genlock-behavioral" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599341 ""} { "Info" "ISGN_ENTITY_NAME" "1 genlock " "Found entity 1: genlock" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599346 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram-rtl " "Found design unit 1: sdram-rtl" {  } { { "sdram.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/sdram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599351 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/sdram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altiobuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altiobuf_iobuf_in_k0j-RTL " "Found design unit 1: altiobuf_iobuf_in_k0j-RTL" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/altiobuf.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altiobuf-RTL " "Found design unit 2: altiobuf-RTL" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/altiobuf.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599410 ""} { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_iobuf_in_k0j " "Found entity 1: altiobuf_iobuf_in_k0j" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/altiobuf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599410 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf " "Found entity 2: altiobuf" {  } { { "altiobuf.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/altiobuf.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415075599510 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH0 " "Pin \"SWITCH0\" not connected" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 472 88 264 488 "SWITCH0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415075599511 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH1 " "Pin \"SWITCH1\" not connected" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 488 96 264 504 "SWITCH1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415075599511 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH2 " "Pin \"SWITCH2\" not connected" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 504 96 264 520 "SWITCH2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415075599511 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH3 " "Pin \"SWITCH3\" not connected" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 520 96 264 536 "SWITCH3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1415075599511 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst8 " "Primitive \"VCC\" of instance \"inst8\" not used" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 520 392 424 536 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1415075599511 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 568 392 424 600 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1415075599512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:inst " "Elaborating entity \"sdram\" for hierarchy \"sdram:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 552 1448 1680 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 288 808 1080 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/altera/projects/rgb2vga/vhdl/pll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/pll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 250000 " "Parameter \"clk1_divide_by\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 572727 " "Parameter \"clk1_multiply_by\" = \"572727\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 125 " "Parameter \"clk2_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 63 " "Parameter \"clk2_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_UNUSED " "Parameter \"port_clk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599577 ""}  } { { "pll.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/pll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415075599577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/altera/projects/rgb2vga/vhdl/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genlock genlock:inst6 " "Elaborating entity \"genlock\" for hierarchy \"genlock:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 256 1344 1568 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock.vhd(208) " "VHDL Process Statement warning at genlock.vhd(208): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599664 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock.vhd(232) " "VHDL Process Statement warning at genlock.vhd(232): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599664 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock.vhd(256) " "VHDL Process Statement warning at genlock.vhd(256): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599664 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock.vhd(280) " "VHDL Process Statement warning at genlock.vhd(280): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599665 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock.vhd(291) " "VHDL Process Statement warning at genlock.vhd(291): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599709 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_pixel genlock.vhd(298) " "VHDL Process Statement warning at genlock.vhd(298): signal \"clock_pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599732 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcount genlock.vhd(381) " "VHDL Process Statement warning at genlock.vhd(381): signal \"hcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599777 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "front_porch genlock.vhd(381) " "VHDL Process Statement warning at genlock.vhd(381): signal \"front_porch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599777 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcount genlock.vhd(381) " "VHDL Process Statement warning at genlock.vhd(381): signal \"vcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599777 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_border genlock.vhd(381) " "VHDL Process Statement warning at genlock.vhd(381): signal \"top_border\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599777 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcount genlock.vhd(383) " "VHDL Process Statement warning at genlock.vhd(383): signal \"hcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599777 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "front_porch genlock.vhd(383) " "VHDL Process Statement warning at genlock.vhd(383): signal \"front_porch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcount genlock.vhd(384) " "VHDL Process Statement warning at genlock.vhd(384): signal \"vcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "top_border genlock.vhd(384) " "VHDL Process Statement warning at genlock.vhd(384): signal \"top_border\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "deinterlace genlock.vhd(386) " "VHDL Process Statement warning at genlock.vhd(386): signal \"deinterlace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frame genlock.vhd(387) " "VHDL Process Statement warning at genlock.vhd(387): signal \"frame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hcount genlock.vhd(393) " "VHDL Process Statement warning at genlock.vhd(393): signal \"hcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_adc genlock.vhd(394) " "VHDL Process Statement warning at genlock.vhd(394): signal \"pixel_adc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599778 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_adc genlock.vhd(397) " "VHDL Process Statement warning at genlock.vhd(397): signal \"pixel_adc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "artifact_mode genlock.vhd(399) " "VHDL Process Statement warning at genlock.vhd(399): signal \"artifact_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_adc genlock.vhd(401) " "VHDL Process Statement warning at genlock.vhd(401): signal \"pixel_adc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_adc genlock.vhd(403) " "VHDL Process Statement warning at genlock.vhd(403): signal \"pixel_adc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode genlock.vhd(410) " "VHDL Process Statement warning at genlock.vhd(410): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_adc genlock.vhd(428) " "VHDL Process Statement warning at genlock.vhd(428): signal \"pixel_adc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "monochrome genlock.vhd(428) " "VHDL Process Statement warning at genlock.vhd(428): signal \"monochrome\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599779 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "artifact genlock.vhd(429) " "VHDL Process Statement warning at genlock.vhd(429): signal \"artifact\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599780 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_number genlock.vhd(374) " "VHDL Process Statement warning at genlock.vhd(374): inferring latch(es) for signal or variable \"row_number\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599780 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_number genlock.vhd(374) " "VHDL Process Statement warning at genlock.vhd(374): inferring latch(es) for signal or variable \"col_number\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599780 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel_out genlock.vhd(374) " "VHDL Process Statement warning at genlock.vhd(374): inferring latch(es) for signal or variable \"pixel_out\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599780 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_pixel genlock.vhd(374) " "VHDL Process Statement warning at genlock.vhd(374): inferring latch(es) for signal or variable \"prev_pixel\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599780 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cur_pixel genlock.vhd(374) " "VHDL Process Statement warning at genlock.vhd(374): inferring latch(es) for signal or variable \"cur_pixel\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599781 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "artifact_mode genlock.vhd(374) " "VHDL Process Statement warning at genlock.vhd(374): inferring latch(es) for signal or variable \"artifact_mode\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599781 "|top|genlock:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store_req genlock.vhd(435) " "VHDL Process Statement warning at genlock.vhd(435): inferring latch(es) for signal or variable \"store_req\", which holds its previous value in one or more paths through the process" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 435 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599781 "|top|genlock:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scale_down genlock.vhd(450) " "VHDL Process Statement warning at genlock.vhd(450): signal \"scale_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599781 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_req genlock.vhd(435) " "Inferred latch for \"store_req\" at genlock.vhd(435)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 435 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "artifact_mode genlock.vhd(374) " "Inferred latch for \"artifact_mode\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[0\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[0\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[1\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[1\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[2\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[2\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[3\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[3\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[4\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[4\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[5\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[5\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599784 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[6\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[6\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[7\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[7\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[8\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[8\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[9\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[9\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[10\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[10\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[11\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[11\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[12\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[12\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[13\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[13\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[14\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[14\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_out\[15\] genlock.vhd(374) " "Inferred latch for \"pixel_out\[15\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599785 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[0\] genlock.vhd(374) " "Inferred latch for \"col_number\[0\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[1\] genlock.vhd(374) " "Inferred latch for \"col_number\[1\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[2\] genlock.vhd(374) " "Inferred latch for \"col_number\[2\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[3\] genlock.vhd(374) " "Inferred latch for \"col_number\[3\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[4\] genlock.vhd(374) " "Inferred latch for \"col_number\[4\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[5\] genlock.vhd(374) " "Inferred latch for \"col_number\[5\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[6\] genlock.vhd(374) " "Inferred latch for \"col_number\[6\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[7\] genlock.vhd(374) " "Inferred latch for \"col_number\[7\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_number\[8\] genlock.vhd(374) " "Inferred latch for \"col_number\[8\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[0\] genlock.vhd(374) " "Inferred latch for \"row_number\[0\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[1\] genlock.vhd(374) " "Inferred latch for \"row_number\[1\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599786 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[2\] genlock.vhd(374) " "Inferred latch for \"row_number\[2\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[3\] genlock.vhd(374) " "Inferred latch for \"row_number\[3\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[4\] genlock.vhd(374) " "Inferred latch for \"row_number\[4\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[5\] genlock.vhd(374) " "Inferred latch for \"row_number\[5\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[6\] genlock.vhd(374) " "Inferred latch for \"row_number\[6\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[7\] genlock.vhd(374) " "Inferred latch for \"row_number\[7\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[8\] genlock.vhd(374) " "Inferred latch for \"row_number\[8\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_number\[9\] genlock.vhd(374) " "Inferred latch for \"row_number\[9\]\" at genlock.vhd(374)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[0\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[0\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[1\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[1\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[2\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[2\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599787 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[3\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[3\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[4\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[4\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[5\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[5\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[6\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[6\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:cur_pixel\[7\] genlock.vhd(380) " "Inferred latch for \"process_pixel:cur_pixel\[7\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[0\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[0\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[1\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[1\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[2\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[2\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[3\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[3\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599788 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[4\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[4\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599789 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[5\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[5\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599789 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[6\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[6\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599789 "|top|genlock:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "process_pixel:prev_pixel\[7\] genlock.vhd(380) " "Inferred latch for \"process_pixel:prev_pixel\[7\]\" at genlock.vhd(380)" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599789 "|top|genlock:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf altiobuf:inst16 " "Elaborating entity \"altiobuf\" for hierarchy \"altiobuf:inst16\"" {  } { { "top.bdf" "inst16" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 600 56 288 696 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf_iobuf_in_k0j altiobuf:inst16\|altiobuf_iobuf_in_k0j:altiobuf_iobuf_in_k0j_component " "Elaborating entity \"altiobuf_iobuf_in_k0j\" for hierarchy \"altiobuf:inst16\|altiobuf_iobuf_in_k0j:altiobuf_iobuf_in_k0j_component\"" {  } { { "altiobuf.vhd" "altiobuf_iobuf_in_k0j_component" { Text "C:/altera/projects/rgb2vga/vhdl/altiobuf.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaout vgaout:inst7 " "Elaborating entity \"vgaout\" for hierarchy \"vgaout:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 256 1928 2152 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599829 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vcount vgaout.vhd(145) " "VHDL Process Statement warning at vgaout.vhd(145): signal \"vcount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/vgaout.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599831 "|top|vgaout:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_scanline vgaout.vhd(145) " "VHDL Process Statement warning at vgaout.vhd(145): signal \"is_scanline\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/vgaout.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415075599831 "|top|vgaout:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_req vgaout.vhd(155) " "VHDL Process Statement warning at vgaout.vhd(155): inferring latch(es) for signal or variable \"load_req\", which holds its previous value in one or more paths through the process" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/vgaout.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415075599831 "|top|vgaout:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_req vgaout.vhd(155) " "Inferred latch for \"load_req\" at vgaout.vhd(155)" {  } { { "vgaout.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/vgaout.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415075599831 "|top|vgaout:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst4 " "Elaborating entity \"ram\" for hierarchy \"ram:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 960 1864 2120 1112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/altera/projects/rgb2vga/vhdl/ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:inst4\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599887 ""}  } { { "ram.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415075599887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8k1 " "Found entity 1: altsyncram_o8k1" {  } { { "db/altsyncram_o8k1.tdf" "" { Text "C:/altera/projects/rgb2vga/vhdl/db/altsyncram_o8k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415075599961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415075599961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8k1 ram:inst4\|altsyncram:altsyncram_component\|altsyncram_o8k1:auto_generated " "Elaborating entity \"altsyncram_o8k1\" for hierarchy \"ram:inst4\|altsyncram:altsyncram_component\|altsyncram_o8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415075599963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|row_number\[4\] " "Latch genlock:inst6\|row_number\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|vcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|vcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 362 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601018 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|row_number\[3\] " "Latch genlock:inst6\|row_number\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|vcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|vcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 362 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601018 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[15\] " "Latch genlock:inst6\|pixel_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601018 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[14\] " "Latch genlock:inst6\|pixel_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[13\] " "Latch genlock:inst6\|pixel_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[12\] " "Latch genlock:inst6\|pixel_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[11\] " "Latch genlock:inst6\|pixel_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[10\] " "Latch genlock:inst6\|pixel_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[9\] " "Latch genlock:inst6\|pixel_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "genlock:inst6\|pixel_out\[8\] " "Latch genlock:inst6\|pixel_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA genlock:inst6\|hcount\[3\] " "Ports D and ENA on the latch are fed by the same signal genlock:inst6\|hcount\[3\]" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415075601019 ""}  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 374 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415075601019 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1415075601023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1415075601023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 672 1792 1968 688 "DRAM_CKE" "" } { 664 1680 1792 680 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415075601344 "|top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 688 1792 1968 704 "DRAM_CS_N" "" } { 680 1680 1792 696 "DRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415075601344 "|top|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415075601344 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "genlock:inst6\|hcount\[10\] Low " "Register genlock:inst6\|hcount\[10\] will power up to Low" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 321 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1415075601351 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "genlock:inst6\|vcount\[10\] Low " "Register genlock:inst6\|vcount\[10\] will power up to Low" {  } { { "genlock.vhd" "" { Text "C:/altera/projects/rgb2vga/vhdl/genlock.vhd" 362 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1415075601351 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1415075601351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1415075601487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415075602322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075602322 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH0 " "No output dependent on input pin \"SWITCH0\"" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 472 88 264 488 "SWITCH0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075602424 "|top|SWITCH0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH1 " "No output dependent on input pin \"SWITCH1\"" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 488 96 264 504 "SWITCH1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075602424 "|top|SWITCH1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH2 " "No output dependent on input pin \"SWITCH2\"" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 504 96 264 520 "SWITCH2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075602424 "|top|SWITCH2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH3 " "No output dependent on input pin \"SWITCH3\"" {  } { { "top.bdf" "" { Schematic "C:/altera/projects/rgb2vga/vhdl/top.bdf" { { 520 96 264 536 "SWITCH3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415075602424 "|top|SWITCH3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415075602424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "740 " "Implemented 740 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415075602426 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415075602426 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1415075602426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "634 " "Implemented 634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415075602426 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415075602426 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1415075602426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415075602426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415075602455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 03 23:33:22 2014 " "Processing ended: Mon Nov 03 23:33:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415075602455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415075602455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415075602455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415075602455 ""}
