# TCL File Generated by Component Editor 22.1
# Fri Feb 10 11:26:40 CET 2023
# DO NOT MODIFY


# 
# packet_demux_8chs "packet_demux_8chs" v1.0
#  2023.02.10.11:26:40
# 
# 

# 
# request TCL package from ACDS 22.1
# 
package require -exact qsys 22.1


# 
# module packet_demux_8chs
# 
set_module_property DESCRIPTION ""
set_module_property NAME packet_demux_8chs
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME packet_demux_8chs
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL packet_demux_pd_8chs
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file components_pkg.sv SYSTEM_VERILOG PATH components_pkg.sv
add_fileset_file packet_demux.sv SYSTEM_VERILOG PATH packet_demux.sv
add_fileset_file packet_demux_pd_8chs.sv SYSTEM_VERILOG PATH packet_demux_pd_8chs.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter ERROR_WIDTH INTEGER 6 ""
set_parameter_property ERROR_WIDTH DEFAULT_VALUE 6
set_parameter_property ERROR_WIDTH DISPLAY_NAME ERROR_WIDTH
set_parameter_property ERROR_WIDTH WIDTH ""
set_parameter_property ERROR_WIDTH UNITS None
set_parameter_property ERROR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ERROR_WIDTH DESCRIPTION ""
set_parameter_property ERROR_WIDTH AFFECTS_GENERATION false
set_parameter_property ERROR_WIDTH HDL_PARAMETER true
set_parameter_property ERROR_WIDTH EXPORT true
add_parameter DATA_WIDTH INTEGER 128 ""
set_parameter_property DATA_WIDTH DEFAULT_VALUE 128
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH WIDTH ""
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH DESCRIPTION ""
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter RX_TS_WIDTH INTEGER 96 ""
set_parameter_property RX_TS_WIDTH DEFAULT_VALUE 96
set_parameter_property RX_TS_WIDTH DISPLAY_NAME RX_TS_WIDTH
set_parameter_property RX_TS_WIDTH WIDTH ""
set_parameter_property RX_TS_WIDTH UNITS None
set_parameter_property RX_TS_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RX_TS_WIDTH DESCRIPTION ""
set_parameter_property RX_TS_WIDTH AFFECTS_GENERATION false
set_parameter_property RX_TS_WIDTH HDL_PARAMETER true
set_parameter_property RX_TS_WIDTH EXPORT true
add_parameter CHANNEL_WIDTH INTEGER 3 ""
set_parameter_property CHANNEL_WIDTH DEFAULT_VALUE 3
set_parameter_property CHANNEL_WIDTH DISPLAY_NAME CHANNEL_WIDTH
set_parameter_property CHANNEL_WIDTH WIDTH ""
set_parameter_property CHANNEL_WIDTH UNITS None
set_parameter_property CHANNEL_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CHANNEL_WIDTH DESCRIPTION ""
set_parameter_property CHANNEL_WIDTH AFFECTS_GENERATION false
set_parameter_property CHANNEL_WIDTH HDL_PARAMETER true
set_parameter_property CHANNEL_WIDTH EXPORT true
add_parameter EMPTY_WIDTH INTEGER 4 ""
set_parameter_property EMPTY_WIDTH DEFAULT_VALUE 4
set_parameter_property EMPTY_WIDTH DISPLAY_NAME EMPTY_WIDTH
set_parameter_property EMPTY_WIDTH WIDTH ""
set_parameter_property EMPTY_WIDTH UNITS None
set_parameter_property EMPTY_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property EMPTY_WIDTH DESCRIPTION ""
set_parameter_property EMPTY_WIDTH AFFECTS_GENERATION false
set_parameter_property EMPTY_WIDTH HDL_PARAMETER true
set_parameter_property EMPTY_WIDTH EXPORT true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""
set_interface_property reset IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reset rst reset Input 1


# 
# connection point o_avst_0
# 
add_interface o_avst_0 avalon_streaming start
set_interface_property o_avst_0 associatedClock clock
set_interface_property o_avst_0 associatedReset reset
set_interface_property o_avst_0 dataBitsPerSymbol 8
set_interface_property o_avst_0 errorDescriptor ""
set_interface_property o_avst_0 firstSymbolInHighOrderBits true
set_interface_property o_avst_0 maxChannel 0
set_interface_property o_avst_0 readyAllowance 0
set_interface_property o_avst_0 readyLatency 0
set_interface_property o_avst_0 ENABLED true
set_interface_property o_avst_0 EXPORT_OF ""
set_interface_property o_avst_0 PORT_NAME_MAP ""
set_interface_property o_avst_0 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_0 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_0 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_0 o_avst_0_ready ready Input 1
add_interface_port o_avst_0 o_avst_0_valid valid Output 1
add_interface_port o_avst_0 o_avst_0_startofpacket startofpacket Output 1
add_interface_port o_avst_0 o_avst_0_endofpacket endofpacket Output 1
add_interface_port o_avst_0 o_avst_0_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_0 o_avst_0_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_0 o_avst_0_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_1
# 
add_interface o_avst_1 avalon_streaming start
set_interface_property o_avst_1 associatedClock clock
set_interface_property o_avst_1 associatedReset reset
set_interface_property o_avst_1 dataBitsPerSymbol 8
set_interface_property o_avst_1 errorDescriptor ""
set_interface_property o_avst_1 firstSymbolInHighOrderBits true
set_interface_property o_avst_1 maxChannel 0
set_interface_property o_avst_1 readyAllowance 0
set_interface_property o_avst_1 readyLatency 0
set_interface_property o_avst_1 ENABLED true
set_interface_property o_avst_1 EXPORT_OF ""
set_interface_property o_avst_1 PORT_NAME_MAP ""
set_interface_property o_avst_1 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_1 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_1 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_1 o_avst_1_ready ready Input 1
add_interface_port o_avst_1 o_avst_1_valid valid Output 1
add_interface_port o_avst_1 o_avst_1_startofpacket startofpacket Output 1
add_interface_port o_avst_1 o_avst_1_endofpacket endofpacket Output 1
add_interface_port o_avst_1 o_avst_1_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_1 o_avst_1_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_1 o_avst_1_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_2
# 
add_interface o_avst_2 avalon_streaming start
set_interface_property o_avst_2 associatedClock clock
set_interface_property o_avst_2 associatedReset reset
set_interface_property o_avst_2 dataBitsPerSymbol 8
set_interface_property o_avst_2 errorDescriptor ""
set_interface_property o_avst_2 firstSymbolInHighOrderBits true
set_interface_property o_avst_2 maxChannel 0
set_interface_property o_avst_2 readyAllowance 0
set_interface_property o_avst_2 readyLatency 0
set_interface_property o_avst_2 ENABLED true
set_interface_property o_avst_2 EXPORT_OF ""
set_interface_property o_avst_2 PORT_NAME_MAP ""
set_interface_property o_avst_2 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_2 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_2 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_2 o_avst_2_ready ready Input 1
add_interface_port o_avst_2 o_avst_2_valid valid Output 1
add_interface_port o_avst_2 o_avst_2_startofpacket startofpacket Output 1
add_interface_port o_avst_2 o_avst_2_endofpacket endofpacket Output 1
add_interface_port o_avst_2 o_avst_2_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_2 o_avst_2_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_2 o_avst_2_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_3
# 
add_interface o_avst_3 avalon_streaming start
set_interface_property o_avst_3 associatedClock clock
set_interface_property o_avst_3 associatedReset reset
set_interface_property o_avst_3 dataBitsPerSymbol 8
set_interface_property o_avst_3 errorDescriptor ""
set_interface_property o_avst_3 firstSymbolInHighOrderBits true
set_interface_property o_avst_3 maxChannel 0
set_interface_property o_avst_3 readyAllowance 0
set_interface_property o_avst_3 readyLatency 0
set_interface_property o_avst_3 ENABLED true
set_interface_property o_avst_3 EXPORT_OF ""
set_interface_property o_avst_3 PORT_NAME_MAP ""
set_interface_property o_avst_3 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_3 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_3 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_3 o_avst_3_ready ready Input 1
add_interface_port o_avst_3 o_avst_3_valid valid Output 1
add_interface_port o_avst_3 o_avst_3_startofpacket startofpacket Output 1
add_interface_port o_avst_3 o_avst_3_endofpacket endofpacket Output 1
add_interface_port o_avst_3 o_avst_3_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_3 o_avst_3_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_3 o_avst_3_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_4
# 
add_interface o_avst_4 avalon_streaming start
set_interface_property o_avst_4 associatedClock clock
set_interface_property o_avst_4 associatedReset reset
set_interface_property o_avst_4 dataBitsPerSymbol 8
set_interface_property o_avst_4 errorDescriptor ""
set_interface_property o_avst_4 firstSymbolInHighOrderBits true
set_interface_property o_avst_4 maxChannel 0
set_interface_property o_avst_4 readyAllowance 0
set_interface_property o_avst_4 readyLatency 0
set_interface_property o_avst_4 ENABLED true
set_interface_property o_avst_4 EXPORT_OF ""
set_interface_property o_avst_4 PORT_NAME_MAP ""
set_interface_property o_avst_4 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_4 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_4 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_4 o_avst_4_ready ready Input 1
add_interface_port o_avst_4 o_avst_4_valid valid Output 1
add_interface_port o_avst_4 o_avst_4_startofpacket startofpacket Output 1
add_interface_port o_avst_4 o_avst_4_endofpacket endofpacket Output 1
add_interface_port o_avst_4 o_avst_4_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_4 o_avst_4_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_4 o_avst_4_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_5
# 
add_interface o_avst_5 avalon_streaming start
set_interface_property o_avst_5 associatedClock clock
set_interface_property o_avst_5 associatedReset reset
set_interface_property o_avst_5 dataBitsPerSymbol 8
set_interface_property o_avst_5 errorDescriptor ""
set_interface_property o_avst_5 firstSymbolInHighOrderBits true
set_interface_property o_avst_5 maxChannel 0
set_interface_property o_avst_5 readyAllowance 0
set_interface_property o_avst_5 readyLatency 0
set_interface_property o_avst_5 ENABLED true
set_interface_property o_avst_5 EXPORT_OF ""
set_interface_property o_avst_5 PORT_NAME_MAP ""
set_interface_property o_avst_5 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_5 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_5 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_5 o_avst_5_ready ready Input 1
add_interface_port o_avst_5 o_avst_5_valid valid Output 1
add_interface_port o_avst_5 o_avst_5_startofpacket startofpacket Output 1
add_interface_port o_avst_5 o_avst_5_endofpacket endofpacket Output 1
add_interface_port o_avst_5 o_avst_5_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_5 o_avst_5_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_5 o_avst_5_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_6
# 
add_interface o_avst_6 avalon_streaming start
set_interface_property o_avst_6 associatedClock clock
set_interface_property o_avst_6 associatedReset reset
set_interface_property o_avst_6 dataBitsPerSymbol 8
set_interface_property o_avst_6 errorDescriptor ""
set_interface_property o_avst_6 firstSymbolInHighOrderBits true
set_interface_property o_avst_6 maxChannel 0
set_interface_property o_avst_6 readyAllowance 0
set_interface_property o_avst_6 readyLatency 0
set_interface_property o_avst_6 ENABLED true
set_interface_property o_avst_6 EXPORT_OF ""
set_interface_property o_avst_6 PORT_NAME_MAP ""
set_interface_property o_avst_6 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_6 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_6 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_6 o_avst_6_ready ready Input 1
add_interface_port o_avst_6 o_avst_6_valid valid Output 1
add_interface_port o_avst_6 o_avst_6_startofpacket startofpacket Output 1
add_interface_port o_avst_6 o_avst_6_endofpacket endofpacket Output 1
add_interface_port o_avst_6 o_avst_6_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_6 o_avst_6_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_6 o_avst_6_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_avst_7
# 
add_interface o_avst_7 avalon_streaming start
set_interface_property o_avst_7 associatedClock clock
set_interface_property o_avst_7 associatedReset reset
set_interface_property o_avst_7 dataBitsPerSymbol 8
set_interface_property o_avst_7 errorDescriptor ""
set_interface_property o_avst_7 firstSymbolInHighOrderBits true
set_interface_property o_avst_7 maxChannel 0
set_interface_property o_avst_7 readyAllowance 0
set_interface_property o_avst_7 readyLatency 0
set_interface_property o_avst_7 ENABLED true
set_interface_property o_avst_7 EXPORT_OF ""
set_interface_property o_avst_7 PORT_NAME_MAP ""
set_interface_property o_avst_7 CMSIS_SVD_VARIABLES ""
set_interface_property o_avst_7 SVD_ADDRESS_GROUP ""
set_interface_property o_avst_7 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_avst_7 o_avst_7_ready ready Input 1
add_interface_port o_avst_7 o_avst_7_valid valid Output 1
add_interface_port o_avst_7 o_avst_7_startofpacket startofpacket Output 1
add_interface_port o_avst_7 o_avst_7_endofpacket endofpacket Output 1
add_interface_port o_avst_7 o_avst_7_error error Output "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_7 o_avst_7_empty empty Output "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port o_avst_7 o_avst_7_data data Output "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point i_avst
# 
add_interface i_avst avalon_streaming end
set_interface_property i_avst associatedClock clock
set_interface_property i_avst associatedReset reset
set_interface_property i_avst dataBitsPerSymbol 8
set_interface_property i_avst errorDescriptor ""
set_interface_property i_avst firstSymbolInHighOrderBits true
set_interface_property i_avst maxChannel 0
set_interface_property i_avst readyAllowance 0
set_interface_property i_avst readyLatency 0
set_interface_property i_avst ENABLED true
set_interface_property i_avst EXPORT_OF ""
set_interface_property i_avst PORT_NAME_MAP ""
set_interface_property i_avst CMSIS_SVD_VARIABLES ""
set_interface_property i_avst SVD_ADDRESS_GROUP ""
set_interface_property i_avst IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port i_avst i_avst_ready ready Output 1
add_interface_port i_avst i_avst_valid valid Input 1
add_interface_port i_avst i_avst_startofpacket startofpacket Input 1
add_interface_port i_avst i_avst_endofpacket endofpacket Input 1
add_interface_port i_avst i_avst_channel channel Input "((CHANNEL_WIDTH - 1)) - (0) + 1"
add_interface_port i_avst i_avst_error error Input "((ERROR_WIDTH - 1)) - (0) + 1"
add_interface_port i_avst i_avst_empty empty Input "((EMPTY_WIDTH - 1)) - (0) + 1"
add_interface_port i_avst i_avst_data data Input "((DATA_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_0
# 
add_interface o_ts_rx_0 conduit end
set_interface_property o_ts_rx_0 associatedClock ""
set_interface_property o_ts_rx_0 associatedReset ""
set_interface_property o_ts_rx_0 ENABLED true
set_interface_property o_ts_rx_0 EXPORT_OF ""
set_interface_property o_ts_rx_0 PORT_NAME_MAP ""
set_interface_property o_ts_rx_0 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_0 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_0 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_0 o_ts_0_valid valid Output 1
add_interface_port o_ts_rx_0 o_ts_0_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_1
# 
add_interface o_ts_rx_1 conduit end
set_interface_property o_ts_rx_1 associatedClock ""
set_interface_property o_ts_rx_1 associatedReset ""
set_interface_property o_ts_rx_1 ENABLED true
set_interface_property o_ts_rx_1 EXPORT_OF ""
set_interface_property o_ts_rx_1 PORT_NAME_MAP ""
set_interface_property o_ts_rx_1 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_1 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_1 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_1 o_ts_1_valid valid Output 1
add_interface_port o_ts_rx_1 o_ts_1_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_2
# 
add_interface o_ts_rx_2 conduit end
set_interface_property o_ts_rx_2 associatedClock ""
set_interface_property o_ts_rx_2 associatedReset ""
set_interface_property o_ts_rx_2 ENABLED true
set_interface_property o_ts_rx_2 EXPORT_OF ""
set_interface_property o_ts_rx_2 PORT_NAME_MAP ""
set_interface_property o_ts_rx_2 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_2 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_2 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_2 o_ts_2_valid valid Output 1
add_interface_port o_ts_rx_2 o_ts_2_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_3
# 
add_interface o_ts_rx_3 conduit end
set_interface_property o_ts_rx_3 associatedClock ""
set_interface_property o_ts_rx_3 associatedReset ""
set_interface_property o_ts_rx_3 ENABLED true
set_interface_property o_ts_rx_3 EXPORT_OF ""
set_interface_property o_ts_rx_3 PORT_NAME_MAP ""
set_interface_property o_ts_rx_3 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_3 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_3 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_3 o_ts_3_valid valid Output 1
add_interface_port o_ts_rx_3 o_ts_3_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_4
# 
add_interface o_ts_rx_4 conduit end
set_interface_property o_ts_rx_4 associatedClock ""
set_interface_property o_ts_rx_4 associatedReset ""
set_interface_property o_ts_rx_4 ENABLED true
set_interface_property o_ts_rx_4 EXPORT_OF ""
set_interface_property o_ts_rx_4 PORT_NAME_MAP ""
set_interface_property o_ts_rx_4 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_4 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_4 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_4 o_ts_4_valid valid Output 1
add_interface_port o_ts_rx_4 o_ts_4_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_5
# 
add_interface o_ts_rx_5 conduit end
set_interface_property o_ts_rx_5 associatedClock ""
set_interface_property o_ts_rx_5 associatedReset ""
set_interface_property o_ts_rx_5 ENABLED true
set_interface_property o_ts_rx_5 EXPORT_OF ""
set_interface_property o_ts_rx_5 PORT_NAME_MAP ""
set_interface_property o_ts_rx_5 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_5 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_5 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_5 o_ts_5_valid valid Output 1
add_interface_port o_ts_rx_5 o_ts_5_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_6
# 
add_interface o_ts_rx_6 conduit end
set_interface_property o_ts_rx_6 associatedClock ""
set_interface_property o_ts_rx_6 associatedReset ""
set_interface_property o_ts_rx_6 ENABLED true
set_interface_property o_ts_rx_6 EXPORT_OF ""
set_interface_property o_ts_rx_6 PORT_NAME_MAP ""
set_interface_property o_ts_rx_6 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_6 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_6 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_6 o_ts_6_valid valid Output 1
add_interface_port o_ts_rx_6 o_ts_6_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point o_ts_rx_7
# 
add_interface o_ts_rx_7 conduit end
set_interface_property o_ts_rx_7 associatedClock ""
set_interface_property o_ts_rx_7 associatedReset ""
set_interface_property o_ts_rx_7 ENABLED true
set_interface_property o_ts_rx_7 EXPORT_OF ""
set_interface_property o_ts_rx_7 PORT_NAME_MAP ""
set_interface_property o_ts_rx_7 CMSIS_SVD_VARIABLES ""
set_interface_property o_ts_rx_7 SVD_ADDRESS_GROUP ""
set_interface_property o_ts_rx_7 IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port o_ts_rx_7 o_ts_7_valid valid Output 1
add_interface_port o_ts_rx_7 o_ts_7_data data Output "((RX_TS_WIDTH - 1)) - (0) + 1"


# 
# connection point i_ts_rx
# 
add_interface i_ts_rx conduit end
set_interface_property i_ts_rx associatedClock ""
set_interface_property i_ts_rx associatedReset ""
set_interface_property i_ts_rx ENABLED true
set_interface_property i_ts_rx EXPORT_OF ""
set_interface_property i_ts_rx PORT_NAME_MAP ""
set_interface_property i_ts_rx CMSIS_SVD_VARIABLES ""
set_interface_property i_ts_rx SVD_ADDRESS_GROUP ""
set_interface_property i_ts_rx IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port i_ts_rx i_ts_valid valid Input 1
add_interface_port i_ts_rx i_ts_data data Input "((RX_TS_WIDTH - 1)) - (0) + 1"

