#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18ba530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18ade90 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x187ad80 .functor NOT 1, L_0x18f5cb0, C4<0>, C4<0>, C4<0>;
L_0x18f5b30 .functor XOR 8, L_0x18f56d0, L_0x18f5a90, C4<00000000>, C4<00000000>;
L_0x18f5c40 .functor XOR 8, L_0x18f5b30, L_0x18f5ba0, C4<00000000>, C4<00000000>;
v0x18efdf0_0 .net "B3_next_dut", 0 0, L_0x18f3020;  1 drivers
v0x18efeb0_0 .net "B3_next_ref", 0 0, L_0x18f1480;  1 drivers
v0x18eff50_0 .net "Count_next_dut", 0 0, L_0x18f4370;  1 drivers
v0x18efff0_0 .net "Count_next_ref", 0 0, L_0x18f26b0;  1 drivers
v0x18f0090_0 .net "S1_next_dut", 0 0, L_0x18f43e0;  1 drivers
v0x18f0180_0 .net "S1_next_ref", 0 0, L_0x18f2230;  1 drivers
v0x18f0250_0 .net "S_next_dut", 0 0, L_0x18f3e40;  1 drivers
v0x18f0320_0 .net "S_next_ref", 0 0, L_0x18f1fe0;  1 drivers
v0x18f03f0_0 .net "Wait_next_dut", 0 0, L_0x18f4b60;  1 drivers
v0x18f04c0_0 .net "Wait_next_ref", 0 0, L_0x18f2c40;  1 drivers
v0x18f0590_0 .net *"_ivl_10", 7 0, L_0x18f5ba0;  1 drivers
v0x18f0630_0 .net *"_ivl_12", 7 0, L_0x18f5c40;  1 drivers
v0x18f06d0_0 .net *"_ivl_2", 7 0, L_0x18f55e0;  1 drivers
v0x18f0770_0 .net *"_ivl_4", 7 0, L_0x18f56d0;  1 drivers
v0x18f0810_0 .net *"_ivl_6", 7 0, L_0x18f5a90;  1 drivers
v0x18f08b0_0 .net *"_ivl_8", 7 0, L_0x18f5b30;  1 drivers
v0x18f0970_0 .net "ack", 0 0, v0x18ecbd0_0;  1 drivers
v0x18f0a10_0 .var "clk", 0 0;
v0x18f0ae0_0 .net "counting_dut", 0 0, L_0x18f4eb0;  1 drivers
v0x18f0bb0_0 .net "counting_ref", 0 0, L_0x18f2f30;  1 drivers
v0x18f0c80_0 .net "d", 0 0, v0x18ecd30_0;  1 drivers
v0x18f0d20_0 .net "done_counting", 0 0, v0x18ecdd0_0;  1 drivers
v0x18f0dc0_0 .net "done_dut", 0 0, L_0x18f4d60;  1 drivers
v0x18f0e90_0 .net "done_ref", 0 0, L_0x18f2e40;  1 drivers
v0x18f0f60_0 .net "shift_ena_dut", 0 0, L_0x18f5480;  1 drivers
v0x18f1030_0 .net "shift_ena_ref", 0 0, L_0x18f3340;  1 drivers
v0x18f1100_0 .net "state", 9 0, v0x18ed030_0;  1 drivers
v0x18f11a0_0 .var/2u "stats1", 607 0;
v0x18f1240_0 .var/2u "strobe", 0 0;
v0x18f12e0_0 .net "tb_match", 0 0, L_0x18f5cb0;  1 drivers
v0x18f13b0_0 .net "tb_mismatch", 0 0, L_0x187ad80;  1 drivers
LS_0x18f55e0_0_0 .concat [ 1 1 1 1], L_0x18f3340, L_0x18f2f30, L_0x18f2e40, L_0x18f2c40;
LS_0x18f55e0_0_4 .concat [ 1 1 1 1], L_0x18f26b0, L_0x18f2230, L_0x18f1fe0, L_0x18f1480;
L_0x18f55e0 .concat [ 4 4 0 0], LS_0x18f55e0_0_0, LS_0x18f55e0_0_4;
LS_0x18f56d0_0_0 .concat [ 1 1 1 1], L_0x18f3340, L_0x18f2f30, L_0x18f2e40, L_0x18f2c40;
LS_0x18f56d0_0_4 .concat [ 1 1 1 1], L_0x18f26b0, L_0x18f2230, L_0x18f1fe0, L_0x18f1480;
L_0x18f56d0 .concat [ 4 4 0 0], LS_0x18f56d0_0_0, LS_0x18f56d0_0_4;
LS_0x18f5a90_0_0 .concat [ 1 1 1 1], L_0x18f5480, L_0x18f4eb0, L_0x18f4d60, L_0x18f4b60;
LS_0x18f5a90_0_4 .concat [ 1 1 1 1], L_0x18f4370, L_0x18f43e0, L_0x18f3e40, L_0x18f3020;
L_0x18f5a90 .concat [ 4 4 0 0], LS_0x18f5a90_0_0, LS_0x18f5a90_0_4;
LS_0x18f5ba0_0_0 .concat [ 1 1 1 1], L_0x18f3340, L_0x18f2f30, L_0x18f2e40, L_0x18f2c40;
LS_0x18f5ba0_0_4 .concat [ 1 1 1 1], L_0x18f26b0, L_0x18f2230, L_0x18f1fe0, L_0x18f1480;
L_0x18f5ba0 .concat [ 4 4 0 0], LS_0x18f5ba0_0_0, LS_0x18f5ba0_0_4;
L_0x18f5cb0 .cmp/eeq 8, L_0x18f55e0, L_0x18f5c40;
S_0x18b7c50 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x18ade90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x188b790 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x188b7d0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x188b810 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x188b850 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x188b890 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x188b8d0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x188b910 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x188b950 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x188b990 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x188b9d0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1892740 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x1887dc0 .functor AND 1, L_0x18f1570, L_0x1892740, C4<1>, C4<1>;
L_0x18bbb10 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x18bbb80 .functor AND 1, L_0x18f16d0, L_0x18bbb10, C4<1>, C4<1>;
L_0x18f1870 .functor OR 1, L_0x1887dc0, L_0x18bbb80, C4<0>, C4<0>;
L_0x18f1a50 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x18f1b00 .functor AND 1, L_0x18f1980, L_0x18f1a50, C4<1>, C4<1>;
L_0x18f1c10 .functor OR 1, L_0x18f1870, L_0x18f1b00, C4<0>, C4<0>;
L_0x18f1f20 .functor AND 1, L_0x18f1d70, v0x18ecbd0_0, C4<1>, C4<1>;
L_0x18f1fe0 .functor OR 1, L_0x18f1c10, L_0x18f1f20, C4<0>, C4<0>;
L_0x18f2230 .functor AND 1, L_0x18f2150, v0x18ecd30_0, C4<1>, C4<1>;
L_0x18f2480 .functor NOT 1, v0x18ecdd0_0, C4<0>, C4<0>, C4<0>;
L_0x18f25f0 .functor AND 1, L_0x18f2390, L_0x18f2480, C4<1>, C4<1>;
L_0x18f26b0 .functor OR 1, L_0x18f22f0, L_0x18f25f0, C4<0>, C4<0>;
L_0x18f2580 .functor AND 1, L_0x18f2890, v0x18ecdd0_0, C4<1>, C4<1>;
L_0x18f2a80 .functor NOT 1, v0x18ecbd0_0, C4<0>, C4<0>, C4<0>;
L_0x18f2b80 .functor AND 1, L_0x18f2980, L_0x18f2a80, C4<1>, C4<1>;
L_0x18f2c40 .functor OR 1, L_0x18f2580, L_0x18f2b80, C4<0>, C4<0>;
v0x18bbc80_0 .net "B3_next", 0 0, L_0x18f1480;  alias, 1 drivers
v0x1879640_0 .net "Count_next", 0 0, L_0x18f26b0;  alias, 1 drivers
v0x1879740_0 .net "S1_next", 0 0, L_0x18f2230;  alias, 1 drivers
v0x187aed0_0 .net "S_next", 0 0, L_0x18f1fe0;  alias, 1 drivers
v0x187af70_0 .net "Wait_next", 0 0, L_0x18f2c40;  alias, 1 drivers
v0x187b260_0 .net *"_ivl_10", 0 0, L_0x18bbb10;  1 drivers
v0x18bbd20_0 .net *"_ivl_12", 0 0, L_0x18bbb80;  1 drivers
v0x18eadb0_0 .net *"_ivl_14", 0 0, L_0x18f1870;  1 drivers
v0x18eae90_0 .net *"_ivl_17", 0 0, L_0x18f1980;  1 drivers
v0x18eaf70_0 .net *"_ivl_18", 0 0, L_0x18f1a50;  1 drivers
v0x18eb050_0 .net *"_ivl_20", 0 0, L_0x18f1b00;  1 drivers
v0x18eb130_0 .net *"_ivl_22", 0 0, L_0x18f1c10;  1 drivers
v0x18eb210_0 .net *"_ivl_25", 0 0, L_0x18f1d70;  1 drivers
v0x18eb2f0_0 .net *"_ivl_26", 0 0, L_0x18f1f20;  1 drivers
v0x18eb3d0_0 .net *"_ivl_3", 0 0, L_0x18f1570;  1 drivers
v0x18eb4b0_0 .net *"_ivl_31", 0 0, L_0x18f2150;  1 drivers
v0x18eb590_0 .net *"_ivl_35", 0 0, L_0x18f22f0;  1 drivers
v0x18eb670_0 .net *"_ivl_37", 0 0, L_0x18f2390;  1 drivers
v0x18eb750_0 .net *"_ivl_38", 0 0, L_0x18f2480;  1 drivers
v0x18eb830_0 .net *"_ivl_4", 0 0, L_0x1892740;  1 drivers
v0x18eb910_0 .net *"_ivl_40", 0 0, L_0x18f25f0;  1 drivers
v0x18eb9f0_0 .net *"_ivl_45", 0 0, L_0x18f2890;  1 drivers
v0x18ebad0_0 .net *"_ivl_46", 0 0, L_0x18f2580;  1 drivers
v0x18ebbb0_0 .net *"_ivl_49", 0 0, L_0x18f2980;  1 drivers
v0x18ebc90_0 .net *"_ivl_50", 0 0, L_0x18f2a80;  1 drivers
v0x18ebd70_0 .net *"_ivl_52", 0 0, L_0x18f2b80;  1 drivers
v0x18ebe50_0 .net *"_ivl_6", 0 0, L_0x1887dc0;  1 drivers
v0x18ebf30_0 .net *"_ivl_61", 3 0, L_0x18f3090;  1 drivers
v0x18ec010_0 .net *"_ivl_9", 0 0, L_0x18f16d0;  1 drivers
v0x18ec0f0_0 .net "ack", 0 0, v0x18ecbd0_0;  alias, 1 drivers
v0x18ec1b0_0 .net "counting", 0 0, L_0x18f2f30;  alias, 1 drivers
v0x18ec270_0 .net "d", 0 0, v0x18ecd30_0;  alias, 1 drivers
v0x18ec330_0 .net "done", 0 0, L_0x18f2e40;  alias, 1 drivers
v0x18ec600_0 .net "done_counting", 0 0, v0x18ecdd0_0;  alias, 1 drivers
v0x18ec6c0_0 .net "shift_ena", 0 0, L_0x18f3340;  alias, 1 drivers
v0x18ec780_0 .net "state", 9 0, v0x18ed030_0;  alias, 1 drivers
L_0x18f1480 .part v0x18ed030_0, 6, 1;
L_0x18f1570 .part v0x18ed030_0, 0, 1;
L_0x18f16d0 .part v0x18ed030_0, 1, 1;
L_0x18f1980 .part v0x18ed030_0, 3, 1;
L_0x18f1d70 .part v0x18ed030_0, 9, 1;
L_0x18f2150 .part v0x18ed030_0, 0, 1;
L_0x18f22f0 .part v0x18ed030_0, 7, 1;
L_0x18f2390 .part v0x18ed030_0, 8, 1;
L_0x18f2890 .part v0x18ed030_0, 8, 1;
L_0x18f2980 .part v0x18ed030_0, 9, 1;
L_0x18f2e40 .part v0x18ed030_0, 9, 1;
L_0x18f2f30 .part v0x18ed030_0, 8, 1;
L_0x18f3090 .part v0x18ed030_0, 4, 4;
L_0x18f3340 .reduce/or L_0x18f3090;
S_0x18ec9e0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x18ade90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x18ecbd0_0 .var "ack", 0 0;
v0x18ecc90_0 .net "clk", 0 0, v0x18f0a10_0;  1 drivers
v0x18ecd30_0 .var "d", 0 0;
v0x18ecdd0_0 .var "done_counting", 0 0;
v0x18ecea0_0 .var/2u "fail_onehot", 0 0;
v0x18ecf90_0 .var/2u "failed", 0 0;
v0x18ed030_0 .var "state", 9 0;
v0x18ed0d0_0 .net "tb_match", 0 0, L_0x18f5cb0;  alias, 1 drivers
E_0x1887d80 .event posedge, v0x18ecc90_0;
E_0x1886ad0/0 .event negedge, v0x18ecc90_0;
E_0x1886ad0/1 .event posedge, v0x18ecc90_0;
E_0x1886ad0 .event/or E_0x1886ad0/0, E_0x1886ad0/1;
S_0x18ed230 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x18ade90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x18f3020 .functor AND 1, L_0x18f3500, v0x18ecd30_0, C4<1>, C4<1>;
L_0x18f36e0 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x18f3750 .functor AND 1, L_0x18f3640, L_0x18f36e0, C4<1>, C4<1>;
L_0x18f3900 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x18f3970 .functor AND 1, L_0x18f3860, L_0x18f3900, C4<1>, C4<1>;
L_0x18f3a80 .functor OR 1, L_0x18f3750, L_0x18f3970, C4<0>, C4<0>;
L_0x18f3c70 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x18f3ce0 .functor AND 1, L_0x18f3bd0, L_0x18f3c70, C4<1>, C4<1>;
L_0x18f3e40 .functor OR 1, L_0x18f3a80, L_0x18f3ce0, C4<0>, C4<0>;
L_0x18f4040 .functor NOT 1, v0x18ecd30_0, C4<0>, C4<0>, C4<0>;
L_0x18f4110 .functor AND 1, L_0x18f3fa0, L_0x18f4040, C4<1>, C4<1>;
L_0x18f42b0 .functor AND 1, L_0x18f41d0, v0x18ecd30_0, C4<1>, C4<1>;
L_0x18f43e0 .functor OR 1, L_0x18f4110, L_0x18f42b0, C4<0>, C4<0>;
L_0x18f45e0 .functor NOT 1, v0x18ecdd0_0, C4<0>, C4<0>, C4<0>;
L_0x18f4370 .functor AND 1, L_0x18f4540, L_0x18f45e0, C4<1>, C4<1>;
L_0x18f48b0 .functor AND 1, L_0x18f47c0, v0x18ecdd0_0, C4<1>, C4<1>;
L_0x18f4aa0 .functor AND 1, L_0x18f4a00, v0x18ecbd0_0, C4<1>, C4<1>;
L_0x18f4b60 .functor OR 1, L_0x18f48b0, L_0x18f4aa0, C4<0>, C4<0>;
L_0x18f5100 .functor OR 1, L_0x18f4f50, L_0x18f5060, C4<0>, C4<0>;
L_0x18f4ff0 .functor OR 1, L_0x18f5100, L_0x18f5210, C4<0>, C4<0>;
L_0x18f5480 .functor OR 1, L_0x18f4ff0, L_0x18f4cc0, C4<0>, C4<0>;
v0x18ed5d0_0 .net "B3_next", 0 0, L_0x18f3020;  alias, 1 drivers
v0x18ed690_0 .net "Count_next", 0 0, L_0x18f4370;  alias, 1 drivers
v0x18ed750_0 .net "S1_next", 0 0, L_0x18f43e0;  alias, 1 drivers
v0x18ed820_0 .net "S_next", 0 0, L_0x18f3e40;  alias, 1 drivers
v0x18ed8e0_0 .net "Wait_next", 0 0, L_0x18f4b60;  alias, 1 drivers
v0x18ed9f0_0 .net *"_ivl_1", 0 0, L_0x18f3500;  1 drivers
v0x18edad0_0 .net *"_ivl_11", 0 0, L_0x18f3860;  1 drivers
v0x18edbb0_0 .net *"_ivl_12", 0 0, L_0x18f3900;  1 drivers
v0x18edc90_0 .net *"_ivl_14", 0 0, L_0x18f3970;  1 drivers
v0x18edd70_0 .net *"_ivl_16", 0 0, L_0x18f3a80;  1 drivers
v0x18ede50_0 .net *"_ivl_19", 0 0, L_0x18f3bd0;  1 drivers
v0x18edf30_0 .net *"_ivl_20", 0 0, L_0x18f3c70;  1 drivers
v0x18ee010_0 .net *"_ivl_22", 0 0, L_0x18f3ce0;  1 drivers
v0x18ee0f0_0 .net *"_ivl_27", 0 0, L_0x18f3fa0;  1 drivers
v0x18ee1d0_0 .net *"_ivl_28", 0 0, L_0x18f4040;  1 drivers
v0x18ee2b0_0 .net *"_ivl_30", 0 0, L_0x18f4110;  1 drivers
v0x18ee390_0 .net *"_ivl_33", 0 0, L_0x18f41d0;  1 drivers
v0x18ee470_0 .net *"_ivl_34", 0 0, L_0x18f42b0;  1 drivers
v0x18ee550_0 .net *"_ivl_39", 0 0, L_0x18f4540;  1 drivers
v0x18ee630_0 .net *"_ivl_40", 0 0, L_0x18f45e0;  1 drivers
v0x18ee710_0 .net *"_ivl_45", 0 0, L_0x18f47c0;  1 drivers
v0x18ee7f0_0 .net *"_ivl_46", 0 0, L_0x18f48b0;  1 drivers
v0x18ee8d0_0 .net *"_ivl_49", 0 0, L_0x18f4a00;  1 drivers
v0x18ee9b0_0 .net *"_ivl_5", 0 0, L_0x18f3640;  1 drivers
v0x18eea90_0 .net *"_ivl_50", 0 0, L_0x18f4aa0;  1 drivers
v0x18eeb70_0 .net *"_ivl_59", 0 0, L_0x18f4f50;  1 drivers
v0x18eec50_0 .net *"_ivl_6", 0 0, L_0x18f36e0;  1 drivers
v0x18eed30_0 .net *"_ivl_61", 0 0, L_0x18f5060;  1 drivers
v0x18eee10_0 .net *"_ivl_62", 0 0, L_0x18f5100;  1 drivers
v0x18eeef0_0 .net *"_ivl_65", 0 0, L_0x18f5210;  1 drivers
v0x18eefd0_0 .net *"_ivl_66", 0 0, L_0x18f4ff0;  1 drivers
v0x18ef0b0_0 .net *"_ivl_69", 0 0, L_0x18f4cc0;  1 drivers
v0x18ef190_0 .net *"_ivl_8", 0 0, L_0x18f3750;  1 drivers
v0x18ef480_0 .net "ack", 0 0, v0x18ecbd0_0;  alias, 1 drivers
v0x18ef520_0 .net "counting", 0 0, L_0x18f4eb0;  alias, 1 drivers
v0x18ef5e0_0 .net "d", 0 0, v0x18ecd30_0;  alias, 1 drivers
v0x18ef6d0_0 .net "done", 0 0, L_0x18f4d60;  alias, 1 drivers
v0x18ef790_0 .net "done_counting", 0 0, v0x18ecdd0_0;  alias, 1 drivers
v0x18ef880_0 .net "shift_ena", 0 0, L_0x18f5480;  alias, 1 drivers
v0x18ef940_0 .net "state", 9 0, v0x18ed030_0;  alias, 1 drivers
L_0x18f3500 .part v0x18ed030_0, 8, 1;
L_0x18f3640 .part v0x18ed030_0, 0, 1;
L_0x18f3860 .part v0x18ed030_0, 2, 1;
L_0x18f3bd0 .part v0x18ed030_0, 7, 1;
L_0x18f3fa0 .part v0x18ed030_0, 1, 1;
L_0x18f41d0 .part v0x18ed030_0, 2, 1;
L_0x18f4540 .part v0x18ed030_0, 9, 1;
L_0x18f47c0 .part v0x18ed030_0, 9, 1;
L_0x18f4a00 .part v0x18ed030_0, 8, 1;
L_0x18f4d60 .part v0x18ed030_0, 8, 1;
L_0x18f4eb0 .part v0x18ed030_0, 9, 1;
L_0x18f4f50 .part v0x18ed030_0, 4, 1;
L_0x18f5060 .part v0x18ed030_0, 5, 1;
L_0x18f5210 .part v0x18ed030_0, 6, 1;
L_0x18f4cc0 .part v0x18ed030_0, 7, 1;
S_0x18efbd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x18ade90;
 .timescale -12 -12;
E_0x18864d0 .event anyedge, v0x18f1240_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f1240_0;
    %nor/r;
    %assign/vec4 v0x18f1240_0, 0;
    %wait E_0x18864d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18ec9e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ecf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18ecea0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x18ec9e0;
T_2 ;
    %wait E_0x1886ad0;
    %load/vec4 v0x18ed0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18ecf90_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18ec9e0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18ecbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18ecdd0_0, 0;
    %assign/vec4 v0x18ecd30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x18ed030_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1886ad0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18ecbd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18ecdd0_0, 0, 1;
    %store/vec4 v0x18ecd30_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x18ed030_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1887d80;
    %load/vec4 v0x18ecf90_0;
    %assign/vec4 v0x18ecea0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1886ad0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x18ecbd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x18ecdd0_0, 0, 1;
    %store/vec4 v0x18ecd30_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x18ed030_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1887d80;
    %load/vec4 v0x18ecea0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x18ecf90_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18ade90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f0a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f1240_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18ade90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f0a10_0;
    %inv;
    %store/vec4 v0x18f0a10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18ade90;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18ecc90_0, v0x18f13b0_0, v0x18f0c80_0, v0x18f0d20_0, v0x18f0970_0, v0x18f1100_0, v0x18efeb0_0, v0x18efdf0_0, v0x18f0320_0, v0x18f0250_0, v0x18f0180_0, v0x18f0090_0, v0x18efff0_0, v0x18eff50_0, v0x18f04c0_0, v0x18f03f0_0, v0x18f0e90_0, v0x18f0dc0_0, v0x18f0bb0_0, v0x18f0ae0_0, v0x18f1030_0, v0x18f0f60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18ade90;
T_7 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18ade90;
T_8 ;
    %wait E_0x1886ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f11a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
    %load/vec4 v0x18f12e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f11a0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18efeb0_0;
    %load/vec4 v0x18efeb0_0;
    %load/vec4 v0x18efdf0_0;
    %xor;
    %load/vec4 v0x18efeb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18f0320_0;
    %load/vec4 v0x18f0320_0;
    %load/vec4 v0x18f0250_0;
    %xor;
    %load/vec4 v0x18f0320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18f0180_0;
    %load/vec4 v0x18f0180_0;
    %load/vec4 v0x18f0090_0;
    %xor;
    %load/vec4 v0x18f0180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x18efff0_0;
    %load/vec4 v0x18efff0_0;
    %load/vec4 v0x18eff50_0;
    %xor;
    %load/vec4 v0x18efff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x18f04c0_0;
    %load/vec4 v0x18f04c0_0;
    %load/vec4 v0x18f03f0_0;
    %xor;
    %load/vec4 v0x18f04c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x18f0e90_0;
    %load/vec4 v0x18f0e90_0;
    %load/vec4 v0x18f0dc0_0;
    %xor;
    %load/vec4 v0x18f0e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x18f0bb0_0;
    %load/vec4 v0x18f0bb0_0;
    %load/vec4 v0x18f0ae0_0;
    %xor;
    %load/vec4 v0x18f0bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x18f1030_0;
    %load/vec4 v0x18f1030_0;
    %load/vec4 v0x18f0f60_0;
    %xor;
    %load/vec4 v0x18f1030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x18f11a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f11a0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/human/review2015_fsmonehot/iter0/response0/top_module.sv";
