{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540537838465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540537838472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:10:38 2018 " "Processing started: Fri Oct 26 01:10:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540537838472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537838472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537838472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540537839377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540537839377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllersync_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllersync_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync_tb " "Found entity 1: ControllerSync_tb" {  } { { "Controller/ControllerSync_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerSync_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorv_h.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorv_h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorV_H " "Found entity 1: contadorV_H" {  } { { "contadorV_H.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/contadorV_H.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Application_tb " "Found entity 1: Application_tb" {  } { { "Application_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllersync.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllersync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllerpainter.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllerpainter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerPainter " "Found entity 1: ControllerPainter" {  } { { "Controller/ControllerPainter.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerPainter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/statemachine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/statemachine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine_tb " "Found entity 1: StateMachine_tb" {  } { { "Application/StateMachine_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/StateMachine_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "Application/StateMachine.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/StateMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/selectionzone_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/selectionzone_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectionZone_tb " "Found entity 1: SelectionZone_tb" {  } { { "Application/SelectionZone_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/SelectionZone_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/selectionzone.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/selectionzone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SelectionZone " "Found entity 1: SelectionZone" {  } { { "Application/SelectionZone.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/SelectionZone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/paralelregister_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/paralelregister_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister_tb " "Found entity 1: ParalelRegister_tb" {  } { { "Application/ParalelRegister_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/ParalelRegister_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/paralelregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/paralelregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ParalelRegister " "Found entity 1: ParalelRegister" {  } { { "Application/ParalelRegister.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/ParalelRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Application/Multiplexer.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/deco2a4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/deco2a4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco2a4_tb " "Found entity 1: Deco2a4_tb" {  } { { "Application/Deco2a4_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Deco2a4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/deco2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/deco2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco2a4 " "Found entity 1: Deco2a4" {  } { { "Application/Deco2a4.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Deco2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_tb " "Found entity 1: Counter_tb" {  } { { "Application/Counter_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file application/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Application/Counter.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application.sv 1 1 " "Found 1 design units, including 1 entities, in source file application.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Application " "Found entity 1: Application" {  } { { "Application.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClkDivisor.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540537850722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "ClkDivisor.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controllerpainter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller/controllerpainter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerPainter_tb " "Found entity 1: ControllerPainter_tb" {  } { { "Controller/ControllerPainter_tb.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Controller/ControllerPainter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540537850746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537850746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Application.sv(45) " "Verilog HDL Implicit Net warning at Application.sv(45): created implicit net for \"reset\"" {  } { { "Application.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vidOn VGA.sv(24) " "Verilog HDL Implicit Net warning at VGA.sv(24): created implicit net for \"vidOn\"" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540537850802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Application Application:VGAApplication " "Elaborating entity \"Application\" for hierarchy \"Application:VGAApplication\"" {  } { { "VGA.sv" "VGAApplication" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Application:VGAApplication\|Counter:colorgen " "Elaborating entity \"Counter\" for hierarchy \"Application:VGAApplication\|Counter:colorgen\"" {  } { { "Application.sv" "colorgen" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Counter.sv(9) " "Verilog HDL assignment warning at Counter.sv(9): truncated value with size 32 to match size of target (24)" {  } { { "Application/Counter.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application/Counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540537850898 "|VGA|Application:VGAApplication|Counter:colorgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine Application:VGAApplication\|StateMachine:machine " "Elaborating entity \"StateMachine\" for hierarchy \"Application:VGAApplication\|StateMachine:machine\"" {  } { { "Application.sv" "machine" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco2a4 Application:VGAApplication\|Deco2a4:deco " "Elaborating entity \"Deco2a4\" for hierarchy \"Application:VGAApplication\|Deco2a4:deco\"" {  } { { "Application.sv" "deco" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParalelRegister Application:VGAApplication\|ParalelRegister:color1 " "Elaborating entity \"ParalelRegister\" for hierarchy \"Application:VGAApplication\|ParalelRegister:color1\"" {  } { { "Application.sv" "color1" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectionZone Application:VGAApplication\|SelectionZone:select " "Elaborating entity \"SelectionZone\" for hierarchy \"Application:VGAApplication\|SelectionZone:select\"" {  } { { "Application.sv" "select" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Application:VGAApplication\|Multiplexer:mux24b " "Elaborating entity \"Multiplexer\" for hierarchy \"Application:VGAApplication\|Multiplexer:mux24b\"" {  } { { "Application.sv" "mux24b" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/Application.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerPainter ControllerPainter:VGAPainter " "Elaborating entity \"ControllerPainter\" for hierarchy \"ControllerPainter:VGAPainter\"" {  } { { "VGA.sv" "VGAPainter" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537850933 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540537851640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540537851664 "|VGA|blue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540537851664 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540537851751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540537851960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537852035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540537852412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540537852412 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swap " "No output dependent on input pin \"swap\"" {  } { { "VGA.sv" "" { Text "C:/Users/andre/Documents/TEC/Taller-Digitales/VGA/VGA.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540537852512 "|VGA|swap"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540537852512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540537852513 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540537852513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540537852513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540537852513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540537852614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 01:10:52 2018 " "Processing ended: Fri Oct 26 01:10:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540537852614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540537852614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540537852614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540537852614 ""}
