
---------- Begin Simulation Statistics ----------
final_tick                                87772513500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285438                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679272                       # Number of bytes of host memory used
host_op_rate                                   285998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   350.34                       # Real time elapsed on the host
host_tick_rate                              250535588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087773                       # Number of seconds simulated
sim_ticks                                 87772513500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.755450                       # CPI: cycles per instruction
system.cpu.discardedOps                        189425                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        42683829                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.569654                       # IPC: instructions per cycle
system.cpu.numCycles                        175545027                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526873     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690529     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958213     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132861198                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            757                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             109327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190736                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168207                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       823960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 823960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29969280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29969280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277534                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1361571500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1506043250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          334                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286653                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       395984                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1882                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2046887                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048769                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81282688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81353600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269628                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12207104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           953039                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 952205     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    826      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             953039                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1270418000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1023957995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1161000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               405776                       # number of demand (read+write) hits
system.l2.demand_hits::total                   405872                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              405776                       # number of overall hits
system.l2.overall_hits::total                  405872                       # number of overall hits
system.l2.demand_misses::.cpu.inst                678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276861                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277539                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               678                       # number of overall misses
system.l2.overall_misses::.cpu.data            276861                       # number of overall misses
system.l2.overall_misses::total                277539                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24085435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24138600500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53165000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24085435500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24138600500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682637                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683411                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682637                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683411                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.875969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.405576                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.406108                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.875969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.405576                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.406108                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78414.454277                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86994.685059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86973.724414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78414.454277                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86994.685059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86973.724414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190736                       # number of writebacks
system.l2.writebacks::total                    190736                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277534                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277534                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21316544000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21362929000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21316544000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21362929000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.875969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.405568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.406101                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.875969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.405568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.406101                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68414.454277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76995.058803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76974.096867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68414.454277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76995.058803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76974.096867                       # average overall mshr miss latency
system.l2.replacements                         269628                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       587405                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           587405                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       587405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       587405                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          325                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            118446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                118446                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15078497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15078497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.586797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.586797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89642.508932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89642.508932                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13396427500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13396427500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.586797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79642.508932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79642.508932                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53165000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53165000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.875969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78414.454277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78414.454277                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.875969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.875969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68414.454277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68414.454277                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9006938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9006938000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       395984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        395984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.274390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.274390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82895.595192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82895.595192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7920116500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7920116500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72896.358917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72896.358917                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8040.601463                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.914178                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.314313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.269933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7989.017218                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981519                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11200084                       # Number of tag accesses
system.l2.tags.data_accesses                 11200084                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    190736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012956378250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              752943                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179640                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190736                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277534                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190736                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    596                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  205678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.453245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.854199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.244192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11266     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      0.29%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.840265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.807880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6787     59.93%     59.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      1.02%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3889     34.34%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              513      4.53%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   38144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17762176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12207104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    202.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   87764765000                       # Total gap between requests
system.mem_ctrls.avgGap                     187423.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17680640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12205824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 494368.889185337059                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201437093.401683211327                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139062031.076505511999                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          678                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276856                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190736                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18598000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9907543000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2101053646750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27430.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35785.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11015506.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17718784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17762176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12207104                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12207104                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          678                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276856                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         277534                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190736                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190736                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       494369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201871671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        202366040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       494369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       494369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139076614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139076614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139076614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       494369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201871671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       341442654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276938                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190716                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12475                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4733553500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1384690000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9926141000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17092.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35842.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              155051                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98211                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       214392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.603418                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.020820                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   198.812935                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       158859     74.10%     74.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30164     14.07%     88.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4402      2.05%     90.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2455      1.15%     91.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10090      4.71%     96.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1085      0.51%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          459      0.21%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          398      0.19%     96.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6480      3.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       214392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17724032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12205824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              201.931462                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.062031                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.66                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       770820120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       409700610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      992167260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     499026780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6928222080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25999007580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11810744160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47409688590                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.142770                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30438248250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2930720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54403545250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       759938760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       403917030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985170060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     496510740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6928222080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26279266890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11574736320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47427761880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.348681                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29824731000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2930720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55017062500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277973                       # number of overall hits
system.cpu.icache.overall_hits::total        10277973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          774                       # number of overall misses
system.cpu.icache.overall_misses::total           774                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56124500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56124500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56124500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56124500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278747                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72512.273902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72512.273902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72512.273902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72512.273902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          334                       # number of writebacks
system.cpu.icache.writebacks::total               334                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          774                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55350500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55350500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55350500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55350500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71512.273902                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71512.273902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71512.273902                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71512.273902                       # average overall mshr miss latency
system.cpu.icache.replacements                    334                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           774                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72512.273902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72512.273902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55350500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55350500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71512.273902                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71512.273902                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.018635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13280.034884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.018635                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558268                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51336956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51336956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51337466                       # number of overall hits
system.cpu.dcache.overall_hits::total        51337466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       736820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         736820                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744729                       # number of overall misses
system.cpu.dcache.overall_misses::total        744729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31083778499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31083778499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31083778499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31083778499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082195                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014150                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014150                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014299                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42186.393555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42186.393555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41738.375300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41738.375300                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       196815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3237                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.801668                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       587405                       # number of writebacks
system.cpu.dcache.writebacks::total            587405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62088                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682637                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682637                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28770914499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28770914499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29374637998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29374637998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012957                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012957                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013107                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013107                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42640.506896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42640.506896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43031.124885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43031.124885                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681613                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40736611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40736611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12405395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12405395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41124699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41124699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31965.418926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31965.418926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12016556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12016556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30964.200588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30964.200588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348732                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18678382999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18678382999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53560.851883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53560.851883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62079                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62079                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16754358499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16754358499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58448.223109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58448.223109                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    603723499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    603723499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76372.359140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76372.359140                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.497371                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682637                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.204746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.497371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104847179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104847179                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485789                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735505                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103812                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101820                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905315                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65374                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              402                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685810                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475051                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024886                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87772513500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
