// Seed: 812552298
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
  assign module_1.type_0 = 0;
  logic [7:0] id_4, id_5;
  assign id_4[1] = id_4;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4
    , id_9, id_10,
    output supply0 id_5,
    input uwire id_6,
    input wand id_7
);
  id_11 :
  assert property (@(posedge id_10) id_1)
  else $display(id_1);
  module_0 modCall_1 (
      id_11,
      id_6
  );
  wire id_12;
endmodule
