{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1452263748564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1452263748569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 08 15:35:47 2016 " "Processing started: Fri Jan 08 15:35:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1452263748569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1452263748569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1452263748569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1452263748984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/countvh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/countvh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countVH-Comportementale " "Found design unit 1: countVH-Comportementale" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263749872 ""} { "Info" "ISGN_ENTITY_NAME" "1 countVH " "Found entity 1: countVH" {  } { { "../src/countVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/countVH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263749872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263749872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/syncvh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/syncvh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncVH-Comportementale " "Found design unit 1: SyncVH-Comportementale" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263749917 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncVH " "Found entity 1: SyncVH" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263749917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263749917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/syncgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/syncgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncGen-Comportementale " "Found design unit 1: SyncGen-Comportementale" {  } { { "../src/SyncGen.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/SyncGen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263749965 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncGen " "Found entity 1: SyncGen" {  } { { "../src/SyncGen.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/SyncGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263749965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263749965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/pll_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/pll_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vga-SYN " "Found design unit 1: pll_vga-SYN" {  } { { "../src/pll_vga.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/pll_vga.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263750023 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_vga " "Found entity 1: pll_vga" {  } { { "../src/pll_vga.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/pll_vga.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263750023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263750023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/compteur_adresse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/compteur_adresse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_adresse-RTL " "Found design unit 1: compteur_adresse-RTL" {  } { { "../src/compteur_adresse.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/compteur_adresse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263750068 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_adresse " "Found entity 1: compteur_adresse" {  } { { "../src/compteur_adresse.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/compteur_adresse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263750068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263750068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/rom_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/rom_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_image-SYN " "Found design unit 1: rom_image-SYN" {  } { { "../src/ROM_image.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/ROM_image.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263750105 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_image " "Found entity 1: ROM_image" {  } { { "../src/ROM_image.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/ROM_image.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263750105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263750105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/colours.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/colours.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colours-Comportementale " "Found design unit 1: colours-Comportementale" {  } { { "../src/colours.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/colours.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263750148 ""} { "Info" "ISGN_ENTITY_NAME" "1 colours " "Found entity 1: colours" {  } { { "../src/colours.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/colours.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263750148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263750148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/interface_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/interface_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_vga-Comportementale " "Found design unit 1: interface_vga-Comportementale" {  } { { "../src/interface_vga.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/interface_vga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263750203 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_vga " "Found entity 1: interface_vga" {  } { { "../src/interface_vga.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/interface_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263750203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263750203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tp1_vhdl/tp1_affichage_vga_de0/src/de0_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tp1_vhdl/tp1_affichage_vga_de0/src/de0_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_top-struct " "Found design unit 1: DE0_top-struct" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1452263750255 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_top " "Found entity 1: DE0_top" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263750255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263750255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_top " "Elaborating entity \"DE0_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1452263750460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_vga interface_vga:U1 " "Elaborating entity \"interface_vga\" for hierarchy \"interface_vga:U1\"" {  } { { "../src/DE0_top.vhd" "U1" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263750468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SyncGen interface_vga:U1\|SyncGen:C1 A:comportementale " "Elaborating entity \"SyncGen\" using architecture \"A:comportementale\" for hierarchy \"interface_vga:U1\|SyncGen:C1\"" {  } { { "../src/interface_vga.vhd" "C1" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/interface_vga.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263750473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "countVH interface_vga:U1\|SyncGen:C1\|countVH:count A:comportementale " "Elaborating entity \"countVH\" using architecture \"A:comportementale\" for hierarchy \"interface_vga:U1\|SyncGen:C1\|countVH:count\"" {  } { { "../src/SyncGen.vhd" "count" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/SyncGen.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263750817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SyncVH interface_vga:U1\|SyncGen:C1\|SyncVH:sync A:comportementale " "Elaborating entity \"SyncVH\" using architecture \"A:comportementale\" for hierarchy \"interface_vga:U1\|SyncGen:C1\|SyncVH:sync\"" {  } { { "../src/SyncGen.vhd" "sync" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/SyncGen.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263751166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "colours interface_vga:U1\|colours:C2 A:comportementale " "Elaborating entity \"colours\" using architecture \"A:comportementale\" for hierarchy \"interface_vga:U1\|colours:C2\"" {  } { { "../src/interface_vga.vhd" "C2" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/interface_vga.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263751264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga pll_vga:U2 " "Elaborating entity \"pll_vga\" for hierarchy \"pll_vga:U2\"" {  } { { "../src/DE0_top.vhd" "U2" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263751375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_vga:U2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_vga:U2\|altpll:altpll_component\"" {  } { { "../src/pll_vga.vhd" "altpll_component" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/pll_vga.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263751527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_vga:U2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_vga:U2\|altpll:altpll_component\"" {  } { { "../src/pll_vga.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/pll_vga.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1452263751534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_vga:U2\|altpll:altpll_component " "Instantiated megafunction \"pll_vga:U2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1452263751535 ""}  } { { "../src/pll_vga.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/pll_vga.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1452263751535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vga_altpll " "Found entity 1: pll_vga_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/fit/db/pll_vga_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1452263751655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1452263751655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vga_altpll pll_vga:U2\|altpll:altpll_component\|pll_vga_altpll:auto_generated " "Elaborating entity \"pll_vga_altpll\" for hierarchy \"pll_vga:U2\|altpll:altpll_component\|pll_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1452263751656 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 11 -1 0 } } { "../src/syncVH.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/syncVH.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1452263755773 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1452263755773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1452263756547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1452263759022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1452263759022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/DE0_top.vhd" "" { Text "F:/TP1_vhdl/TP1_Affichage_VGA_DE0/src/DE0_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1452263760343 "|DE0_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1452263760343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1452263760354 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1452263760354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1452263760354 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1452263760354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1452263760354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1452263760842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 08 15:36:00 2016 " "Processing ended: Fri Jan 08 15:36:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1452263760842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1452263760842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1452263760842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1452263760842 ""}
