Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  5 10:39:28 2020
| Host         : eee-bumblebee running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Hybrid_LHT_control_sets_placed.rpt
| Design       : Hybrid_LHT
| Device       : xczu7ev
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1142 |          246 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
| Clock Signal |                                                                           Enable Signal                                                                          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk         | u_Hybrid_LHT_Kernel/Y_Counter_out1                                                                                                                               | reset            |                2 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/X_Counter_out1[9]_i_1_n_0                                                                                                                    | reset            |                4 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance14/Unit_Delay_Enabled_Synchronous_out1 | reset            |                6 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance16/Unit_Delay_Enabled_Synchronous_out1 | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance15/Unit_Delay_Enabled_Synchronous_out1 | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance17/Unit_Delay_Enabled_Synchronous_out1 | reset            |                4 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance18/Unit_Delay_Enabled_Synchronous_out1 | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance2/Unit_Delay_Enabled_Synchronous_out1  | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance1/Unit_Delay_Enabled_Synchronous_out1  | reset            |                4 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance10/Unit_Delay_Enabled_Synchronous_out1 | reset            |                8 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance11/Unit_Delay_Enabled_Synchronous_out1 | reset            |                7 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance4/Unit_Delay_Enabled_Synchronous_out1  | reset            |                6 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance3/Unit_Delay_Enabled_Synchronous_out1  | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance5/Unit_Delay_Enabled_Synchronous_out1  | reset            |                6 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance6/Unit_Delay_Enabled_Synchronous_out1  | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance7/Unit_Delay_Enabled_Synchronous_out1  | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance8/Unit_Delay_Enabled_Synchronous_out1  | reset            |                6 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance9/Unit_Delay_Enabled_Synchronous_out1  | reset            |                8 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance12/Unit_Delay_Enabled_Synchronous_out1 | reset            |                7 |             10 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/u_Register_Bank_instance13/Unit_Delay_Enabled_Synchronous_out1 | reset            |                5 |             10 |
|  clk         | u_Hybrid_LHT_Accumulator/HDL_Counter_out1_3                                                                                                                      | reset            |                2 |             10 |
|  clk         | u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/theta_counter_1                                                                                                | reset            |                5 |             16 |
|  clk         | u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_0                                                                                                | reset            |                5 |             16 |
|  clk         | u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]_48                      | reset            |               53 |            180 |
|  clk         | clk_enable                                                                                                                                                       | reset            |              185 |            720 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


