
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004608  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084608  00084608  00014608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000af0  20070000  00084610  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000280  20070af0  00085100  00020af0  2**2
                  ALLOC
  4 .stack        00002000  20070d70  00085380  00020af0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020af0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b19  2**0
                  CONTENTS, READONLY
  7 .debug_info   00020e6b  00000000  00000000  00020b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004b07  00000000  00000000  000419dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e80  00000000  00000000  000464e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dd0  00000000  00000000  00047364  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001dd3d  00000000  00000000  00048134  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017562  00000000  00000000  00065e71  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006c291  00000000  00000000  0007d3d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002cec  00000000  00000000  000e9664  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00006a0b  00000000  00000000  000ec350  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	70 2d 07 20 69 13 08 00 65 13 08 00 65 13 08 00     p-. i...e...e...
   80010:	65 13 08 00 65 13 08 00 65 13 08 00 00 00 00 00     e...e...e.......
	...
   8002c:	15 0a 08 00 65 13 08 00 00 00 00 00 4d 0a 08 00     ....e.......M...
   8003c:	89 0a 08 00 65 13 08 00 65 13 08 00 65 13 08 00     ....e...e...e...
   8004c:	65 13 08 00 65 13 08 00 65 13 08 00 65 13 08 00     e...e...e...e...
   8005c:	65 13 08 00 65 13 08 00 65 13 08 00 00 00 00 00     e...e...e.......
   8006c:	d9 11 08 00 ed 11 08 00 01 12 08 00 15 12 08 00     ................
	...
   80084:	21 04 08 00 65 13 08 00 65 13 08 00 65 13 08 00     !...e...e...e...
   80094:	65 13 08 00 65 13 08 00 65 13 08 00 65 13 08 00     e...e...e...e...
   800a4:	00 00 00 00 65 13 08 00 65 13 08 00 65 13 08 00     ....e...e...e...
   800b4:	65 13 08 00 41 08 08 00 65 13 08 00 65 13 08 00     e...A...e...e...
   800c4:	65 13 08 00 65 13 08 00 65 13 08 00 65 13 08 00     e...e...e...e...
   800d4:	65 13 08 00 65 13 08 00 65 13 08 00 65 13 08 00     e...e...e...e...
   800e4:	65 13 08 00 65 13 08 00 65 13 08 00 65 13 08 00     e...e...e...e...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070af0 	.word	0x20070af0
   80110:	00000000 	.word	0x00000000
   80114:	00084610 	.word	0x00084610

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084610 	.word	0x00084610
   80154:	20070af4 	.word	0x20070af4
   80158:	00084610 	.word	0x00084610
   8015c:	00000000 	.word	0x00000000

00080160 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80164:	b980      	cbnz	r0, 80188 <_read+0x28>
   80166:	460c      	mov	r4, r1
   80168:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8016a:	2a00      	cmp	r2, #0
   8016c:	dd0f      	ble.n	8018e <_read+0x2e>
   8016e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80170:	4e08      	ldr	r6, [pc, #32]	; (80194 <_read+0x34>)
   80172:	4d09      	ldr	r5, [pc, #36]	; (80198 <_read+0x38>)
   80174:	6830      	ldr	r0, [r6, #0]
   80176:	4621      	mov	r1, r4
   80178:	682b      	ldr	r3, [r5, #0]
   8017a:	4798      	blx	r3
		ptr++;
   8017c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8017e:	42bc      	cmp	r4, r7
   80180:	d1f8      	bne.n	80174 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80182:	4640      	mov	r0, r8
   80184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80188:	f04f 38ff 	mov.w	r8, #4294967295
   8018c:	e7f9      	b.n	80182 <_read+0x22>
	for (; len > 0; --len) {
   8018e:	4680      	mov	r8, r0
   80190:	e7f7      	b.n	80182 <_read+0x22>
   80192:	bf00      	nop
   80194:	20070d44 	.word	0x20070d44
   80198:	20070ce4 	.word	0x20070ce4

0008019c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8019c:	b4f0      	push	{r4, r5, r6, r7}
   8019e:	b08c      	sub	sp, #48	; 0x30
   801a0:	4607      	mov	r7, r0
   801a2:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   801a4:	ac01      	add	r4, sp, #4
   801a6:	4d11      	ldr	r5, [pc, #68]	; (801ec <pwm_clocks_generate+0x50>)
   801a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   801ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801b8:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801ba:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801bc:	f852 0b04 	ldr.w	r0, [r2], #4
   801c0:	fbb6 f0f0 	udiv	r0, r6, r0
   801c4:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801c8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   801cc:	d907      	bls.n	801de <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
   801ce:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801d0:	2b0b      	cmp	r3, #11
   801d2:	d1f3      	bne.n	801bc <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   801d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d8:	b00c      	add	sp, #48	; 0x30
   801da:	bcf0      	pop	{r4, r5, r6, r7}
   801dc:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801de:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
   801e0:	bf94      	ite	ls
   801e2:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
   801e6:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
   801ea:	e7f5      	b.n	801d8 <pwm_clocks_generate+0x3c>
   801ec:	00084424 	.word	0x00084424

000801f0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801f0:	b570      	push	{r4, r5, r6, lr}
   801f2:	4606      	mov	r6, r0
   801f4:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801f6:	680c      	ldr	r4, [r1, #0]
   801f8:	b144      	cbz	r4, 8020c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801fa:	6889      	ldr	r1, [r1, #8]
   801fc:	4620      	mov	r0, r4
   801fe:	4b0c      	ldr	r3, [pc, #48]	; (80230 <pwm_init+0x40>)
   80200:	4798      	blx	r3
   80202:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80204:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80208:	4298      	cmp	r0, r3
   8020a:	d00c      	beq.n	80226 <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8020c:	6868      	ldr	r0, [r5, #4]
   8020e:	b140      	cbz	r0, 80222 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80210:	68a9      	ldr	r1, [r5, #8]
   80212:	4b07      	ldr	r3, [pc, #28]	; (80230 <pwm_init+0x40>)
   80214:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80216:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8021a:	4298      	cmp	r0, r3
   8021c:	d005      	beq.n	8022a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   8021e:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80222:	6034      	str	r4, [r6, #0]
#endif
	return 0;
   80224:	2400      	movs	r4, #0
}
   80226:	4620      	mov	r0, r4
   80228:	bd70      	pop	{r4, r5, r6, pc}
			return result;
   8022a:	4604      	mov	r4, r0
   8022c:	e7fb      	b.n	80226 <pwm_init+0x36>
   8022e:	bf00      	nop
   80230:	0008019d 	.word	0x0008019d

00080234 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80234:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80236:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80238:	684b      	ldr	r3, [r1, #4]
   8023a:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
   8023e:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80240:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
   80242:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80244:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
   80246:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80248:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   8024c:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8024e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80252:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80254:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80258:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   8025a:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
   8025e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   80262:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80266:	68cb      	ldr	r3, [r1, #12]
   80268:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   8026c:	690b      	ldr	r3, [r1, #16]
   8026e:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80272:	7d8b      	ldrb	r3, [r1, #22]
   80274:	b13b      	cbz	r3, 80286 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80276:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80278:	8b4b      	ldrh	r3, [r1, #26]
   8027a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   8027e:	eb00 1442 	add.w	r4, r0, r2, lsl #5
   80282:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   80286:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80288:	f04f 1301 	mov.w	r3, #65537	; 0x10001
   8028c:	4093      	lsls	r3, r2
   8028e:	43db      	mvns	r3, r3
   80290:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80292:	7fcc      	ldrb	r4, [r1, #31]
   80294:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   80298:	7f8c      	ldrb	r4, [r1, #30]
   8029a:	4094      	lsls	r4, r2
   8029c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   802a0:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   802a2:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   802a4:	6c44      	ldr	r4, [r0, #68]	; 0x44
   802a6:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   802a8:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   802ac:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   802b0:	f891 4020 	ldrb.w	r4, [r1, #32]
   802b4:	4094      	lsls	r4, r2
   802b6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802ba:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802bc:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802be:	2301      	movs	r3, #1
   802c0:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
   802c2:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802c6:	b334      	cbz	r4, 80316 <pwm_channel_init+0xe2>
		p_pwm->PWM_SCM |= channel;
   802c8:	6a04      	ldr	r4, [r0, #32]
   802ca:	431c      	orrs	r4, r3
   802cc:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802ce:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802d2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802d4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d6:	bf0c      	ite	eq
   802d8:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802da:	439c      	bicne	r4, r3
   802dc:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802de:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802e2:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802e4:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802e6:	bf0c      	ite	eq
   802e8:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802ec:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
   802f0:	6683      	str	r3, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802f2:	2a03      	cmp	r2, #3
   802f4:	d914      	bls.n	80320 <pwm_channel_init+0xec>
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
   802f6:	3a04      	subs	r2, #4
		ch_num *= 8;
   802f8:	00d2      	lsls	r2, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   802fa:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   802fc:	23ff      	movs	r3, #255	; 0xff
   802fe:	4093      	lsls	r3, r2
   80300:	ea24 0403 	bic.w	r4, r4, r3
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80304:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   80308:	fa03 f202 	lsl.w	r2, r3, r2
   8030c:	4322      	orrs	r2, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8030e:	6702      	str	r2, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   80310:	2000      	movs	r0, #0
   80312:	bc70      	pop	{r4, r5, r6}
   80314:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80316:	6a04      	ldr	r4, [r0, #32]
   80318:	ea24 0403 	bic.w	r4, r4, r3
   8031c:	6204      	str	r4, [r0, #32]
   8031e:	e7d6      	b.n	802ce <pwm_channel_init+0x9a>
		ch_num *= 8;
   80320:	00d5      	lsls	r5, r2, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   80322:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   80324:	24ff      	movs	r4, #255	; 0xff
   80326:	40ac      	lsls	r4, r5
   80328:	ea23 0304 	bic.w	r3, r3, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8032c:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   80330:	40aa      	lsls	r2, r5
   80332:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80334:	66c2      	str	r2, [r0, #108]	; 0x6c
   80336:	e7eb      	b.n	80310 <pwm_channel_init+0xdc>

00080338 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80338:	690b      	ldr	r3, [r1, #16]
   8033a:	4293      	cmp	r3, r2
   8033c:	d202      	bcs.n	80344 <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
   8033e:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   80342:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
   80344:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
   80346:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   80348:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   8034c:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
   80350:	2000      	movs	r0, #0
   80352:	4770      	bx	lr

00080354 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6041      	str	r1, [r0, #4]
   8035c:	4770      	bx	lr

0008035e <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8035e:	2301      	movs	r3, #1
   80360:	fa03 f101 	lsl.w	r1, r3, r1
   80364:	6081      	str	r1, [r0, #8]
   80366:	4770      	bx	lr

00080368 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80368:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8036a:	0189      	lsls	r1, r1, #6
   8036c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8036e:	2402      	movs	r4, #2
   80370:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80372:	f04f 31ff 	mov.w	r1, #4294967295
   80376:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80378:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8037a:	605a      	str	r2, [r3, #4]
}
   8037c:	bc10      	pop	{r4}
   8037e:	4770      	bx	lr

00080380 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80380:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80384:	4770      	bx	lr

00080386 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80386:	0189      	lsls	r1, r1, #6
   80388:	2305      	movs	r3, #5
   8038a:	5043      	str	r3, [r0, r1]
   8038c:	4770      	bx	lr

0008038e <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   8038e:	0189      	lsls	r1, r1, #6
   80390:	2302      	movs	r3, #2
   80392:	5043      	str	r3, [r0, r1]
   80394:	4770      	bx	lr

00080396 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80396:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8039a:	61ca      	str	r2, [r1, #28]
   8039c:	4770      	bx	lr

0008039e <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8039e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   803a2:	624a      	str	r2, [r1, #36]	; 0x24
   803a4:	4770      	bx	lr

000803a6 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   803a6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   803aa:	6a08      	ldr	r0, [r1, #32]
}
   803ac:	4770      	bx	lr

000803ae <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
   803ae:	b4f0      	push	{r4, r5, r6, r7}
   803b0:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   803b2:	2402      	movs	r4, #2
   803b4:	9401      	str	r4, [sp, #4]
   803b6:	2408      	movs	r4, #8
   803b8:	9402      	str	r4, [sp, #8]
   803ba:	2420      	movs	r4, #32
   803bc:	9403      	str	r4, [sp, #12]
   803be:	2480      	movs	r4, #128	; 0x80
   803c0:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
   803c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   803c4:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   803c6:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
   803c8:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
   803cc:	d814      	bhi.n	803f8 <tc_find_mck_divisor+0x4a>
   803ce:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
   803d0:	42a0      	cmp	r0, r4
   803d2:	d217      	bcs.n	80404 <tc_find_mck_divisor+0x56>
   803d4:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
   803d6:	af01      	add	r7, sp, #4
   803d8:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
   803dc:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
   803e0:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
   803e2:	4284      	cmp	r4, r0
   803e4:	d30a      	bcc.n	803fc <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
   803e6:	4286      	cmp	r6, r0
   803e8:	d90d      	bls.n	80406 <tc_find_mck_divisor+0x58>
			ul_index++) {
   803ea:	3501      	adds	r5, #1
	for (ul_index = 0;
   803ec:	2d05      	cmp	r5, #5
   803ee:	d1f3      	bne.n	803d8 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
   803f0:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
   803f2:	b006      	add	sp, #24
   803f4:	bcf0      	pop	{r4, r5, r6, r7}
   803f6:	4770      	bx	lr
			return 0;
   803f8:	2000      	movs	r0, #0
   803fa:	e7fa      	b.n	803f2 <tc_find_mck_divisor+0x44>
   803fc:	2000      	movs	r0, #0
   803fe:	e7f8      	b.n	803f2 <tc_find_mck_divisor+0x44>
	return 1;
   80400:	2001      	movs	r0, #1
   80402:	e7f6      	b.n	803f2 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
   80404:	2500      	movs	r5, #0
	if (p_uldiv) {
   80406:	b12a      	cbz	r2, 80414 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
   80408:	a906      	add	r1, sp, #24
   8040a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
   8040e:	f851 1c14 	ldr.w	r1, [r1, #-20]
   80412:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
   80414:	2b00      	cmp	r3, #0
   80416:	d0f3      	beq.n	80400 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
   80418:	601d      	str	r5, [r3, #0]
	return 1;
   8041a:	2001      	movs	r0, #1
   8041c:	e7e9      	b.n	803f2 <tc_find_mck_divisor+0x44>
	...

00080420 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80420:	b500      	push	{lr}
   80422:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   80424:	2201      	movs	r2, #1
   80426:	f10d 0107 	add.w	r1, sp, #7
   8042a:	4810      	ldr	r0, [pc, #64]	; (8046c <USART0_Handler+0x4c>)
   8042c:	4b10      	ldr	r3, [pc, #64]	; (80470 <USART0_Handler+0x50>)
   8042e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80430:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80432:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80436:	2200      	movs	r2, #0
   80438:	4b0e      	ldr	r3, [pc, #56]	; (80474 <USART0_Handler+0x54>)
   8043a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8043c:	4b0e      	ldr	r3, [pc, #56]	; (80478 <USART0_Handler+0x58>)
   8043e:	781b      	ldrb	r3, [r3, #0]
   80440:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80444:	4a0d      	ldr	r2, [pc, #52]	; (8047c <USART0_Handler+0x5c>)
   80446:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80448:	2b9b      	cmp	r3, #155	; 0x9b
   8044a:	d00b      	beq.n	80464 <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   8044c:	3301      	adds	r3, #1
   8044e:	4a0a      	ldr	r2, [pc, #40]	; (80478 <USART0_Handler+0x58>)
   80450:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80452:	2201      	movs	r2, #1
   80454:	4b07      	ldr	r3, [pc, #28]	; (80474 <USART0_Handler+0x54>)
   80456:	701a      	strb	r2, [r3, #0]
   80458:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   8045c:	b662      	cpsie	i
}
   8045e:	b003      	add	sp, #12
   80460:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   80464:	2200      	movs	r2, #0
   80466:	4b04      	ldr	r3, [pc, #16]	; (80478 <USART0_Handler+0x58>)
   80468:	701a      	strb	r2, [r3, #0]
   8046a:	e7f2      	b.n	80452 <USART0_Handler+0x32>
   8046c:	40098000 	.word	0x40098000
   80470:	00080ccd 	.word	0x00080ccd
   80474:	2007013c 	.word	0x2007013c
   80478:	20070ba8 	.word	0x20070ba8
   8047c:	20070b0c 	.word	0x20070b0c

00080480 <initMotors>:
#include "MotorControl.h"
#include "delay.h"


void initMotors()
{
   80480:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80484:	b085      	sub	sp, #20
	//first, set as inputs
	pio_set_input(PIOC, PIN_BOTH_MOTORS, PIO_DEFAULT);
   80486:	2200      	movs	r2, #0
   80488:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
   8048c:	4833      	ldr	r0, [pc, #204]	; (8055c <initMotors+0xdc>)
   8048e:	4b34      	ldr	r3, [pc, #208]	; (80560 <initMotors+0xe0>)
   80490:	4798      	blx	r3
	//pio_set_input(PIOC, PIN_MOTOR_RIGHT, PIO_DEFAULT);
	
	//apparently, pins need to unload their charge
	delay_ms(20);
   80492:	4834      	ldr	r0, [pc, #208]	; (80564 <initMotors+0xe4>)
   80494:	4b34      	ldr	r3, [pc, #208]	; (80568 <initMotors+0xe8>)
   80496:	4798      	blx	r3
	
	//wait until both motors are powered up
	while (!pio_get_pin_value(MOTOR_LEFT) || !pio_get_pin_value(MOTOR_RIGHT));
   80498:	2555      	movs	r5, #85	; 0x55
   8049a:	4c34      	ldr	r4, [pc, #208]	; (8056c <initMotors+0xec>)
   8049c:	2656      	movs	r6, #86	; 0x56
   8049e:	4628      	mov	r0, r5
   804a0:	47a0      	blx	r4
   804a2:	2800      	cmp	r0, #0
   804a4:	d0fb      	beq.n	8049e <initMotors+0x1e>
   804a6:	4630      	mov	r0, r6
   804a8:	47a0      	blx	r4
   804aa:	2800      	cmp	r0, #0
   804ac:	d0f7      	beq.n	8049e <initMotors+0x1e>
	//test progress
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	
	//connect peripheral B to pin A23
	pio_configure_pin(MOTOR_LEFT, PIO_TYPE_PIO_PERIPH_B);
   804ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804b2:	2055      	movs	r0, #85	; 0x55
   804b4:	4c2e      	ldr	r4, [pc, #184]	; (80570 <initMotors+0xf0>)
   804b6:	47a0      	blx	r4
	pio_configure_pin(MOTOR_RIGHT, PIO_TYPE_PIO_PERIPH_B);
   804b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804bc:	2056      	movs	r0, #86	; 0x56
   804be:	47a0      	blx	r4
	//test configuration
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 25));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOC, 28));
	
	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   804c0:	2024      	movs	r0, #36	; 0x24
   804c2:	4b2c      	ldr	r3, [pc, #176]	; (80574 <initMotors+0xf4>)
   804c4:	4798      	blx	r3
	
	//disable until configured
	pwm_channel_disable(PWM, CHANNEL_MOTOR_LEFT);
   804c6:	4c2c      	ldr	r4, [pc, #176]	; (80578 <initMotors+0xf8>)
   804c8:	2104      	movs	r1, #4
   804ca:	4620      	mov	r0, r4
   804cc:	4d2b      	ldr	r5, [pc, #172]	; (8057c <initMotors+0xfc>)
   804ce:	47a8      	blx	r5
	pwm_channel_disable(PWM, CHANNEL_MOTOR_RIGHT);
   804d0:	2105      	movs	r1, #5
   804d2:	4620      	mov	r0, r4
   804d4:	47a8      	blx	r5
	
	//configure clock settings
	pwm_clock_t clock_setting = {
   804d6:	4b2a      	ldr	r3, [pc, #168]	; (80580 <initMotors+0x100>)
   804d8:	9301      	str	r3, [sp, #4]
   804da:	2700      	movs	r7, #0
   804dc:	9702      	str	r7, [sp, #8]
   804de:	4b29      	ldr	r3, [pc, #164]	; (80584 <initMotors+0x104>)
   804e0:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	
	//apply clock settings
	pwm_init(PWM, &clock_setting);
   804e2:	a901      	add	r1, sp, #4
   804e4:	4620      	mov	r0, r4
   804e6:	4b28      	ldr	r3, [pc, #160]	; (80588 <initMotors+0x108>)
   804e8:	4798      	blx	r3
	
	//assign PWM channels
	pwm_motorLeft.channel = CHANNEL_MOTOR_LEFT;
   804ea:	4e28      	ldr	r6, [pc, #160]	; (8058c <initMotors+0x10c>)
   804ec:	f04f 0904 	mov.w	r9, #4
   804f0:	f8c6 9000 	str.w	r9, [r6]
	pwm_motorRight.channel = CHANNEL_MOTOR_RIGHT;
   804f4:	4d26      	ldr	r5, [pc, #152]	; (80590 <initMotors+0x110>)
   804f6:	f04f 0805 	mov.w	r8, #5
   804fa:	f8c5 8000 	str.w	r8, [r5]
	
	//select clock A
	pwm_motorLeft.ul_prescaler = PWM_CMR_CPRE_CLKA;
   804fe:	230b      	movs	r3, #11
   80500:	6073      	str	r3, [r6, #4]
	pwm_motorRight.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80502:	606b      	str	r3, [r5, #4]
	
	//active state is logic high
	pwm_motorLeft.polarity = PWM_LOW;
   80504:	72b7      	strb	r7, [r6, #10]
	pwm_motorRight.polarity = PWM_LOW;
   80506:	72af      	strb	r7, [r5, #10]
	
	//left-aligned mode
	pwm_motorLeft.alignment = PWM_ALIGN_LEFT;
   80508:	8137      	strh	r7, [r6, #8]
	pwm_motorRight.alignment = PWM_ALIGN_LEFT;
   8050a:	812f      	strh	r7, [r5, #8]
	
	//configure period and duty cycle
	pwm_motorLeft.ul_period = PWM_PERIOD_TICKS;
   8050c:	f242 7310 	movw	r3, #10000	; 0x2710
   80510:	6133      	str	r3, [r6, #16]
	pwm_motorRight.ul_period = PWM_PERIOD_TICKS;
   80512:	612b      	str	r3, [r5, #16]
	pwm_motorLeft.ul_duty = PULSE_WIDTH_BRAKE;
   80514:	f240 53dc 	movw	r3, #1500	; 0x5dc
   80518:	60f3      	str	r3, [r6, #12]
	pwm_motorRight.ul_duty = PULSE_WIDTH_BRAKE;
   8051a:	60eb      	str	r3, [r5, #12]
	
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_motorLeft);
   8051c:	4631      	mov	r1, r6
   8051e:	4620      	mov	r0, r4
   80520:	4f1c      	ldr	r7, [pc, #112]	; (80594 <initMotors+0x114>)
   80522:	47b8      	blx	r7
	pwm_channel_init(PWM, &pwm_motorRight);
   80524:	4629      	mov	r1, r5
   80526:	4620      	mov	r0, r4
   80528:	47b8      	blx	r7
	
	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, CHANNEL_MOTOR_LEFT);
   8052a:	4649      	mov	r1, r9
   8052c:	4620      	mov	r0, r4
   8052e:	4f1a      	ldr	r7, [pc, #104]	; (80598 <initMotors+0x118>)
   80530:	47b8      	blx	r7
	pwm_channel_enable(PWM, CHANNEL_MOTOR_RIGHT);
   80532:	4641      	mov	r1, r8
   80534:	4620      	mov	r0, r4
   80536:	47b8      	blx	r7
	//stop motors
	//pwm_channel_update_duty(PWM, &pwm_motorLeft, 1500);
	//pwm_channel_update_duty(PWM, &pwm_motorRight, 1500);
	
	//wait, because the motors are not ready
	delay_ms(20);
   80538:	480a      	ldr	r0, [pc, #40]	; (80564 <initMotors+0xe4>)
   8053a:	4b0b      	ldr	r3, [pc, #44]	; (80568 <initMotors+0xe8>)
   8053c:	4798      	blx	r3
	
	//test settings
	pwm_channel_update_duty(PWM, &pwm_motorLeft, 1800);
   8053e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
   80542:	4631      	mov	r1, r6
   80544:	4620      	mov	r0, r4
   80546:	4e15      	ldr	r6, [pc, #84]	; (8059c <initMotors+0x11c>)
   80548:	47b0      	blx	r6
	pwm_channel_update_duty(PWM, &pwm_motorRight, 1200);
   8054a:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   8054e:	4629      	mov	r1, r5
   80550:	4620      	mov	r0, r4
   80552:	47b0      	blx	r6
}
   80554:	b005      	add	sp, #20
   80556:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8055a:	bf00      	nop
   8055c:	400e1200 	.word	0x400e1200
   80560:	00080eff 	.word	0x00080eff
   80564:	0001d4c0 	.word	0x0001d4c0
   80568:	20070001 	.word	0x20070001
   8056c:	00080f91 	.word	0x00080f91
   80570:	00080fad 	.word	0x00080fad
   80574:	00081311 	.word	0x00081311
   80578:	40094000 	.word	0x40094000
   8057c:	0008035f 	.word	0x0008035f
   80580:	000f4240 	.word	0x000f4240
   80584:	0501bd00 	.word	0x0501bd00
   80588:	000801f1 	.word	0x000801f1
   8058c:	20070ce8 	.word	0x20070ce8
   80590:	20070d10 	.word	0x20070d10
   80594:	00080235 	.word	0x00080235
   80598:	00080355 	.word	0x00080355
   8059c:	00080339 	.word	0x00080339

000805a0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   805a0:	b5f0      	push	{r4, r5, r6, r7, lr}
   805a2:	b083      	sub	sp, #12
   805a4:	4604      	mov	r4, r0
   805a6:	460d      	mov	r5, r1
	uint32_t val = 0;
   805a8:	2300      	movs	r3, #0
   805aa:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805ac:	4b20      	ldr	r3, [pc, #128]	; (80630 <usart_serial_getchar+0x90>)
   805ae:	4298      	cmp	r0, r3
   805b0:	d00d      	beq.n	805ce <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805b2:	4b20      	ldr	r3, [pc, #128]	; (80634 <usart_serial_getchar+0x94>)
   805b4:	4298      	cmp	r0, r3
   805b6:	d012      	beq.n	805de <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   805b8:	4b1f      	ldr	r3, [pc, #124]	; (80638 <usart_serial_getchar+0x98>)
   805ba:	4298      	cmp	r0, r3
   805bc:	d019      	beq.n	805f2 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   805be:	4b1f      	ldr	r3, [pc, #124]	; (8063c <usart_serial_getchar+0x9c>)
   805c0:	429c      	cmp	r4, r3
   805c2:	d020      	beq.n	80606 <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   805c4:	4b1e      	ldr	r3, [pc, #120]	; (80640 <usart_serial_getchar+0xa0>)
   805c6:	429c      	cmp	r4, r3
   805c8:	d027      	beq.n	8061a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   805ca:	b003      	add	sp, #12
   805cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   805ce:	461f      	mov	r7, r3
   805d0:	4e1c      	ldr	r6, [pc, #112]	; (80644 <usart_serial_getchar+0xa4>)
   805d2:	4629      	mov	r1, r5
   805d4:	4638      	mov	r0, r7
   805d6:	47b0      	blx	r6
   805d8:	2800      	cmp	r0, #0
   805da:	d1fa      	bne.n	805d2 <usart_serial_getchar+0x32>
   805dc:	e7ef      	b.n	805be <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   805de:	461f      	mov	r7, r3
   805e0:	4e19      	ldr	r6, [pc, #100]	; (80648 <usart_serial_getchar+0xa8>)
   805e2:	a901      	add	r1, sp, #4
   805e4:	4638      	mov	r0, r7
   805e6:	47b0      	blx	r6
   805e8:	2800      	cmp	r0, #0
   805ea:	d1fa      	bne.n	805e2 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   805ec:	9b01      	ldr	r3, [sp, #4]
   805ee:	702b      	strb	r3, [r5, #0]
   805f0:	e7e8      	b.n	805c4 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   805f2:	461e      	mov	r6, r3
   805f4:	4c14      	ldr	r4, [pc, #80]	; (80648 <usart_serial_getchar+0xa8>)
   805f6:	a901      	add	r1, sp, #4
   805f8:	4630      	mov	r0, r6
   805fa:	47a0      	blx	r4
   805fc:	2800      	cmp	r0, #0
   805fe:	d1fa      	bne.n	805f6 <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80600:	9b01      	ldr	r3, [sp, #4]
   80602:	702b      	strb	r3, [r5, #0]
   80604:	e7e1      	b.n	805ca <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80606:	461e      	mov	r6, r3
   80608:	4c0f      	ldr	r4, [pc, #60]	; (80648 <usart_serial_getchar+0xa8>)
   8060a:	a901      	add	r1, sp, #4
   8060c:	4630      	mov	r0, r6
   8060e:	47a0      	blx	r4
   80610:	2800      	cmp	r0, #0
   80612:	d1fa      	bne.n	8060a <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80614:	9b01      	ldr	r3, [sp, #4]
   80616:	702b      	strb	r3, [r5, #0]
   80618:	e7d7      	b.n	805ca <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8061a:	461e      	mov	r6, r3
   8061c:	4c0a      	ldr	r4, [pc, #40]	; (80648 <usart_serial_getchar+0xa8>)
   8061e:	a901      	add	r1, sp, #4
   80620:	4630      	mov	r0, r6
   80622:	47a0      	blx	r4
   80624:	2800      	cmp	r0, #0
   80626:	d1fa      	bne.n	8061e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80628:	9b01      	ldr	r3, [sp, #4]
   8062a:	702b      	strb	r3, [r5, #0]
}
   8062c:	e7cd      	b.n	805ca <usart_serial_getchar+0x2a>
   8062e:	bf00      	nop
   80630:	400e0800 	.word	0x400e0800
   80634:	40098000 	.word	0x40098000
   80638:	4009c000 	.word	0x4009c000
   8063c:	400a0000 	.word	0x400a0000
   80640:	400a4000 	.word	0x400a4000
   80644:	00080ddb 	.word	0x00080ddb
   80648:	000809b9 	.word	0x000809b9

0008064c <usart_serial_putchar>:
{
   8064c:	b570      	push	{r4, r5, r6, lr}
   8064e:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80650:	4b1e      	ldr	r3, [pc, #120]	; (806cc <usart_serial_putchar+0x80>)
   80652:	4298      	cmp	r0, r3
   80654:	d00d      	beq.n	80672 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80656:	4b1e      	ldr	r3, [pc, #120]	; (806d0 <usart_serial_putchar+0x84>)
   80658:	4298      	cmp	r0, r3
   8065a:	d013      	beq.n	80684 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   8065c:	4b1d      	ldr	r3, [pc, #116]	; (806d4 <usart_serial_putchar+0x88>)
   8065e:	4298      	cmp	r0, r3
   80660:	d019      	beq.n	80696 <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80662:	4b1d      	ldr	r3, [pc, #116]	; (806d8 <usart_serial_putchar+0x8c>)
   80664:	4298      	cmp	r0, r3
   80666:	d01f      	beq.n	806a8 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80668:	4b1c      	ldr	r3, [pc, #112]	; (806dc <usart_serial_putchar+0x90>)
   8066a:	4298      	cmp	r0, r3
   8066c:	d025      	beq.n	806ba <usart_serial_putchar+0x6e>
	return 0;
   8066e:	2000      	movs	r0, #0
}
   80670:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80672:	461e      	mov	r6, r3
   80674:	4d1a      	ldr	r5, [pc, #104]	; (806e0 <usart_serial_putchar+0x94>)
   80676:	4621      	mov	r1, r4
   80678:	4630      	mov	r0, r6
   8067a:	47a8      	blx	r5
   8067c:	2800      	cmp	r0, #0
   8067e:	d1fa      	bne.n	80676 <usart_serial_putchar+0x2a>
		return 1;
   80680:	2001      	movs	r0, #1
   80682:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80684:	461e      	mov	r6, r3
   80686:	4d17      	ldr	r5, [pc, #92]	; (806e4 <usart_serial_putchar+0x98>)
   80688:	4621      	mov	r1, r4
   8068a:	4630      	mov	r0, r6
   8068c:	47a8      	blx	r5
   8068e:	2800      	cmp	r0, #0
   80690:	d1fa      	bne.n	80688 <usart_serial_putchar+0x3c>
		return 1;
   80692:	2001      	movs	r0, #1
   80694:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80696:	461e      	mov	r6, r3
   80698:	4d12      	ldr	r5, [pc, #72]	; (806e4 <usart_serial_putchar+0x98>)
   8069a:	4621      	mov	r1, r4
   8069c:	4630      	mov	r0, r6
   8069e:	47a8      	blx	r5
   806a0:	2800      	cmp	r0, #0
   806a2:	d1fa      	bne.n	8069a <usart_serial_putchar+0x4e>
		return 1;
   806a4:	2001      	movs	r0, #1
   806a6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806a8:	461e      	mov	r6, r3
   806aa:	4d0e      	ldr	r5, [pc, #56]	; (806e4 <usart_serial_putchar+0x98>)
   806ac:	4621      	mov	r1, r4
   806ae:	4630      	mov	r0, r6
   806b0:	47a8      	blx	r5
   806b2:	2800      	cmp	r0, #0
   806b4:	d1fa      	bne.n	806ac <usart_serial_putchar+0x60>
		return 1;
   806b6:	2001      	movs	r0, #1
   806b8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   806ba:	461e      	mov	r6, r3
   806bc:	4d09      	ldr	r5, [pc, #36]	; (806e4 <usart_serial_putchar+0x98>)
   806be:	4621      	mov	r1, r4
   806c0:	4630      	mov	r0, r6
   806c2:	47a8      	blx	r5
   806c4:	2800      	cmp	r0, #0
   806c6:	d1fa      	bne.n	806be <usart_serial_putchar+0x72>
		return 1;
   806c8:	2001      	movs	r0, #1
   806ca:	bd70      	pop	{r4, r5, r6, pc}
   806cc:	400e0800 	.word	0x400e0800
   806d0:	40098000 	.word	0x40098000
   806d4:	4009c000 	.word	0x4009c000
   806d8:	400a0000 	.word	0x400a0000
   806dc:	400a4000 	.word	0x400a4000
   806e0:	00080dcb 	.word	0x00080dcb
   806e4:	000809a5 	.word	0x000809a5

000806e8 <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   806e8:	b530      	push	{r4, r5, lr}
   806ea:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806ec:	2008      	movs	r0, #8
   806ee:	4d15      	ldr	r5, [pc, #84]	; (80744 <configureConsole+0x5c>)
   806f0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   806f2:	4c15      	ldr	r4, [pc, #84]	; (80748 <configureConsole+0x60>)
   806f4:	4b15      	ldr	r3, [pc, #84]	; (8074c <configureConsole+0x64>)
   806f6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   806f8:	4a15      	ldr	r2, [pc, #84]	; (80750 <configureConsole+0x68>)
   806fa:	4b16      	ldr	r3, [pc, #88]	; (80754 <configureConsole+0x6c>)
   806fc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   806fe:	4a16      	ldr	r2, [pc, #88]	; (80758 <configureConsole+0x70>)
   80700:	4b16      	ldr	r3, [pc, #88]	; (8075c <configureConsole+0x74>)
   80702:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80704:	4b16      	ldr	r3, [pc, #88]	; (80760 <configureConsole+0x78>)
   80706:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80708:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8070c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8070e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80712:	9303      	str	r3, [sp, #12]
   80714:	2008      	movs	r0, #8
   80716:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80718:	a901      	add	r1, sp, #4
   8071a:	4620      	mov	r0, r4
   8071c:	4b11      	ldr	r3, [pc, #68]	; (80764 <configureConsole+0x7c>)
   8071e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80720:	4d11      	ldr	r5, [pc, #68]	; (80768 <configureConsole+0x80>)
   80722:	682b      	ldr	r3, [r5, #0]
   80724:	2100      	movs	r1, #0
   80726:	6898      	ldr	r0, [r3, #8]
   80728:	4c10      	ldr	r4, [pc, #64]	; (8076c <configureConsole+0x84>)
   8072a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   8072c:	682b      	ldr	r3, [r5, #0]
   8072e:	2100      	movs	r1, #0
   80730:	6858      	ldr	r0, [r3, #4]
   80732:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80734:	480e      	ldr	r0, [pc, #56]	; (80770 <configureConsole+0x88>)
   80736:	4c0f      	ldr	r4, [pc, #60]	; (80774 <configureConsole+0x8c>)
   80738:	47a0      	blx	r4
	printf("=============\n");
   8073a:	480f      	ldr	r0, [pc, #60]	; (80778 <configureConsole+0x90>)
   8073c:	47a0      	blx	r4
   8073e:	b005      	add	sp, #20
   80740:	bd30      	pop	{r4, r5, pc}
   80742:	bf00      	nop
   80744:	00081311 	.word	0x00081311
   80748:	400e0800 	.word	0x400e0800
   8074c:	20070d44 	.word	0x20070d44
   80750:	0008064d 	.word	0x0008064d
   80754:	20070d40 	.word	0x20070d40
   80758:	000805a1 	.word	0x000805a1
   8075c:	20070ce4 	.word	0x20070ce4
   80760:	0501bd00 	.word	0x0501bd00
   80764:	00080d95 	.word	0x00080d95
   80768:	20070144 	.word	0x20070144
   8076c:	000817a5 	.word	0x000817a5
   80770:	00084450 	.word	0x00084450
   80774:	000815f5 	.word	0x000815f5
   80778:	00084460 	.word	0x00084460

0008077c <delayInit>:

#include "asf.h"
#include "delayFunctions.h"

int delayInit(void)		/* Initializes the timer used for delays */
{
   8077c:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);	/* power on the peripheral clock for timers */
   8077e:	201b      	movs	r0, #27
   80780:	4b08      	ldr	r3, [pc, #32]	; (807a4 <delayInit+0x28>)
   80782:	4798      	blx	r3
	tc_init(TC0,0,0);				/* TC0, channel 0, TCLK1 och capturemode */
   80784:	4c08      	ldr	r4, [pc, #32]	; (807a8 <delayInit+0x2c>)
   80786:	2200      	movs	r2, #0
   80788:	4611      	mov	r1, r2
   8078a:	4620      	mov	r0, r4
   8078c:	4b07      	ldr	r3, [pc, #28]	; (807ac <delayInit+0x30>)
   8078e:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   80790:	2100      	movs	r1, #0
   80792:	4620      	mov	r0, r4
   80794:	4b06      	ldr	r3, [pc, #24]	; (807b0 <delayInit+0x34>)
   80796:	4798      	blx	r3
	tc_stop(TC0,0);					/* making sure the timer does not run  */
   80798:	2100      	movs	r1, #0
   8079a:	4620      	mov	r0, r4
   8079c:	4b05      	ldr	r3, [pc, #20]	; (807b4 <delayInit+0x38>)
   8079e:	4798      	blx	r3
	return 0;						/* evertyhing is ok, typical response */
}
   807a0:	2000      	movs	r0, #0
   807a2:	bd10      	pop	{r4, pc}
   807a4:	00081311 	.word	0x00081311
   807a8:	40080000 	.word	0x40080000
   807ac:	00080369 	.word	0x00080369
   807b0:	00080381 	.word	0x00080381
   807b4:	0008038f 	.word	0x0008038f

000807b8 <init_timer>:

#define frequency (uint32_t)( 10)
static uint32_t k = 0;

void init_timer(void)
{
   807b8:	b530      	push	{r4, r5, lr}
   807ba:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC3);
   807bc:	201e      	movs	r0, #30
   807be:	4b16      	ldr	r3, [pc, #88]	; (80818 <init_timer+0x60>)
   807c0:	4798      	blx	r3
	tc_find_mck_divisor( (frequency*16), ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk );
   807c2:	4c16      	ldr	r4, [pc, #88]	; (8081c <init_timer+0x64>)
   807c4:	9400      	str	r4, [sp, #0]
   807c6:	ab02      	add	r3, sp, #8
   807c8:	aa03      	add	r2, sp, #12
   807ca:	4621      	mov	r1, r4
   807cc:	20a0      	movs	r0, #160	; 0xa0
   807ce:	4d14      	ldr	r5, [pc, #80]	; (80820 <init_timer+0x68>)
   807d0:	47a8      	blx	r5
	tc_init(TC1, 0, ul_tcclks | TC_CMR_CPCTRG); 
   807d2:	4d14      	ldr	r5, [pc, #80]	; (80824 <init_timer+0x6c>)
   807d4:	9a02      	ldr	r2, [sp, #8]
   807d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   807da:	2100      	movs	r1, #0
   807dc:	4628      	mov	r0, r5
   807de:	4b12      	ldr	r3, [pc, #72]	; (80828 <init_timer+0x70>)
   807e0:	4798      	blx	r3
	tc_write_rc(TC1, 0, (ul_sysclk / ul_div) / frequency/16);
   807e2:	9a03      	ldr	r2, [sp, #12]
   807e4:	fbb4 f4f2 	udiv	r4, r4, r2
   807e8:	4a10      	ldr	r2, [pc, #64]	; (8082c <init_timer+0x74>)
   807ea:	fba2 3204 	umull	r3, r2, r2, r4
   807ee:	09d2      	lsrs	r2, r2, #7
   807f0:	2100      	movs	r1, #0
   807f2:	4628      	mov	r0, r5
   807f4:	4b0e      	ldr	r3, [pc, #56]	; (80830 <init_timer+0x78>)
   807f6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   807f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   807fc:	4b0d      	ldr	r3, [pc, #52]	; (80834 <init_timer+0x7c>)
   807fe:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ( (IRQn_Type)ID_TC3 );
	tc_enable_interrupt(TC1, 0, TC_IER_CPCS);
   80800:	2210      	movs	r2, #16
   80802:	2100      	movs	r1, #0
   80804:	4628      	mov	r0, r5
   80806:	4b0c      	ldr	r3, [pc, #48]	; (80838 <init_timer+0x80>)
   80808:	4798      	blx	r3
	tc_start(TC1, 0);
   8080a:	2100      	movs	r1, #0
   8080c:	4628      	mov	r0, r5
   8080e:	4b0b      	ldr	r3, [pc, #44]	; (8083c <init_timer+0x84>)
   80810:	4798      	blx	r3
}
   80812:	b005      	add	sp, #20
   80814:	bd30      	pop	{r4, r5, pc}
   80816:	bf00      	nop
   80818:	00081311 	.word	0x00081311
   8081c:	0501bd00 	.word	0x0501bd00
   80820:	000803af 	.word	0x000803af
   80824:	40084000 	.word	0x40084000
   80828:	00080369 	.word	0x00080369
   8082c:	cccccccd 	.word	0xcccccccd
   80830:	00080397 	.word	0x00080397
   80834:	e000e100 	.word	0xe000e100
   80838:	0008039f 	.word	0x0008039f
   8083c:	00080387 	.word	0x00080387

00080840 <TC3_Handler>:
// genom att lgga samman 1768 + 837/2 = 2605 <=> 1.5V + 0.5V = 2.0V.
// Lgsta vrdet i arrayen r 931 och motsvarar 1.0V. Detta berknades genom att stta samman 1768 - 837/2 = 931 <=> 1.5V - 0.5V = 1.0V.
uint32_t sinx[16] = {1768, 2089, 2360, 2541, 2605, 2541, 2360, 2089, 1768, 1447, 1176, 995, 931, 995, 1176, 1447 }; 
	
void TC3_Handler(void) 
{
   80840:	b500      	push	{lr}
   80842:	b083      	sub	sp, #12
	printf("TC3_Handler");
   80844:	480f      	ldr	r0, [pc, #60]	; (80884 <TC3_Handler+0x44>)
   80846:	4b10      	ldr	r3, [pc, #64]	; (80888 <TC3_Handler+0x48>)
   80848:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8084a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   8084e:	4b0f      	ldr	r3, [pc, #60]	; (8088c <TC3_Handler+0x4c>)
   80850:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(CHECK_PIN, HIGH);
	
	if(k==16)
   80852:	4b0f      	ldr	r3, [pc, #60]	; (80890 <TC3_Handler+0x50>)
   80854:	681b      	ldr	r3, [r3, #0]
   80856:	2b10      	cmp	r3, #16
   80858:	d010      	beq.n	8087c <TC3_Handler+0x3c>
	{
		k=0;
	}
	//uint32_t result = (uint32_t)(sinx[k]*837+1768);
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC1, 0);
   8085a:	2100      	movs	r1, #0
   8085c:	480d      	ldr	r0, [pc, #52]	; (80894 <TC3_Handler+0x54>)
   8085e:	4b0e      	ldr	r3, [pc, #56]	; (80898 <TC3_Handler+0x58>)
   80860:	4798      	blx	r3
   80862:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   80864:	9b01      	ldr	r3, [sp, #4]
	//dacc_write_conversion_data(DACC, sinx[k]); // (837 = 1V, 1768 = 1.5V)
	k++;
   80866:	4a0a      	ldr	r2, [pc, #40]	; (80890 <TC3_Handler+0x50>)
   80868:	6813      	ldr	r3, [r2, #0]
   8086a:	3301      	adds	r3, #1
   8086c:	6013      	str	r3, [r2, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8086e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   80872:	4b06      	ldr	r3, [pc, #24]	; (8088c <TC3_Handler+0x4c>)
   80874:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CHECK_PIN, LOW);
}
   80876:	b003      	add	sp, #12
   80878:	f85d fb04 	ldr.w	pc, [sp], #4
		k=0;
   8087c:	2200      	movs	r2, #0
   8087e:	4b04      	ldr	r3, [pc, #16]	; (80890 <TC3_Handler+0x50>)
   80880:	601a      	str	r2, [r3, #0]
   80882:	e7ea      	b.n	8085a <TC3_Handler+0x1a>
   80884:	00084470 	.word	0x00084470
   80888:	000815f5 	.word	0x000815f5
   8088c:	400e1000 	.word	0x400e1000
   80890:	20070bac 	.word	0x20070bac
   80894:	40084000 	.word	0x40084000
   80898:	000803a7 	.word	0x000803a7

0008089c <counter_ISR>:
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_toggle_pin(IOPORT_CREATE_PIN(PIOB, 27));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	//ioport_set_pin_level(PIO_PB27_IDX, HIGH);
	
	if (mask & PIN_SENSOR_L1)
   8089c:	f011 0f04 	tst.w	r1, #4
   808a0:	d008      	beq.n	808b4 <counter_ISR+0x18>
	{
		if (STATUS_SENSOR_L1)
   808a2:	4b2b      	ldr	r3, [pc, #172]	; (80950 <counter_ISR+0xb4>)
   808a4:	681b      	ldr	r3, [r3, #0]
   808a6:	f013 0f04 	tst.w	r3, #4
   808aa:	d032      	beq.n	80912 <counter_ISR+0x76>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   808ac:	4a29      	ldr	r2, [pc, #164]	; (80954 <counter_ISR+0xb8>)
   808ae:	6813      	ldr	r3, [r2, #0]
   808b0:	3b01      	subs	r3, #1
   808b2:	6013      	str	r3, [r2, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_L2)
   808b4:	f011 0f08 	tst.w	r1, #8
   808b8:	d00d      	beq.n	808d6 <counter_ISR+0x3a>
	{
		if (STATUS_SENSOR_L2)
   808ba:	4b25      	ldr	r3, [pc, #148]	; (80950 <counter_ISR+0xb4>)
   808bc:	681b      	ldr	r3, [r3, #0]
   808be:	f013 0f08 	tst.w	r3, #8
   808c2:	d030      	beq.n	80926 <counter_ISR+0x8a>
		{
			if (STATUS_SENSOR_L1)
   808c4:	f013 0f04 	tst.w	r3, #4
			{
				counterLeft++;
   808c8:	4a22      	ldr	r2, [pc, #136]	; (80954 <counter_ISR+0xb8>)
   808ca:	6813      	ldr	r3, [r2, #0]
   808cc:	bf14      	ite	ne
   808ce:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   808d0:	f103 33ff 	addeq.w	r3, r3, #4294967295
   808d4:	6013      	str	r3, [r2, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_R1)
   808d6:	f011 0f40 	tst.w	r1, #64	; 0x40
   808da:	d008      	beq.n	808ee <counter_ISR+0x52>
	{
		if (STATUS_SENSOR_R1)
   808dc:	4b1c      	ldr	r3, [pc, #112]	; (80950 <counter_ISR+0xb4>)
   808de:	681b      	ldr	r3, [r3, #0]
   808e0:	f013 0f40 	tst.w	r3, #64	; 0x40
   808e4:	d024      	beq.n	80930 <counter_ISR+0x94>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   808e6:	4a1b      	ldr	r2, [pc, #108]	; (80954 <counter_ISR+0xb8>)
   808e8:	6813      	ldr	r3, [r2, #0]
   808ea:	3b01      	subs	r3, #1
   808ec:	6013      	str	r3, [r2, #0]
			{
				counterLeft--;
			}
		}
	}
	if (mask & PIN_SENSOR_R2)
   808ee:	f011 0f80 	tst.w	r1, #128	; 0x80
   808f2:	d02b      	beq.n	8094c <counter_ISR+0xb0>
	{
		if (STATUS_SENSOR_R2)
   808f4:	4b16      	ldr	r3, [pc, #88]	; (80950 <counter_ISR+0xb4>)
   808f6:	681b      	ldr	r3, [r3, #0]
   808f8:	f013 0f80 	tst.w	r3, #128	; 0x80
   808fc:	d022      	beq.n	80944 <counter_ISR+0xa8>
		{
			if (STATUS_SENSOR_R1)
   808fe:	f013 0f40 	tst.w	r3, #64	; 0x40
			{
				counterLeft++;
   80902:	4a14      	ldr	r2, [pc, #80]	; (80954 <counter_ISR+0xb8>)
   80904:	6813      	ldr	r3, [r2, #0]
   80906:	bf14      	ite	ne
   80908:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   8090a:	f103 33ff 	addeq.w	r3, r3, #4294967295
   8090e:	6013      	str	r3, [r2, #0]
   80910:	4770      	bx	lr
			if (STATUS_SENSOR_L2)
   80912:	f013 0f08 	tst.w	r3, #8
				counterLeft++;
   80916:	4a0f      	ldr	r2, [pc, #60]	; (80954 <counter_ISR+0xb8>)
   80918:	6813      	ldr	r3, [r2, #0]
   8091a:	bf14      	ite	ne
   8091c:	3301      	addne	r3, #1
				counterLeft--;
   8091e:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80922:	6013      	str	r3, [r2, #0]
   80924:	e7c6      	b.n	808b4 <counter_ISR+0x18>
				counterLeft--;
   80926:	4a0b      	ldr	r2, [pc, #44]	; (80954 <counter_ISR+0xb8>)
   80928:	6813      	ldr	r3, [r2, #0]
   8092a:	3b01      	subs	r3, #1
   8092c:	6013      	str	r3, [r2, #0]
   8092e:	e7d2      	b.n	808d6 <counter_ISR+0x3a>
			if (STATUS_SENSOR_R2)
   80930:	f013 0f80 	tst.w	r3, #128	; 0x80
				counterLeft++;
   80934:	4a07      	ldr	r2, [pc, #28]	; (80954 <counter_ISR+0xb8>)
   80936:	6813      	ldr	r3, [r2, #0]
   80938:	bf14      	ite	ne
   8093a:	3301      	addne	r3, #1
				counterLeft--;
   8093c:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80940:	6013      	str	r3, [r2, #0]
   80942:	e7d4      	b.n	808ee <counter_ISR+0x52>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   80944:	4a03      	ldr	r2, [pc, #12]	; (80954 <counter_ISR+0xb8>)
   80946:	6813      	ldr	r3, [r2, #0]
   80948:	3b01      	subs	r3, #1
   8094a:	6013      	str	r3, [r2, #0]
   8094c:	4770      	bx	lr
   8094e:	bf00      	nop
   80950:	400e1208 	.word	0x400e1208
   80954:	20070d38 	.word	0x20070d38

00080958 <initSensors>:
{
   80958:	b530      	push	{r4, r5, lr}
   8095a:	b083      	sub	sp, #12
	pio_set_input(PIOC, PINS_SENSORS, PIO_PULLUP);
   8095c:	4c0b      	ldr	r4, [pc, #44]	; (8098c <initSensors+0x34>)
   8095e:	2201      	movs	r2, #1
   80960:	21cc      	movs	r1, #204	; 0xcc
   80962:	4620      	mov	r0, r4
   80964:	4b0a      	ldr	r3, [pc, #40]	; (80990 <initSensors+0x38>)
   80966:	4798      	blx	r3
	pio_handler_set(PIOC, ID_PIOC, PINS_SENSORS, PIO_IT_EDGE, counter_ISR);
   80968:	4b0a      	ldr	r3, [pc, #40]	; (80994 <initSensors+0x3c>)
   8096a:	9300      	str	r3, [sp, #0]
   8096c:	2340      	movs	r3, #64	; 0x40
   8096e:	22cc      	movs	r2, #204	; 0xcc
   80970:	210d      	movs	r1, #13
   80972:	4620      	mov	r0, r4
   80974:	4d08      	ldr	r5, [pc, #32]	; (80998 <initSensors+0x40>)
   80976:	47a8      	blx	r5
   80978:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8097c:	4b07      	ldr	r3, [pc, #28]	; (8099c <initSensors+0x44>)
   8097e:	601a      	str	r2, [r3, #0]
	pio_enable_interrupt(PIOC, PINS_SENSORS);
   80980:	21cc      	movs	r1, #204	; 0xcc
   80982:	4620      	mov	r0, r4
   80984:	4b06      	ldr	r3, [pc, #24]	; (809a0 <initSensors+0x48>)
   80986:	4798      	blx	r3
}
   80988:	b003      	add	sp, #12
   8098a:	bd30      	pop	{r4, r5, pc}
   8098c:	400e1200 	.word	0x400e1200
   80990:	00080eff 	.word	0x00080eff
   80994:	0008089d 	.word	0x0008089d
   80998:	00081169 	.word	0x00081169
   8099c:	e000e100 	.word	0xe000e100
   809a0:	00080f85 	.word	0x00080f85

000809a4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809a4:	6943      	ldr	r3, [r0, #20]
   809a6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   809aa:	bf1d      	ittte	ne
   809ac:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   809b0:	61c1      	strne	r1, [r0, #28]
	return 0;
   809b2:	2000      	movne	r0, #0
		return 1;
   809b4:	2001      	moveq	r0, #1
}
   809b6:	4770      	bx	lr

000809b8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   809b8:	6943      	ldr	r3, [r0, #20]
   809ba:	f013 0f01 	tst.w	r3, #1
   809be:	d005      	beq.n	809cc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   809c0:	6983      	ldr	r3, [r0, #24]
   809c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   809c6:	600b      	str	r3, [r1, #0]

	return 0;
   809c8:	2000      	movs	r0, #0
   809ca:	4770      	bx	lr
		return 1;
   809cc:	2001      	movs	r0, #1
}
   809ce:	4770      	bx	lr

000809d0 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   809d0:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   809d2:	685a      	ldr	r2, [r3, #4]
   809d4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   809d6:	6842      	ldr	r2, [r0, #4]
   809d8:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   809da:	685a      	ldr	r2, [r3, #4]
   809dc:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   809de:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   809e0:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   809e2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   809e4:	6803      	ldr	r3, [r0, #0]
   809e6:	3301      	adds	r3, #1
   809e8:	6003      	str	r3, [r0, #0]
   809ea:	4770      	bx	lr

000809ec <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   809ec:	6843      	ldr	r3, [r0, #4]
   809ee:	6882      	ldr	r2, [r0, #8]
   809f0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   809f2:	6883      	ldr	r3, [r0, #8]
   809f4:	6842      	ldr	r2, [r0, #4]
   809f6:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   809f8:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   809fa:	685a      	ldr	r2, [r3, #4]
   809fc:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   809fe:	bf04      	itt	eq
   80a00:	6882      	ldreq	r2, [r0, #8]
   80a02:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80a04:	2200      	movs	r2, #0
   80a06:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80a08:	681a      	ldr	r2, [r3, #0]
   80a0a:	3a01      	subs	r2, #1
   80a0c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80a0e:	6818      	ldr	r0, [r3, #0]
}
   80a10:	4770      	bx	lr
	...

00080a14 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80a14:	4b06      	ldr	r3, [pc, #24]	; (80a30 <pxCurrentTCBConst2>)
   80a16:	6819      	ldr	r1, [r3, #0]
   80a18:	6808      	ldr	r0, [r1, #0]
   80a1a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a1e:	f380 8809 	msr	PSP, r0
   80a22:	f04f 0000 	mov.w	r0, #0
   80a26:	f380 8811 	msr	BASEPRI, r0
   80a2a:	f04e 0e0d 	orr.w	lr, lr, #13
   80a2e:	4770      	bx	lr

00080a30 <pxCurrentTCBConst2>:
   80a30:	20070bb0 	.word	0x20070bb0

00080a34 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80a34:	f3ef 8011 	mrs	r0, BASEPRI
   80a38:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80a3c:	f381 8811 	msr	BASEPRI, r1
   80a40:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80a42:	2000      	movs	r0, #0

00080a44 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80a44:	f380 8811 	msr	BASEPRI, r0
   80a48:	4770      	bx	lr
	...

00080a4c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80a4c:	f3ef 8009 	mrs	r0, PSP
   80a50:	4b0c      	ldr	r3, [pc, #48]	; (80a84 <pxCurrentTCBConst>)
   80a52:	681a      	ldr	r2, [r3, #0]
   80a54:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a58:	6010      	str	r0, [r2, #0]
   80a5a:	e92d 4008 	stmdb	sp!, {r3, lr}
   80a5e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80a62:	f380 8811 	msr	BASEPRI, r0
   80a66:	f000 f8b9 	bl	80bdc <vTaskSwitchContext>
   80a6a:	f04f 0000 	mov.w	r0, #0
   80a6e:	f380 8811 	msr	BASEPRI, r0
   80a72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80a76:	6819      	ldr	r1, [r3, #0]
   80a78:	6808      	ldr	r0, [r1, #0]
   80a7a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a7e:	f380 8809 	msr	PSP, r0
   80a82:	4770      	bx	lr

00080a84 <pxCurrentTCBConst>:
   80a84:	20070bb0 	.word	0x20070bb0

00080a88 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80a88:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80a8e:	4b05      	ldr	r3, [pc, #20]	; (80aa4 <SysTick_Handler+0x1c>)
   80a90:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80a92:	4b05      	ldr	r3, [pc, #20]	; (80aa8 <SysTick_Handler+0x20>)
   80a94:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80a96:	4b05      	ldr	r3, [pc, #20]	; (80aac <SysTick_Handler+0x24>)
   80a98:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80a9a:	2000      	movs	r0, #0
   80a9c:	4b04      	ldr	r3, [pc, #16]	; (80ab0 <SysTick_Handler+0x28>)
   80a9e:	4798      	blx	r3
   80aa0:	bd08      	pop	{r3, pc}
   80aa2:	bf00      	nop
   80aa4:	e000ed04 	.word	0xe000ed04
   80aa8:	00080a35 	.word	0x00080a35
   80aac:	00080ab5 	.word	0x00080ab5
   80ab0:	00080a45 	.word	0x00080a45

00080ab4 <vTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80ab4:	4b3d      	ldr	r3, [pc, #244]	; (80bac <vTaskIncrementTick+0xf8>)
   80ab6:	681b      	ldr	r3, [r3, #0]
   80ab8:	2b00      	cmp	r3, #0
   80aba:	d16f      	bne.n	80b9c <vTaskIncrementTick+0xe8>
{
   80abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	{
		++xTickCount;
   80ac0:	4b3b      	ldr	r3, [pc, #236]	; (80bb0 <vTaskIncrementTick+0xfc>)
   80ac2:	681a      	ldr	r2, [r3, #0]
   80ac4:	3201      	adds	r2, #1
   80ac6:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80ac8:	681b      	ldr	r3, [r3, #0]
   80aca:	b9ab      	cbnz	r3, 80af8 <vTaskIncrementTick+0x44>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80acc:	4b39      	ldr	r3, [pc, #228]	; (80bb4 <vTaskIncrementTick+0x100>)
   80ace:	681b      	ldr	r3, [r3, #0]
   80ad0:	681b      	ldr	r3, [r3, #0]
   80ad2:	2b00      	cmp	r3, #0
   80ad4:	d128      	bne.n	80b28 <vTaskIncrementTick+0x74>

			pxTemp = pxDelayedTaskList;
   80ad6:	4b37      	ldr	r3, [pc, #220]	; (80bb4 <vTaskIncrementTick+0x100>)
   80ad8:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80ada:	4a37      	ldr	r2, [pc, #220]	; (80bb8 <vTaskIncrementTick+0x104>)
   80adc:	6810      	ldr	r0, [r2, #0]
   80ade:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80ae0:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80ae2:	4936      	ldr	r1, [pc, #216]	; (80bbc <vTaskIncrementTick+0x108>)
   80ae4:	680a      	ldr	r2, [r1, #0]
   80ae6:	3201      	adds	r2, #1
   80ae8:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80aea:	681b      	ldr	r3, [r3, #0]
   80aec:	681b      	ldr	r3, [r3, #0]
   80aee:	b9fb      	cbnz	r3, 80b30 <vTaskIncrementTick+0x7c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80af0:	f04f 32ff 	mov.w	r2, #4294967295
   80af4:	4b32      	ldr	r3, [pc, #200]	; (80bc0 <vTaskIncrementTick+0x10c>)
   80af6:	601a      	str	r2, [r3, #0]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80af8:	4b2d      	ldr	r3, [pc, #180]	; (80bb0 <vTaskIncrementTick+0xfc>)
   80afa:	681a      	ldr	r2, [r3, #0]
   80afc:	4b30      	ldr	r3, [pc, #192]	; (80bc0 <vTaskIncrementTick+0x10c>)
   80afe:	681b      	ldr	r3, [r3, #0]
   80b00:	429a      	cmp	r2, r3
   80b02:	d350      	bcc.n	80ba6 <vTaskIncrementTick+0xf2>
   80b04:	4b2b      	ldr	r3, [pc, #172]	; (80bb4 <vTaskIncrementTick+0x100>)
   80b06:	681b      	ldr	r3, [r3, #0]
   80b08:	681b      	ldr	r3, [r3, #0]
   80b0a:	b1cb      	cbz	r3, 80b40 <vTaskIncrementTick+0x8c>
   80b0c:	4b29      	ldr	r3, [pc, #164]	; (80bb4 <vTaskIncrementTick+0x100>)
   80b0e:	681b      	ldr	r3, [r3, #0]
   80b10:	68db      	ldr	r3, [r3, #12]
   80b12:	68dc      	ldr	r4, [r3, #12]
   80b14:	6863      	ldr	r3, [r4, #4]
   80b16:	4a26      	ldr	r2, [pc, #152]	; (80bb0 <vTaskIncrementTick+0xfc>)
   80b18:	6812      	ldr	r2, [r2, #0]
   80b1a:	4293      	cmp	r3, r2
   80b1c:	d816      	bhi.n	80b4c <vTaskIncrementTick+0x98>
   80b1e:	4e29      	ldr	r6, [pc, #164]	; (80bc4 <vTaskIncrementTick+0x110>)
   80b20:	4f29      	ldr	r7, [pc, #164]	; (80bc8 <vTaskIncrementTick+0x114>)
   80b22:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80bd8 <vTaskIncrementTick+0x124>
   80b26:	e02f      	b.n	80b88 <vTaskIncrementTick+0xd4>
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80b28:	4b28      	ldr	r3, [pc, #160]	; (80bcc <vTaskIncrementTick+0x118>)
   80b2a:	4798      	blx	r3
   80b2c:	bf00      	nop
   80b2e:	e7fd      	b.n	80b2c <vTaskIncrementTick+0x78>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80b30:	4b20      	ldr	r3, [pc, #128]	; (80bb4 <vTaskIncrementTick+0x100>)
   80b32:	681b      	ldr	r3, [r3, #0]
   80b34:	68db      	ldr	r3, [r3, #12]
   80b36:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80b38:	685a      	ldr	r2, [r3, #4]
   80b3a:	4b21      	ldr	r3, [pc, #132]	; (80bc0 <vTaskIncrementTick+0x10c>)
   80b3c:	601a      	str	r2, [r3, #0]
   80b3e:	e7db      	b.n	80af8 <vTaskIncrementTick+0x44>
		prvCheckDelayedTasks();
   80b40:	f04f 32ff 	mov.w	r2, #4294967295
   80b44:	4b1e      	ldr	r3, [pc, #120]	; (80bc0 <vTaskIncrementTick+0x10c>)
   80b46:	601a      	str	r2, [r3, #0]
   80b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b4c:	4a1c      	ldr	r2, [pc, #112]	; (80bc0 <vTaskIncrementTick+0x10c>)
   80b4e:	6013      	str	r3, [r2, #0]
   80b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b54:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80b56:	683b      	ldr	r3, [r7, #0]
   80b58:	4298      	cmp	r0, r3
   80b5a:	bf88      	it	hi
   80b5c:	6038      	strhi	r0, [r7, #0]
   80b5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80b62:	4629      	mov	r1, r5
   80b64:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80b68:	4b19      	ldr	r3, [pc, #100]	; (80bd0 <vTaskIncrementTick+0x11c>)
   80b6a:	4798      	blx	r3
   80b6c:	4b11      	ldr	r3, [pc, #68]	; (80bb4 <vTaskIncrementTick+0x100>)
   80b6e:	681b      	ldr	r3, [r3, #0]
   80b70:	681b      	ldr	r3, [r3, #0]
   80b72:	2b00      	cmp	r3, #0
   80b74:	d0e4      	beq.n	80b40 <vTaskIncrementTick+0x8c>
   80b76:	4b0f      	ldr	r3, [pc, #60]	; (80bb4 <vTaskIncrementTick+0x100>)
   80b78:	681b      	ldr	r3, [r3, #0]
   80b7a:	68db      	ldr	r3, [r3, #12]
   80b7c:	68dc      	ldr	r4, [r3, #12]
   80b7e:	6863      	ldr	r3, [r4, #4]
   80b80:	4a0b      	ldr	r2, [pc, #44]	; (80bb0 <vTaskIncrementTick+0xfc>)
   80b82:	6812      	ldr	r2, [r2, #0]
   80b84:	4293      	cmp	r3, r2
   80b86:	d8e1      	bhi.n	80b4c <vTaskIncrementTick+0x98>
   80b88:	1d25      	adds	r5, r4, #4
   80b8a:	4628      	mov	r0, r5
   80b8c:	47b0      	blx	r6
   80b8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80b90:	2b00      	cmp	r3, #0
   80b92:	d0df      	beq.n	80b54 <vTaskIncrementTick+0xa0>
   80b94:	f104 0018 	add.w	r0, r4, #24
   80b98:	47b0      	blx	r6
   80b9a:	e7db      	b.n	80b54 <vTaskIncrementTick+0xa0>
	}
	else
	{
		++uxMissedTicks;
   80b9c:	4a0d      	ldr	r2, [pc, #52]	; (80bd4 <vTaskIncrementTick+0x120>)
   80b9e:	6813      	ldr	r3, [r2, #0]
   80ba0:	3301      	adds	r3, #1
   80ba2:	6013      	str	r3, [r2, #0]
		{
			vApplicationTickHook();
		}
	}
	#endif
}
   80ba4:	4770      	bx	lr
   80ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80baa:	bf00      	nop
   80bac:	20070c24 	.word	0x20070c24
   80bb0:	20070c34 	.word	0x20070c34
   80bb4:	20070bb4 	.word	0x20070bb4
   80bb8:	20070bb8 	.word	0x20070bb8
   80bbc:	20070c30 	.word	0x20070c30
   80bc0:	20070138 	.word	0x20070138
   80bc4:	000809ed 	.word	0x000809ed
   80bc8:	20070c28 	.word	0x20070c28
   80bcc:	00080a35 	.word	0x00080a35
   80bd0:	000809d1 	.word	0x000809d1
   80bd4:	20070c20 	.word	0x20070c20
   80bd8:	20070bbc 	.word	0x20070bbc

00080bdc <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80bdc:	4b21      	ldr	r3, [pc, #132]	; (80c64 <vTaskSwitchContext+0x88>)
   80bde:	681b      	ldr	r3, [r3, #0]
   80be0:	b9eb      	cbnz	r3, 80c1e <vTaskSwitchContext+0x42>
{
   80be2:	b510      	push	{r4, lr}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80be4:	4b20      	ldr	r3, [pc, #128]	; (80c68 <vTaskSwitchContext+0x8c>)
   80be6:	681b      	ldr	r3, [r3, #0]
   80be8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80bec:	009b      	lsls	r3, r3, #2
   80bee:	4a1f      	ldr	r2, [pc, #124]	; (80c6c <vTaskSwitchContext+0x90>)
   80bf0:	58d3      	ldr	r3, [r2, r3]
   80bf2:	b9c3      	cbnz	r3, 80c26 <vTaskSwitchContext+0x4a>
   80bf4:	4b1c      	ldr	r3, [pc, #112]	; (80c68 <vTaskSwitchContext+0x8c>)
   80bf6:	681b      	ldr	r3, [r3, #0]
   80bf8:	b16b      	cbz	r3, 80c16 <vTaskSwitchContext+0x3a>
   80bfa:	4a1b      	ldr	r2, [pc, #108]	; (80c68 <vTaskSwitchContext+0x8c>)
   80bfc:	491b      	ldr	r1, [pc, #108]	; (80c6c <vTaskSwitchContext+0x90>)
   80bfe:	6813      	ldr	r3, [r2, #0]
   80c00:	3b01      	subs	r3, #1
   80c02:	6013      	str	r3, [r2, #0]
   80c04:	6813      	ldr	r3, [r2, #0]
   80c06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c0a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80c0e:	b953      	cbnz	r3, 80c26 <vTaskSwitchContext+0x4a>
   80c10:	6813      	ldr	r3, [r2, #0]
   80c12:	2b00      	cmp	r3, #0
   80c14:	d1f3      	bne.n	80bfe <vTaskSwitchContext+0x22>
   80c16:	4b16      	ldr	r3, [pc, #88]	; (80c70 <vTaskSwitchContext+0x94>)
   80c18:	4798      	blx	r3
   80c1a:	bf00      	nop
   80c1c:	e7fd      	b.n	80c1a <vTaskSwitchContext+0x3e>
		xMissedYield = pdTRUE;
   80c1e:	2201      	movs	r2, #1
   80c20:	4b14      	ldr	r3, [pc, #80]	; (80c74 <vTaskSwitchContext+0x98>)
   80c22:	601a      	str	r2, [r3, #0]
   80c24:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   80c26:	4b10      	ldr	r3, [pc, #64]	; (80c68 <vTaskSwitchContext+0x8c>)
   80c28:	681b      	ldr	r3, [r3, #0]
   80c2a:	4a10      	ldr	r2, [pc, #64]	; (80c6c <vTaskSwitchContext+0x90>)
   80c2c:	0099      	lsls	r1, r3, #2
   80c2e:	18c8      	adds	r0, r1, r3
   80c30:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80c34:	6844      	ldr	r4, [r0, #4]
   80c36:	6864      	ldr	r4, [r4, #4]
   80c38:	6044      	str	r4, [r0, #4]
   80c3a:	4419      	add	r1, r3
   80c3c:	4602      	mov	r2, r0
   80c3e:	3208      	adds	r2, #8
   80c40:	4294      	cmp	r4, r2
   80c42:	d009      	beq.n	80c58 <vTaskSwitchContext+0x7c>
   80c44:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c48:	4a08      	ldr	r2, [pc, #32]	; (80c6c <vTaskSwitchContext+0x90>)
   80c4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80c4e:	685b      	ldr	r3, [r3, #4]
   80c50:	68da      	ldr	r2, [r3, #12]
   80c52:	4b09      	ldr	r3, [pc, #36]	; (80c78 <vTaskSwitchContext+0x9c>)
   80c54:	601a      	str	r2, [r3, #0]
   80c56:	bd10      	pop	{r4, pc}
   80c58:	6860      	ldr	r0, [r4, #4]
   80c5a:	4a04      	ldr	r2, [pc, #16]	; (80c6c <vTaskSwitchContext+0x90>)
   80c5c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80c60:	6050      	str	r0, [r2, #4]
   80c62:	e7ef      	b.n	80c44 <vTaskSwitchContext+0x68>
   80c64:	20070c24 	.word	0x20070c24
   80c68:	20070c28 	.word	0x20070c28
   80c6c:	20070bbc 	.word	0x20070bbc
   80c70:	00080a35 	.word	0x00080a35
   80c74:	20070c2c 	.word	0x20070c2c
   80c78:	20070bb0 	.word	0x20070bb0

00080c7c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80c7c:	3801      	subs	r0, #1
   80c7e:	2802      	cmp	r0, #2
   80c80:	d815      	bhi.n	80cae <_write+0x32>
{
   80c82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c86:	460e      	mov	r6, r1
   80c88:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   80c8a:	b19a      	cbz	r2, 80cb4 <_write+0x38>
   80c8c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80c8e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80cc8 <_write+0x4c>
   80c92:	4f0c      	ldr	r7, [pc, #48]	; (80cc4 <_write+0x48>)
   80c94:	f8d8 0000 	ldr.w	r0, [r8]
   80c98:	f815 1b01 	ldrb.w	r1, [r5], #1
   80c9c:	683b      	ldr	r3, [r7, #0]
   80c9e:	4798      	blx	r3
   80ca0:	2800      	cmp	r0, #0
   80ca2:	db0a      	blt.n	80cba <_write+0x3e>
   80ca4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   80ca6:	3c01      	subs	r4, #1
   80ca8:	d1f4      	bne.n	80c94 <_write+0x18>
   80caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80cae:	f04f 30ff 	mov.w	r0, #4294967295
   80cb2:	4770      	bx	lr
	for (; len != 0; --len) {
   80cb4:	4610      	mov	r0, r2
   80cb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   80cba:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80cc2:	bf00      	nop
   80cc4:	20070d40 	.word	0x20070d40
   80cc8:	20070d44 	.word	0x20070d44

00080ccc <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80ccc:	2a00      	cmp	r2, #0
   80cce:	d051      	beq.n	80d74 <usart_serial_read_packet+0xa8>
{
   80cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80cd4:	b083      	sub	sp, #12
   80cd6:	4605      	mov	r5, r0
   80cd8:	460c      	mov	r4, r1
   80cda:	4692      	mov	sl, r2
   80cdc:	448a      	add	sl, r1
	if (UART == (Uart*)p_usart) {
   80cde:	4f26      	ldr	r7, [pc, #152]	; (80d78 <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   80ce0:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80d8c <usart_serial_read_packet+0xc0>
	if (USART3 == p_usart) {
   80ce4:	4e25      	ldr	r6, [pc, #148]	; (80d7c <usart_serial_read_packet+0xb0>)
   80ce6:	e01d      	b.n	80d24 <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   80ce8:	4621      	mov	r1, r4
   80cea:	4638      	mov	r0, r7
   80cec:	47c8      	blx	r9
   80cee:	2800      	cmp	r0, #0
   80cf0:	d1fa      	bne.n	80ce8 <usart_serial_read_packet+0x1c>
   80cf2:	e021      	b.n	80d38 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80cf4:	469b      	mov	fp, r3
   80cf6:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80d90 <usart_serial_read_packet+0xc4>
   80cfa:	a901      	add	r1, sp, #4
   80cfc:	4658      	mov	r0, fp
   80cfe:	47c0      	blx	r8
   80d00:	2800      	cmp	r0, #0
   80d02:	d1fa      	bne.n	80cfa <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   80d04:	9b01      	ldr	r3, [sp, #4]
   80d06:	7023      	strb	r3, [r4, #0]
   80d08:	e019      	b.n	80d3e <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   80d0a:	469b      	mov	fp, r3
   80d0c:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80d90 <usart_serial_read_packet+0xc4>
   80d10:	a901      	add	r1, sp, #4
   80d12:	4658      	mov	r0, fp
   80d14:	47c0      	blx	r8
   80d16:	2800      	cmp	r0, #0
   80d18:	d1fa      	bne.n	80d10 <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   80d1a:	9b01      	ldr	r3, [sp, #4]
   80d1c:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80d1e:	3401      	adds	r4, #1
	while (len) {
   80d20:	4554      	cmp	r4, sl
   80d22:	d023      	beq.n	80d6c <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   80d24:	2300      	movs	r3, #0
   80d26:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   80d28:	42bd      	cmp	r5, r7
   80d2a:	d0dd      	beq.n	80ce8 <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   80d2c:	4b14      	ldr	r3, [pc, #80]	; (80d80 <usart_serial_read_packet+0xb4>)
   80d2e:	429d      	cmp	r5, r3
   80d30:	d0e0      	beq.n	80cf4 <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   80d32:	4b14      	ldr	r3, [pc, #80]	; (80d84 <usart_serial_read_packet+0xb8>)
   80d34:	429d      	cmp	r5, r3
   80d36:	d0e8      	beq.n	80d0a <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   80d38:	4b13      	ldr	r3, [pc, #76]	; (80d88 <usart_serial_read_packet+0xbc>)
   80d3a:	429d      	cmp	r5, r3
   80d3c:	d00b      	beq.n	80d56 <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   80d3e:	42b5      	cmp	r5, r6
   80d40:	d1ed      	bne.n	80d1e <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80d42:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80d90 <usart_serial_read_packet+0xc4>
   80d46:	a901      	add	r1, sp, #4
   80d48:	4630      	mov	r0, r6
   80d4a:	47c0      	blx	r8
   80d4c:	2800      	cmp	r0, #0
   80d4e:	d1fa      	bne.n	80d46 <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80d50:	9b01      	ldr	r3, [sp, #4]
   80d52:	7023      	strb	r3, [r4, #0]
   80d54:	e7e3      	b.n	80d1e <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80d56:	469b      	mov	fp, r3
   80d58:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80d90 <usart_serial_read_packet+0xc4>
   80d5c:	a901      	add	r1, sp, #4
   80d5e:	4658      	mov	r0, fp
   80d60:	47c0      	blx	r8
   80d62:	2800      	cmp	r0, #0
   80d64:	d1fa      	bne.n	80d5c <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   80d66:	9b01      	ldr	r3, [sp, #4]
   80d68:	7023      	strb	r3, [r4, #0]
   80d6a:	e7d8      	b.n	80d1e <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   80d6c:	2000      	movs	r0, #0
   80d6e:	b003      	add	sp, #12
   80d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80d74:	2000      	movs	r0, #0
   80d76:	4770      	bx	lr
   80d78:	400e0800 	.word	0x400e0800
   80d7c:	400a4000 	.word	0x400a4000
   80d80:	40098000 	.word	0x40098000
   80d84:	4009c000 	.word	0x4009c000
   80d88:	400a0000 	.word	0x400a0000
   80d8c:	00080ddb 	.word	0x00080ddb
   80d90:	000809b9 	.word	0x000809b9

00080d94 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80d94:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80d96:	23ac      	movs	r3, #172	; 0xac
   80d98:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80d9a:	680b      	ldr	r3, [r1, #0]
   80d9c:	684a      	ldr	r2, [r1, #4]
   80d9e:	fbb3 f3f2 	udiv	r3, r3, r2
   80da2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80da4:	1e5c      	subs	r4, r3, #1
   80da6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80daa:	4294      	cmp	r4, r2
   80dac:	d80b      	bhi.n	80dc6 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   80dae:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80db0:	688b      	ldr	r3, [r1, #8]
   80db2:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80db4:	f240 2302 	movw	r3, #514	; 0x202
   80db8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80dbc:	2350      	movs	r3, #80	; 0x50
   80dbe:	6003      	str	r3, [r0, #0]

	return 0;
   80dc0:	2000      	movs	r0, #0
}
   80dc2:	bc10      	pop	{r4}
   80dc4:	4770      	bx	lr
		return 1;
   80dc6:	2001      	movs	r0, #1
   80dc8:	e7fb      	b.n	80dc2 <uart_init+0x2e>

00080dca <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80dca:	6943      	ldr	r3, [r0, #20]
   80dcc:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80dd0:	bf1a      	itte	ne
   80dd2:	61c1      	strne	r1, [r0, #28]
	return 0;
   80dd4:	2000      	movne	r0, #0
		return 1;
   80dd6:	2001      	moveq	r0, #1
}
   80dd8:	4770      	bx	lr

00080dda <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80dda:	6943      	ldr	r3, [r0, #20]
   80ddc:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80de0:	bf1d      	ittte	ne
   80de2:	6983      	ldrne	r3, [r0, #24]
   80de4:	700b      	strbne	r3, [r1, #0]
	return 0;
   80de6:	2000      	movne	r0, #0
		return 1;
   80de8:	2001      	moveq	r0, #1
}
   80dea:	4770      	bx	lr

00080dec <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80dec:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80dee:	480e      	ldr	r0, [pc, #56]	; (80e28 <sysclk_init+0x3c>)
   80df0:	4b0e      	ldr	r3, [pc, #56]	; (80e2c <sysclk_init+0x40>)
   80df2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80df4:	213e      	movs	r1, #62	; 0x3e
   80df6:	2000      	movs	r0, #0
   80df8:	4b0d      	ldr	r3, [pc, #52]	; (80e30 <sysclk_init+0x44>)
   80dfa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80dfc:	4c0d      	ldr	r4, [pc, #52]	; (80e34 <sysclk_init+0x48>)
   80dfe:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80e00:	2800      	cmp	r0, #0
   80e02:	d0fc      	beq.n	80dfe <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80e04:	4b0c      	ldr	r3, [pc, #48]	; (80e38 <sysclk_init+0x4c>)
   80e06:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80e08:	4a0c      	ldr	r2, [pc, #48]	; (80e3c <sysclk_init+0x50>)
   80e0a:	4b0d      	ldr	r3, [pc, #52]	; (80e40 <sysclk_init+0x54>)
   80e0c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80e0e:	4c0d      	ldr	r4, [pc, #52]	; (80e44 <sysclk_init+0x58>)
   80e10:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80e12:	2800      	cmp	r0, #0
   80e14:	d0fc      	beq.n	80e10 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80e16:	2010      	movs	r0, #16
   80e18:	4b0b      	ldr	r3, [pc, #44]	; (80e48 <sysclk_init+0x5c>)
   80e1a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80e1c:	4b0b      	ldr	r3, [pc, #44]	; (80e4c <sysclk_init+0x60>)
   80e1e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80e20:	4801      	ldr	r0, [pc, #4]	; (80e28 <sysclk_init+0x3c>)
   80e22:	4b02      	ldr	r3, [pc, #8]	; (80e2c <sysclk_init+0x40>)
   80e24:	4798      	blx	r3
   80e26:	bd10      	pop	{r4, pc}
   80e28:	0501bd00 	.word	0x0501bd00
   80e2c:	200700b1 	.word	0x200700b1
   80e30:	0008128d 	.word	0x0008128d
   80e34:	000812e1 	.word	0x000812e1
   80e38:	000812f1 	.word	0x000812f1
   80e3c:	200d3f01 	.word	0x200d3f01
   80e40:	400e0600 	.word	0x400e0600
   80e44:	00081301 	.word	0x00081301
   80e48:	00081229 	.word	0x00081229
   80e4c:	00081401 	.word	0x00081401

00080e50 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80e50:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80e52:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80e56:	4b12      	ldr	r3, [pc, #72]	; (80ea0 <board_init+0x50>)
   80e58:	605a      	str	r2, [r3, #4]
   80e5a:	200b      	movs	r0, #11
   80e5c:	4c11      	ldr	r4, [pc, #68]	; (80ea4 <board_init+0x54>)
   80e5e:	47a0      	blx	r4
   80e60:	200c      	movs	r0, #12
   80e62:	47a0      	blx	r4
   80e64:	200d      	movs	r0, #13
   80e66:	47a0      	blx	r4
   80e68:	200e      	movs	r0, #14
   80e6a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80e6c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80e70:	203b      	movs	r0, #59	; 0x3b
   80e72:	4c0d      	ldr	r4, [pc, #52]	; (80ea8 <board_init+0x58>)
   80e74:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80e76:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80e7a:	2055      	movs	r0, #85	; 0x55
   80e7c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80e7e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80e82:	2056      	movs	r0, #86	; 0x56
   80e84:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80e86:	4909      	ldr	r1, [pc, #36]	; (80eac <board_init+0x5c>)
   80e88:	2068      	movs	r0, #104	; 0x68
   80e8a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80e8c:	4908      	ldr	r1, [pc, #32]	; (80eb0 <board_init+0x60>)
   80e8e:	205c      	movs	r0, #92	; 0x5c
   80e90:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80e92:	4a08      	ldr	r2, [pc, #32]	; (80eb4 <board_init+0x64>)
   80e94:	f44f 7140 	mov.w	r1, #768	; 0x300
   80e98:	4807      	ldr	r0, [pc, #28]	; (80eb8 <board_init+0x68>)
   80e9a:	4b08      	ldr	r3, [pc, #32]	; (80ebc <board_init+0x6c>)
   80e9c:	4798      	blx	r3
   80e9e:	bd10      	pop	{r4, pc}
   80ea0:	400e1a50 	.word	0x400e1a50
   80ea4:	00081311 	.word	0x00081311
   80ea8:	00080fad 	.word	0x00080fad
   80eac:	28000079 	.word	0x28000079
   80eb0:	28000001 	.word	0x28000001
   80eb4:	08000001 	.word	0x08000001
   80eb8:	400e0e00 	.word	0x400e0e00
   80ebc:	0008107d 	.word	0x0008107d

00080ec0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80ec0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80ec2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80ec6:	d016      	beq.n	80ef6 <pio_set_peripheral+0x36>
   80ec8:	d80b      	bhi.n	80ee2 <pio_set_peripheral+0x22>
   80eca:	b149      	cbz	r1, 80ee0 <pio_set_peripheral+0x20>
   80ecc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80ed0:	d105      	bne.n	80ede <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80ed2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80ed4:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80ed6:	400b      	ands	r3, r1
   80ed8:	ea23 0302 	bic.w	r3, r3, r2
   80edc:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80ede:	6042      	str	r2, [r0, #4]
   80ee0:	4770      	bx	lr
	switch (ul_type) {
   80ee2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80ee6:	d0fb      	beq.n	80ee0 <pio_set_peripheral+0x20>
   80ee8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80eec:	d0f8      	beq.n	80ee0 <pio_set_peripheral+0x20>
   80eee:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80ef2:	d1f4      	bne.n	80ede <pio_set_peripheral+0x1e>
   80ef4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   80ef6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80ef8:	4313      	orrs	r3, r2
   80efa:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80efc:	e7ef      	b.n	80ede <pio_set_peripheral+0x1e>

00080efe <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80efe:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80f00:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80f04:	bf14      	ite	ne
   80f06:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80f08:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80f0a:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80f0e:	bf14      	ite	ne
   80f10:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80f12:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80f14:	f012 0f02 	tst.w	r2, #2
   80f18:	d107      	bne.n	80f2a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   80f1a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80f1e:	bf18      	it	ne
   80f20:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80f24:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80f26:	6001      	str	r1, [r0, #0]
   80f28:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   80f2a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80f2e:	e7f9      	b.n	80f24 <pio_set_input+0x26>

00080f30 <pio_set_output>:
{
   80f30:	b410      	push	{r4}
   80f32:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80f34:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80f36:	b944      	cbnz	r4, 80f4a <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   80f38:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   80f3a:	b143      	cbz	r3, 80f4e <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80f3c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80f3e:	b942      	cbnz	r2, 80f52 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80f40:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80f42:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80f44:	6001      	str	r1, [r0, #0]
}
   80f46:	bc10      	pop	{r4}
   80f48:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   80f4a:	6641      	str	r1, [r0, #100]	; 0x64
   80f4c:	e7f5      	b.n	80f3a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80f4e:	6541      	str	r1, [r0, #84]	; 0x54
   80f50:	e7f5      	b.n	80f3e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80f52:	6301      	str	r1, [r0, #48]	; 0x30
   80f54:	e7f5      	b.n	80f42 <pio_set_output+0x12>

00080f56 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
   80f56:	f012 0f10 	tst.w	r2, #16
   80f5a:	d010      	beq.n	80f7e <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
   80f5c:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80f60:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
   80f64:	bf14      	ite	ne
   80f66:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
   80f6a:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
   80f6e:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
   80f72:	bf14      	ite	ne
   80f74:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
   80f78:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80f7c:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
   80f7e:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80f82:	4770      	bx	lr

00080f84 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
   80f84:	6401      	str	r1, [r0, #64]	; 0x40
   80f86:	4770      	bx	lr

00080f88 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80f88:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80f8a:	4770      	bx	lr

00080f8c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80f8c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80f8e:	4770      	bx	lr

00080f90 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80f90:	0943      	lsrs	r3, r0, #5
   80f92:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80f96:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80f9a:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   80f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80f9e:	f000 001f 	and.w	r0, r0, #31
   80fa2:	fa23 f000 	lsr.w	r0, r3, r0
}
   80fa6:	f000 0001 	and.w	r0, r0, #1
   80faa:	4770      	bx	lr

00080fac <pio_configure_pin>:
{
   80fac:	b570      	push	{r4, r5, r6, lr}
   80fae:	b082      	sub	sp, #8
   80fb0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80fb2:	0943      	lsrs	r3, r0, #5
   80fb4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80fb8:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80fbc:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80fbe:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   80fc2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80fc6:	d031      	beq.n	8102c <pio_configure_pin+0x80>
   80fc8:	d816      	bhi.n	80ff8 <pio_configure_pin+0x4c>
   80fca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80fce:	d01b      	beq.n	81008 <pio_configure_pin+0x5c>
   80fd0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80fd4:	d116      	bne.n	81004 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80fd6:	f000 001f 	and.w	r0, r0, #31
   80fda:	2601      	movs	r6, #1
   80fdc:	4086      	lsls	r6, r0
   80fde:	4632      	mov	r2, r6
   80fe0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80fe4:	4620      	mov	r0, r4
   80fe6:	4b22      	ldr	r3, [pc, #136]	; (81070 <pio_configure_pin+0xc4>)
   80fe8:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80fea:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80fee:	bf14      	ite	ne
   80ff0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80ff2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80ff4:	2001      	movs	r0, #1
   80ff6:	e017      	b.n	81028 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80ff8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80ffc:	d021      	beq.n	81042 <pio_configure_pin+0x96>
   80ffe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81002:	d01e      	beq.n	81042 <pio_configure_pin+0x96>
		return 0;
   81004:	2000      	movs	r0, #0
   81006:	e00f      	b.n	81028 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81008:	f000 001f 	and.w	r0, r0, #31
   8100c:	2601      	movs	r6, #1
   8100e:	4086      	lsls	r6, r0
   81010:	4632      	mov	r2, r6
   81012:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81016:	4620      	mov	r0, r4
   81018:	4b15      	ldr	r3, [pc, #84]	; (81070 <pio_configure_pin+0xc4>)
   8101a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8101c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81020:	bf14      	ite	ne
   81022:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81024:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81026:	2001      	movs	r0, #1
}
   81028:	b002      	add	sp, #8
   8102a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8102c:	f000 011f 	and.w	r1, r0, #31
   81030:	2601      	movs	r6, #1
   81032:	462a      	mov	r2, r5
   81034:	fa06 f101 	lsl.w	r1, r6, r1
   81038:	4620      	mov	r0, r4
   8103a:	4b0e      	ldr	r3, [pc, #56]	; (81074 <pio_configure_pin+0xc8>)
   8103c:	4798      	blx	r3
	return 1;
   8103e:	4630      	mov	r0, r6
		break;
   81040:	e7f2      	b.n	81028 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81042:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81046:	f000 011f 	and.w	r1, r0, #31
   8104a:	2601      	movs	r6, #1
   8104c:	ea05 0306 	and.w	r3, r5, r6
   81050:	9300      	str	r3, [sp, #0]
   81052:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81056:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8105a:	bf14      	ite	ne
   8105c:	2200      	movne	r2, #0
   8105e:	2201      	moveq	r2, #1
   81060:	fa06 f101 	lsl.w	r1, r6, r1
   81064:	4620      	mov	r0, r4
   81066:	4c04      	ldr	r4, [pc, #16]	; (81078 <pio_configure_pin+0xcc>)
   81068:	47a0      	blx	r4
	return 1;
   8106a:	4630      	mov	r0, r6
		break;
   8106c:	e7dc      	b.n	81028 <pio_configure_pin+0x7c>
   8106e:	bf00      	nop
   81070:	00080ec1 	.word	0x00080ec1
   81074:	00080eff 	.word	0x00080eff
   81078:	00080f31 	.word	0x00080f31

0008107c <pio_configure_pin_group>:
{
   8107c:	b570      	push	{r4, r5, r6, lr}
   8107e:	b082      	sub	sp, #8
   81080:	4605      	mov	r5, r0
   81082:	460e      	mov	r6, r1
   81084:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   81086:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8108a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8108e:	d027      	beq.n	810e0 <pio_configure_pin_group+0x64>
   81090:	d811      	bhi.n	810b6 <pio_configure_pin_group+0x3a>
   81092:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81096:	d016      	beq.n	810c6 <pio_configure_pin_group+0x4a>
   81098:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8109c:	d111      	bne.n	810c2 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8109e:	460a      	mov	r2, r1
   810a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   810a4:	4b19      	ldr	r3, [pc, #100]	; (8110c <pio_configure_pin_group+0x90>)
   810a6:	4798      	blx	r3
	if (ul_pull_up_enable) {
   810a8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   810ac:	bf14      	ite	ne
   810ae:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   810b0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   810b2:	2001      	movs	r0, #1
   810b4:	e012      	b.n	810dc <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   810b6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   810ba:	d015      	beq.n	810e8 <pio_configure_pin_group+0x6c>
   810bc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   810c0:	d012      	beq.n	810e8 <pio_configure_pin_group+0x6c>
		return 0;
   810c2:	2000      	movs	r0, #0
   810c4:	e00a      	b.n	810dc <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   810c6:	460a      	mov	r2, r1
   810c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810cc:	4b0f      	ldr	r3, [pc, #60]	; (8110c <pio_configure_pin_group+0x90>)
   810ce:	4798      	blx	r3
	if (ul_pull_up_enable) {
   810d0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   810d4:	bf14      	ite	ne
   810d6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   810d8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   810da:	2001      	movs	r0, #1
}
   810dc:	b002      	add	sp, #8
   810de:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   810e0:	4b0b      	ldr	r3, [pc, #44]	; (81110 <pio_configure_pin_group+0x94>)
   810e2:	4798      	blx	r3
	return 1;
   810e4:	2001      	movs	r0, #1
		break;
   810e6:	e7f9      	b.n	810dc <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   810e8:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   810ec:	f004 0301 	and.w	r3, r4, #1
   810f0:	9300      	str	r3, [sp, #0]
   810f2:	f3c4 0380 	ubfx	r3, r4, #2, #1
   810f6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   810fa:	bf14      	ite	ne
   810fc:	2200      	movne	r2, #0
   810fe:	2201      	moveq	r2, #1
   81100:	4631      	mov	r1, r6
   81102:	4628      	mov	r0, r5
   81104:	4c03      	ldr	r4, [pc, #12]	; (81114 <pio_configure_pin_group+0x98>)
   81106:	47a0      	blx	r4
	return 1;
   81108:	2001      	movs	r0, #1
		break;
   8110a:	e7e7      	b.n	810dc <pio_configure_pin_group+0x60>
   8110c:	00080ec1 	.word	0x00080ec1
   81110:	00080eff 	.word	0x00080eff
   81114:	00080f31 	.word	0x00080f31

00081118 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8111c:	4604      	mov	r4, r0
   8111e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81120:	4b0e      	ldr	r3, [pc, #56]	; (8115c <pio_handler_process+0x44>)
   81122:	4798      	blx	r3
   81124:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81126:	4620      	mov	r0, r4
   81128:	4b0d      	ldr	r3, [pc, #52]	; (81160 <pio_handler_process+0x48>)
   8112a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8112c:	4005      	ands	r5, r0
   8112e:	d013      	beq.n	81158 <pio_handler_process+0x40>
   81130:	4c0c      	ldr	r4, [pc, #48]	; (81164 <pio_handler_process+0x4c>)
   81132:	f104 0660 	add.w	r6, r4, #96	; 0x60
   81136:	e003      	b.n	81140 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   81138:	42b4      	cmp	r4, r6
   8113a:	d00d      	beq.n	81158 <pio_handler_process+0x40>
   8113c:	3410      	adds	r4, #16
		while (status != 0) {
   8113e:	b15d      	cbz	r5, 81158 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   81140:	6820      	ldr	r0, [r4, #0]
   81142:	4540      	cmp	r0, r8
   81144:	d1f8      	bne.n	81138 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81146:	6861      	ldr	r1, [r4, #4]
   81148:	4229      	tst	r1, r5
   8114a:	d0f5      	beq.n	81138 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8114c:	68e3      	ldr	r3, [r4, #12]
   8114e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   81150:	6863      	ldr	r3, [r4, #4]
   81152:	ea25 0503 	bic.w	r5, r5, r3
   81156:	e7ef      	b.n	81138 <pio_handler_process+0x20>
   81158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8115c:	00080f89 	.word	0x00080f89
   81160:	00080f8d 	.word	0x00080f8d
   81164:	20070c38 	.word	0x20070c38

00081168 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   81168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8116a:	4c18      	ldr	r4, [pc, #96]	; (811cc <pio_handler_set+0x64>)
   8116c:	6826      	ldr	r6, [r4, #0]
   8116e:	2e06      	cmp	r6, #6
   81170:	d829      	bhi.n	811c6 <pio_handler_set+0x5e>
   81172:	f04f 0c00 	mov.w	ip, #0
   81176:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   81178:	4f15      	ldr	r7, [pc, #84]	; (811d0 <pio_handler_set+0x68>)
   8117a:	e004      	b.n	81186 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   8117c:	3401      	adds	r4, #1
   8117e:	b2e4      	uxtb	r4, r4
   81180:	46a4      	mov	ip, r4
   81182:	42a6      	cmp	r6, r4
   81184:	d309      	bcc.n	8119a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
   81186:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   81188:	0125      	lsls	r5, r4, #4
   8118a:	597d      	ldr	r5, [r7, r5]
   8118c:	428d      	cmp	r5, r1
   8118e:	d1f5      	bne.n	8117c <pio_handler_set+0x14>
   81190:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   81194:	686d      	ldr	r5, [r5, #4]
   81196:	4295      	cmp	r5, r2
   81198:	d1f0      	bne.n	8117c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   8119a:	4d0d      	ldr	r5, [pc, #52]	; (811d0 <pio_handler_set+0x68>)
   8119c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   811a0:	eb05 040e 	add.w	r4, r5, lr
   811a4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   811a8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   811aa:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   811ac:	9906      	ldr	r1, [sp, #24]
   811ae:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   811b0:	3601      	adds	r6, #1
   811b2:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   811b4:	bf04      	itt	eq
   811b6:	4905      	ldreq	r1, [pc, #20]	; (811cc <pio_handler_set+0x64>)
   811b8:	600e      	streq	r6, [r1, #0]
   811ba:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   811bc:	461a      	mov	r2, r3
   811be:	4b05      	ldr	r3, [pc, #20]	; (811d4 <pio_handler_set+0x6c>)
   811c0:	4798      	blx	r3

	return 0;
   811c2:	2000      	movs	r0, #0
   811c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
   811c6:	2001      	movs	r0, #1
}
   811c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   811ca:	bf00      	nop
   811cc:	20070ca8 	.word	0x20070ca8
   811d0:	20070c38 	.word	0x20070c38
   811d4:	00080f57 	.word	0x00080f57

000811d8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   811d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   811da:	210b      	movs	r1, #11
   811dc:	4801      	ldr	r0, [pc, #4]	; (811e4 <PIOA_Handler+0xc>)
   811de:	4b02      	ldr	r3, [pc, #8]	; (811e8 <PIOA_Handler+0x10>)
   811e0:	4798      	blx	r3
   811e2:	bd08      	pop	{r3, pc}
   811e4:	400e0e00 	.word	0x400e0e00
   811e8:	00081119 	.word	0x00081119

000811ec <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   811ec:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   811ee:	210c      	movs	r1, #12
   811f0:	4801      	ldr	r0, [pc, #4]	; (811f8 <PIOB_Handler+0xc>)
   811f2:	4b02      	ldr	r3, [pc, #8]	; (811fc <PIOB_Handler+0x10>)
   811f4:	4798      	blx	r3
   811f6:	bd08      	pop	{r3, pc}
   811f8:	400e1000 	.word	0x400e1000
   811fc:	00081119 	.word	0x00081119

00081200 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81200:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81202:	210d      	movs	r1, #13
   81204:	4801      	ldr	r0, [pc, #4]	; (8120c <PIOC_Handler+0xc>)
   81206:	4b02      	ldr	r3, [pc, #8]	; (81210 <PIOC_Handler+0x10>)
   81208:	4798      	blx	r3
   8120a:	bd08      	pop	{r3, pc}
   8120c:	400e1200 	.word	0x400e1200
   81210:	00081119 	.word	0x00081119

00081214 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81214:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81216:	210e      	movs	r1, #14
   81218:	4801      	ldr	r0, [pc, #4]	; (81220 <PIOD_Handler+0xc>)
   8121a:	4b02      	ldr	r3, [pc, #8]	; (81224 <PIOD_Handler+0x10>)
   8121c:	4798      	blx	r3
   8121e:	bd08      	pop	{r3, pc}
   81220:	400e1400 	.word	0x400e1400
   81224:	00081119 	.word	0x00081119

00081228 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81228:	4a17      	ldr	r2, [pc, #92]	; (81288 <pmc_switch_mck_to_pllack+0x60>)
   8122a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8122c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81230:	4318      	orrs	r0, r3
   81232:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81234:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81236:	f013 0f08 	tst.w	r3, #8
   8123a:	d10a      	bne.n	81252 <pmc_switch_mck_to_pllack+0x2a>
   8123c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81240:	4911      	ldr	r1, [pc, #68]	; (81288 <pmc_switch_mck_to_pllack+0x60>)
   81242:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81244:	f012 0f08 	tst.w	r2, #8
   81248:	d103      	bne.n	81252 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8124a:	3b01      	subs	r3, #1
   8124c:	d1f9      	bne.n	81242 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   8124e:	2001      	movs	r0, #1
   81250:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81252:	4a0d      	ldr	r2, [pc, #52]	; (81288 <pmc_switch_mck_to_pllack+0x60>)
   81254:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81256:	f023 0303 	bic.w	r3, r3, #3
   8125a:	f043 0302 	orr.w	r3, r3, #2
   8125e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81260:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81262:	f013 0f08 	tst.w	r3, #8
   81266:	d10a      	bne.n	8127e <pmc_switch_mck_to_pllack+0x56>
   81268:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8126c:	4906      	ldr	r1, [pc, #24]	; (81288 <pmc_switch_mck_to_pllack+0x60>)
   8126e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81270:	f012 0f08 	tst.w	r2, #8
   81274:	d105      	bne.n	81282 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81276:	3b01      	subs	r3, #1
   81278:	d1f9      	bne.n	8126e <pmc_switch_mck_to_pllack+0x46>
			return 1;
   8127a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8127c:	4770      	bx	lr
	return 0;
   8127e:	2000      	movs	r0, #0
   81280:	4770      	bx	lr
   81282:	2000      	movs	r0, #0
   81284:	4770      	bx	lr
   81286:	bf00      	nop
   81288:	400e0600 	.word	0x400e0600

0008128c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   8128c:	b9c8      	cbnz	r0, 812c2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8128e:	4a11      	ldr	r2, [pc, #68]	; (812d4 <pmc_switch_mainck_to_xtal+0x48>)
   81290:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81292:	0209      	lsls	r1, r1, #8
   81294:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81296:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8129a:	f023 0303 	bic.w	r3, r3, #3
   8129e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   812a2:	f043 0301 	orr.w	r3, r3, #1
   812a6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   812a8:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   812aa:	6e93      	ldr	r3, [r2, #104]	; 0x68
   812ac:	f013 0f01 	tst.w	r3, #1
   812b0:	d0fb      	beq.n	812aa <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   812b2:	4a08      	ldr	r2, [pc, #32]	; (812d4 <pmc_switch_mainck_to_xtal+0x48>)
   812b4:	6a13      	ldr	r3, [r2, #32]
   812b6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   812ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   812be:	6213      	str	r3, [r2, #32]
   812c0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812c2:	4904      	ldr	r1, [pc, #16]	; (812d4 <pmc_switch_mainck_to_xtal+0x48>)
   812c4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   812c6:	4a04      	ldr	r2, [pc, #16]	; (812d8 <pmc_switch_mainck_to_xtal+0x4c>)
   812c8:	401a      	ands	r2, r3
   812ca:	4b04      	ldr	r3, [pc, #16]	; (812dc <pmc_switch_mainck_to_xtal+0x50>)
   812cc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812ce:	620b      	str	r3, [r1, #32]
   812d0:	4770      	bx	lr
   812d2:	bf00      	nop
   812d4:	400e0600 	.word	0x400e0600
   812d8:	fec8fffc 	.word	0xfec8fffc
   812dc:	01370002 	.word	0x01370002

000812e0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   812e0:	4b02      	ldr	r3, [pc, #8]	; (812ec <pmc_osc_is_ready_mainck+0xc>)
   812e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   812e4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   812e8:	4770      	bx	lr
   812ea:	bf00      	nop
   812ec:	400e0600 	.word	0x400e0600

000812f0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   812f0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   812f4:	4b01      	ldr	r3, [pc, #4]	; (812fc <pmc_disable_pllack+0xc>)
   812f6:	629a      	str	r2, [r3, #40]	; 0x28
   812f8:	4770      	bx	lr
   812fa:	bf00      	nop
   812fc:	400e0600 	.word	0x400e0600

00081300 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81300:	4b02      	ldr	r3, [pc, #8]	; (8130c <pmc_is_locked_pllack+0xc>)
   81302:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81304:	f000 0002 	and.w	r0, r0, #2
   81308:	4770      	bx	lr
   8130a:	bf00      	nop
   8130c:	400e0600 	.word	0x400e0600

00081310 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81310:	282c      	cmp	r0, #44	; 0x2c
   81312:	d81e      	bhi.n	81352 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81314:	281f      	cmp	r0, #31
   81316:	d80c      	bhi.n	81332 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81318:	4b11      	ldr	r3, [pc, #68]	; (81360 <pmc_enable_periph_clk+0x50>)
   8131a:	699a      	ldr	r2, [r3, #24]
   8131c:	2301      	movs	r3, #1
   8131e:	4083      	lsls	r3, r0
   81320:	4393      	bics	r3, r2
   81322:	d018      	beq.n	81356 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81324:	2301      	movs	r3, #1
   81326:	fa03 f000 	lsl.w	r0, r3, r0
   8132a:	4b0d      	ldr	r3, [pc, #52]	; (81360 <pmc_enable_periph_clk+0x50>)
   8132c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8132e:	2000      	movs	r0, #0
   81330:	4770      	bx	lr
		ul_id -= 32;
   81332:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81334:	4b0a      	ldr	r3, [pc, #40]	; (81360 <pmc_enable_periph_clk+0x50>)
   81336:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8133a:	2301      	movs	r3, #1
   8133c:	4083      	lsls	r3, r0
   8133e:	4393      	bics	r3, r2
   81340:	d00b      	beq.n	8135a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81342:	2301      	movs	r3, #1
   81344:	fa03 f000 	lsl.w	r0, r3, r0
   81348:	4b05      	ldr	r3, [pc, #20]	; (81360 <pmc_enable_periph_clk+0x50>)
   8134a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   8134e:	2000      	movs	r0, #0
   81350:	4770      	bx	lr
		return 1;
   81352:	2001      	movs	r0, #1
   81354:	4770      	bx	lr
	return 0;
   81356:	2000      	movs	r0, #0
   81358:	4770      	bx	lr
   8135a:	2000      	movs	r0, #0
}
   8135c:	4770      	bx	lr
   8135e:	bf00      	nop
   81360:	400e0600 	.word	0x400e0600

00081364 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81364:	e7fe      	b.n	81364 <Dummy_Handler>
	...

00081368 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81368:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8136a:	4b1c      	ldr	r3, [pc, #112]	; (813dc <Reset_Handler+0x74>)
   8136c:	4a1c      	ldr	r2, [pc, #112]	; (813e0 <Reset_Handler+0x78>)
   8136e:	429a      	cmp	r2, r3
   81370:	d010      	beq.n	81394 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   81372:	4b1c      	ldr	r3, [pc, #112]	; (813e4 <Reset_Handler+0x7c>)
   81374:	4a19      	ldr	r2, [pc, #100]	; (813dc <Reset_Handler+0x74>)
   81376:	429a      	cmp	r2, r3
   81378:	d20c      	bcs.n	81394 <Reset_Handler+0x2c>
   8137a:	3b01      	subs	r3, #1
   8137c:	1a9b      	subs	r3, r3, r2
   8137e:	f023 0303 	bic.w	r3, r3, #3
   81382:	3304      	adds	r3, #4
   81384:	4413      	add	r3, r2
   81386:	4916      	ldr	r1, [pc, #88]	; (813e0 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   81388:	f851 0b04 	ldr.w	r0, [r1], #4
   8138c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   81390:	429a      	cmp	r2, r3
   81392:	d1f9      	bne.n	81388 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81394:	4b14      	ldr	r3, [pc, #80]	; (813e8 <Reset_Handler+0x80>)
   81396:	4a15      	ldr	r2, [pc, #84]	; (813ec <Reset_Handler+0x84>)
   81398:	429a      	cmp	r2, r3
   8139a:	d20a      	bcs.n	813b2 <Reset_Handler+0x4a>
   8139c:	3b01      	subs	r3, #1
   8139e:	1a9b      	subs	r3, r3, r2
   813a0:	f023 0303 	bic.w	r3, r3, #3
   813a4:	3304      	adds	r3, #4
   813a6:	4413      	add	r3, r2
		*pDest++ = 0;
   813a8:	2100      	movs	r1, #0
   813aa:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   813ae:	4293      	cmp	r3, r2
   813b0:	d1fb      	bne.n	813aa <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   813b2:	4b0f      	ldr	r3, [pc, #60]	; (813f0 <Reset_Handler+0x88>)
   813b4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   813b8:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   813bc:	490d      	ldr	r1, [pc, #52]	; (813f4 <Reset_Handler+0x8c>)
   813be:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   813c0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   813c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   813c8:	d203      	bcs.n	813d2 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   813ca:	688b      	ldr	r3, [r1, #8]
   813cc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   813d0:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   813d2:	4b09      	ldr	r3, [pc, #36]	; (813f8 <Reset_Handler+0x90>)
   813d4:	4798      	blx	r3

	/* Branch to main function */
	main();
   813d6:	4b09      	ldr	r3, [pc, #36]	; (813fc <Reset_Handler+0x94>)
   813d8:	4798      	blx	r3
   813da:	e7fe      	b.n	813da <Reset_Handler+0x72>
   813dc:	20070000 	.word	0x20070000
   813e0:	00084610 	.word	0x00084610
   813e4:	20070af0 	.word	0x20070af0
   813e8:	20070d70 	.word	0x20070d70
   813ec:	20070af0 	.word	0x20070af0
   813f0:	00080000 	.word	0x00080000
   813f4:	e000ed00 	.word	0xe000ed00
   813f8:	000815a5 	.word	0x000815a5
   813fc:	00081569 	.word	0x00081569

00081400 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81400:	4b3d      	ldr	r3, [pc, #244]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   81402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81404:	f003 0303 	and.w	r3, r3, #3
   81408:	2b03      	cmp	r3, #3
   8140a:	d80e      	bhi.n	8142a <SystemCoreClockUpdate+0x2a>
   8140c:	e8df f003 	tbb	[pc, r3]
   81410:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81414:	4b39      	ldr	r3, [pc, #228]	; (814fc <SystemCoreClockUpdate+0xfc>)
   81416:	695b      	ldr	r3, [r3, #20]
   81418:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8141c:	bf14      	ite	ne
   8141e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81422:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81426:	4b36      	ldr	r3, [pc, #216]	; (81500 <SystemCoreClockUpdate+0x100>)
   81428:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8142a:	4b33      	ldr	r3, [pc, #204]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   8142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8142e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81432:	2b70      	cmp	r3, #112	; 0x70
   81434:	d057      	beq.n	814e6 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81436:	4b30      	ldr	r3, [pc, #192]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   81438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8143a:	4931      	ldr	r1, [pc, #196]	; (81500 <SystemCoreClockUpdate+0x100>)
   8143c:	f3c2 1202 	ubfx	r2, r2, #4, #3
   81440:	680b      	ldr	r3, [r1, #0]
   81442:	40d3      	lsrs	r3, r2
   81444:	600b      	str	r3, [r1, #0]
   81446:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81448:	4b2b      	ldr	r3, [pc, #172]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   8144a:	6a1b      	ldr	r3, [r3, #32]
   8144c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81450:	d003      	beq.n	8145a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81452:	4a2c      	ldr	r2, [pc, #176]	; (81504 <SystemCoreClockUpdate+0x104>)
   81454:	4b2a      	ldr	r3, [pc, #168]	; (81500 <SystemCoreClockUpdate+0x100>)
   81456:	601a      	str	r2, [r3, #0]
   81458:	e7e7      	b.n	8142a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8145a:	4a2b      	ldr	r2, [pc, #172]	; (81508 <SystemCoreClockUpdate+0x108>)
   8145c:	4b28      	ldr	r3, [pc, #160]	; (81500 <SystemCoreClockUpdate+0x100>)
   8145e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81460:	4b25      	ldr	r3, [pc, #148]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   81462:	6a1b      	ldr	r3, [r3, #32]
   81464:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81468:	2b10      	cmp	r3, #16
   8146a:	d005      	beq.n	81478 <SystemCoreClockUpdate+0x78>
   8146c:	2b20      	cmp	r3, #32
   8146e:	d1dc      	bne.n	8142a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   81470:	4a24      	ldr	r2, [pc, #144]	; (81504 <SystemCoreClockUpdate+0x104>)
   81472:	4b23      	ldr	r3, [pc, #140]	; (81500 <SystemCoreClockUpdate+0x100>)
   81474:	601a      	str	r2, [r3, #0]
				break;
   81476:	e7d8      	b.n	8142a <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   81478:	4a24      	ldr	r2, [pc, #144]	; (8150c <SystemCoreClockUpdate+0x10c>)
   8147a:	4b21      	ldr	r3, [pc, #132]	; (81500 <SystemCoreClockUpdate+0x100>)
   8147c:	601a      	str	r2, [r3, #0]
				break;
   8147e:	e7d4      	b.n	8142a <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81480:	4b1d      	ldr	r3, [pc, #116]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   81482:	6a1b      	ldr	r3, [r3, #32]
   81484:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81488:	d00c      	beq.n	814a4 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8148a:	4a1e      	ldr	r2, [pc, #120]	; (81504 <SystemCoreClockUpdate+0x104>)
   8148c:	4b1c      	ldr	r3, [pc, #112]	; (81500 <SystemCoreClockUpdate+0x100>)
   8148e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81490:	4b19      	ldr	r3, [pc, #100]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   81492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81494:	f003 0303 	and.w	r3, r3, #3
   81498:	2b02      	cmp	r3, #2
   8149a:	d016      	beq.n	814ca <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8149c:	4a1c      	ldr	r2, [pc, #112]	; (81510 <SystemCoreClockUpdate+0x110>)
   8149e:	4b18      	ldr	r3, [pc, #96]	; (81500 <SystemCoreClockUpdate+0x100>)
   814a0:	601a      	str	r2, [r3, #0]
   814a2:	e7c2      	b.n	8142a <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   814a4:	4a18      	ldr	r2, [pc, #96]	; (81508 <SystemCoreClockUpdate+0x108>)
   814a6:	4b16      	ldr	r3, [pc, #88]	; (81500 <SystemCoreClockUpdate+0x100>)
   814a8:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   814aa:	4b13      	ldr	r3, [pc, #76]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   814ac:	6a1b      	ldr	r3, [r3, #32]
   814ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
   814b2:	2b10      	cmp	r3, #16
   814b4:	d005      	beq.n	814c2 <SystemCoreClockUpdate+0xc2>
   814b6:	2b20      	cmp	r3, #32
   814b8:	d1ea      	bne.n	81490 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   814ba:	4a12      	ldr	r2, [pc, #72]	; (81504 <SystemCoreClockUpdate+0x104>)
   814bc:	4b10      	ldr	r3, [pc, #64]	; (81500 <SystemCoreClockUpdate+0x100>)
   814be:	601a      	str	r2, [r3, #0]
				break;
   814c0:	e7e6      	b.n	81490 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   814c2:	4a12      	ldr	r2, [pc, #72]	; (8150c <SystemCoreClockUpdate+0x10c>)
   814c4:	4b0e      	ldr	r3, [pc, #56]	; (81500 <SystemCoreClockUpdate+0x100>)
   814c6:	601a      	str	r2, [r3, #0]
				break;
   814c8:	e7e2      	b.n	81490 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   814ca:	4a0b      	ldr	r2, [pc, #44]	; (814f8 <SystemCoreClockUpdate+0xf8>)
   814cc:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   814ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
   814d0:	480b      	ldr	r0, [pc, #44]	; (81500 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   814d2:	f3c1 410a 	ubfx	r1, r1, #16, #11
   814d6:	6803      	ldr	r3, [r0, #0]
   814d8:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   814dc:	b2d2      	uxtb	r2, r2
   814de:	fbb3 f3f2 	udiv	r3, r3, r2
   814e2:	6003      	str	r3, [r0, #0]
   814e4:	e7a1      	b.n	8142a <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   814e6:	4a06      	ldr	r2, [pc, #24]	; (81500 <SystemCoreClockUpdate+0x100>)
   814e8:	6813      	ldr	r3, [r2, #0]
   814ea:	490a      	ldr	r1, [pc, #40]	; (81514 <SystemCoreClockUpdate+0x114>)
   814ec:	fba1 1303 	umull	r1, r3, r1, r3
   814f0:	085b      	lsrs	r3, r3, #1
   814f2:	6013      	str	r3, [r2, #0]
   814f4:	4770      	bx	lr
   814f6:	bf00      	nop
   814f8:	400e0600 	.word	0x400e0600
   814fc:	400e1a10 	.word	0x400e1a10
   81500:	20070140 	.word	0x20070140
   81504:	00b71b00 	.word	0x00b71b00
   81508:	003d0900 	.word	0x003d0900
   8150c:	007a1200 	.word	0x007a1200
   81510:	0e4e1c00 	.word	0x0e4e1c00
   81514:	aaaaaaab 	.word	0xaaaaaaab

00081518 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81518:	4b0a      	ldr	r3, [pc, #40]	; (81544 <_sbrk+0x2c>)
   8151a:	681b      	ldr	r3, [r3, #0]
   8151c:	b153      	cbz	r3, 81534 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   8151e:	4b09      	ldr	r3, [pc, #36]	; (81544 <_sbrk+0x2c>)
   81520:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81522:	181a      	adds	r2, r3, r0
   81524:	4908      	ldr	r1, [pc, #32]	; (81548 <_sbrk+0x30>)
   81526:	4291      	cmp	r1, r2
   81528:	db08      	blt.n	8153c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   8152a:	4610      	mov	r0, r2
   8152c:	4a05      	ldr	r2, [pc, #20]	; (81544 <_sbrk+0x2c>)
   8152e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81530:	4618      	mov	r0, r3
   81532:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   81534:	4a05      	ldr	r2, [pc, #20]	; (8154c <_sbrk+0x34>)
   81536:	4b03      	ldr	r3, [pc, #12]	; (81544 <_sbrk+0x2c>)
   81538:	601a      	str	r2, [r3, #0]
   8153a:	e7f0      	b.n	8151e <_sbrk+0x6>
		return (caddr_t) -1;	
   8153c:	f04f 30ff 	mov.w	r0, #4294967295
}
   81540:	4770      	bx	lr
   81542:	bf00      	nop
   81544:	20070cac 	.word	0x20070cac
   81548:	20087ffc 	.word	0x20087ffc
   8154c:	20072d70 	.word	0x20072d70

00081550 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81550:	f04f 30ff 	mov.w	r0, #4294967295
   81554:	4770      	bx	lr

00081556 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81556:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8155a:	604b      	str	r3, [r1, #4]

	return 0;
}
   8155c:	2000      	movs	r0, #0
   8155e:	4770      	bx	lr

00081560 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81560:	2001      	movs	r0, #1
   81562:	4770      	bx	lr

00081564 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81564:	2000      	movs	r0, #0
   81566:	4770      	bx	lr

00081568 <main>:
#include "conf_clock.h"
#include "MotorControl/MotorControl.h"
#include "WheelCounters/WheelCounters.h"

int main (void)
{
   81568:	b508      	push	{r3, lr}
	
	/* Initialize the SAM system */
	sysclk_init();
   8156a:	4b07      	ldr	r3, [pc, #28]	; (81588 <main+0x20>)
   8156c:	4798      	blx	r3
	board_init();
   8156e:	4b07      	ldr	r3, [pc, #28]	; (8158c <main+0x24>)
   81570:	4798      	blx	r3
	init_timer();
   81572:	4b07      	ldr	r3, [pc, #28]	; (81590 <main+0x28>)
   81574:	4798      	blx	r3
	delayInit();
   81576:	4b07      	ldr	r3, [pc, #28]	; (81594 <main+0x2c>)
   81578:	4798      	blx	r3
	//initMotors();
	
	/* Configure the console uart for debug information */
	configureConsole();
   8157a:	4b07      	ldr	r3, [pc, #28]	; (81598 <main+0x30>)
   8157c:	4798      	blx	r3

	initMotors();
   8157e:	4b07      	ldr	r3, [pc, #28]	; (8159c <main+0x34>)
   81580:	4798      	blx	r3
	initSensors();
   81582:	4b07      	ldr	r3, [pc, #28]	; (815a0 <main+0x38>)
   81584:	4798      	blx	r3
   81586:	e7fe      	b.n	81586 <main+0x1e>
   81588:	00080ded 	.word	0x00080ded
   8158c:	00080e51 	.word	0x00080e51
   81590:	000807b9 	.word	0x000807b9
   81594:	0008077d 	.word	0x0008077d
   81598:	000806e9 	.word	0x000806e9
   8159c:	00080481 	.word	0x00080481
   815a0:	00080959 	.word	0x00080959

000815a4 <__libc_init_array>:
   815a4:	b570      	push	{r4, r5, r6, lr}
   815a6:	4e0f      	ldr	r6, [pc, #60]	; (815e4 <__libc_init_array+0x40>)
   815a8:	4d0f      	ldr	r5, [pc, #60]	; (815e8 <__libc_init_array+0x44>)
   815aa:	1b76      	subs	r6, r6, r5
   815ac:	10b6      	asrs	r6, r6, #2
   815ae:	bf18      	it	ne
   815b0:	2400      	movne	r4, #0
   815b2:	d005      	beq.n	815c0 <__libc_init_array+0x1c>
   815b4:	3401      	adds	r4, #1
   815b6:	f855 3b04 	ldr.w	r3, [r5], #4
   815ba:	4798      	blx	r3
   815bc:	42a6      	cmp	r6, r4
   815be:	d1f9      	bne.n	815b4 <__libc_init_array+0x10>
   815c0:	4e0a      	ldr	r6, [pc, #40]	; (815ec <__libc_init_array+0x48>)
   815c2:	4d0b      	ldr	r5, [pc, #44]	; (815f0 <__libc_init_array+0x4c>)
   815c4:	f003 f80e 	bl	845e4 <_init>
   815c8:	1b76      	subs	r6, r6, r5
   815ca:	10b6      	asrs	r6, r6, #2
   815cc:	bf18      	it	ne
   815ce:	2400      	movne	r4, #0
   815d0:	d006      	beq.n	815e0 <__libc_init_array+0x3c>
   815d2:	3401      	adds	r4, #1
   815d4:	f855 3b04 	ldr.w	r3, [r5], #4
   815d8:	4798      	blx	r3
   815da:	42a6      	cmp	r6, r4
   815dc:	d1f9      	bne.n	815d2 <__libc_init_array+0x2e>
   815de:	bd70      	pop	{r4, r5, r6, pc}
   815e0:	bd70      	pop	{r4, r5, r6, pc}
   815e2:	bf00      	nop
   815e4:	000845f0 	.word	0x000845f0
   815e8:	000845f0 	.word	0x000845f0
   815ec:	000845f8 	.word	0x000845f8
   815f0:	000845f0 	.word	0x000845f0

000815f4 <iprintf>:
   815f4:	b40f      	push	{r0, r1, r2, r3}
   815f6:	b510      	push	{r4, lr}
   815f8:	4b07      	ldr	r3, [pc, #28]	; (81618 <iprintf+0x24>)
   815fa:	b082      	sub	sp, #8
   815fc:	ac04      	add	r4, sp, #16
   815fe:	f854 2b04 	ldr.w	r2, [r4], #4
   81602:	6818      	ldr	r0, [r3, #0]
   81604:	4623      	mov	r3, r4
   81606:	6881      	ldr	r1, [r0, #8]
   81608:	9401      	str	r4, [sp, #4]
   8160a:	f000 fa09 	bl	81a20 <_vfiprintf_r>
   8160e:	b002      	add	sp, #8
   81610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81614:	b004      	add	sp, #16
   81616:	4770      	bx	lr
   81618:	20070144 	.word	0x20070144

0008161c <memcpy>:
   8161c:	4684      	mov	ip, r0
   8161e:	ea41 0300 	orr.w	r3, r1, r0
   81622:	f013 0303 	ands.w	r3, r3, #3
   81626:	d149      	bne.n	816bc <memcpy+0xa0>
   81628:	3a40      	subs	r2, #64	; 0x40
   8162a:	d323      	bcc.n	81674 <memcpy+0x58>
   8162c:	680b      	ldr	r3, [r1, #0]
   8162e:	6003      	str	r3, [r0, #0]
   81630:	684b      	ldr	r3, [r1, #4]
   81632:	6043      	str	r3, [r0, #4]
   81634:	688b      	ldr	r3, [r1, #8]
   81636:	6083      	str	r3, [r0, #8]
   81638:	68cb      	ldr	r3, [r1, #12]
   8163a:	60c3      	str	r3, [r0, #12]
   8163c:	690b      	ldr	r3, [r1, #16]
   8163e:	6103      	str	r3, [r0, #16]
   81640:	694b      	ldr	r3, [r1, #20]
   81642:	6143      	str	r3, [r0, #20]
   81644:	698b      	ldr	r3, [r1, #24]
   81646:	6183      	str	r3, [r0, #24]
   81648:	69cb      	ldr	r3, [r1, #28]
   8164a:	61c3      	str	r3, [r0, #28]
   8164c:	6a0b      	ldr	r3, [r1, #32]
   8164e:	6203      	str	r3, [r0, #32]
   81650:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81652:	6243      	str	r3, [r0, #36]	; 0x24
   81654:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81656:	6283      	str	r3, [r0, #40]	; 0x28
   81658:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8165a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8165c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8165e:	6303      	str	r3, [r0, #48]	; 0x30
   81660:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81662:	6343      	str	r3, [r0, #52]	; 0x34
   81664:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81666:	6383      	str	r3, [r0, #56]	; 0x38
   81668:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8166a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8166c:	3040      	adds	r0, #64	; 0x40
   8166e:	3140      	adds	r1, #64	; 0x40
   81670:	3a40      	subs	r2, #64	; 0x40
   81672:	d2db      	bcs.n	8162c <memcpy+0x10>
   81674:	3230      	adds	r2, #48	; 0x30
   81676:	d30b      	bcc.n	81690 <memcpy+0x74>
   81678:	680b      	ldr	r3, [r1, #0]
   8167a:	6003      	str	r3, [r0, #0]
   8167c:	684b      	ldr	r3, [r1, #4]
   8167e:	6043      	str	r3, [r0, #4]
   81680:	688b      	ldr	r3, [r1, #8]
   81682:	6083      	str	r3, [r0, #8]
   81684:	68cb      	ldr	r3, [r1, #12]
   81686:	60c3      	str	r3, [r0, #12]
   81688:	3010      	adds	r0, #16
   8168a:	3110      	adds	r1, #16
   8168c:	3a10      	subs	r2, #16
   8168e:	d2f3      	bcs.n	81678 <memcpy+0x5c>
   81690:	320c      	adds	r2, #12
   81692:	d305      	bcc.n	816a0 <memcpy+0x84>
   81694:	f851 3b04 	ldr.w	r3, [r1], #4
   81698:	f840 3b04 	str.w	r3, [r0], #4
   8169c:	3a04      	subs	r2, #4
   8169e:	d2f9      	bcs.n	81694 <memcpy+0x78>
   816a0:	3204      	adds	r2, #4
   816a2:	d008      	beq.n	816b6 <memcpy+0x9a>
   816a4:	07d2      	lsls	r2, r2, #31
   816a6:	bf1c      	itt	ne
   816a8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   816ac:	f800 3b01 	strbne.w	r3, [r0], #1
   816b0:	d301      	bcc.n	816b6 <memcpy+0x9a>
   816b2:	880b      	ldrh	r3, [r1, #0]
   816b4:	8003      	strh	r3, [r0, #0]
   816b6:	4660      	mov	r0, ip
   816b8:	4770      	bx	lr
   816ba:	bf00      	nop
   816bc:	2a08      	cmp	r2, #8
   816be:	d313      	bcc.n	816e8 <memcpy+0xcc>
   816c0:	078b      	lsls	r3, r1, #30
   816c2:	d0b1      	beq.n	81628 <memcpy+0xc>
   816c4:	f010 0303 	ands.w	r3, r0, #3
   816c8:	d0ae      	beq.n	81628 <memcpy+0xc>
   816ca:	f1c3 0304 	rsb	r3, r3, #4
   816ce:	1ad2      	subs	r2, r2, r3
   816d0:	07db      	lsls	r3, r3, #31
   816d2:	bf1c      	itt	ne
   816d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   816d8:	f800 3b01 	strbne.w	r3, [r0], #1
   816dc:	d3a4      	bcc.n	81628 <memcpy+0xc>
   816de:	f831 3b02 	ldrh.w	r3, [r1], #2
   816e2:	f820 3b02 	strh.w	r3, [r0], #2
   816e6:	e79f      	b.n	81628 <memcpy+0xc>
   816e8:	3a04      	subs	r2, #4
   816ea:	d3d9      	bcc.n	816a0 <memcpy+0x84>
   816ec:	3a01      	subs	r2, #1
   816ee:	f811 3b01 	ldrb.w	r3, [r1], #1
   816f2:	f800 3b01 	strb.w	r3, [r0], #1
   816f6:	d2f9      	bcs.n	816ec <memcpy+0xd0>
   816f8:	780b      	ldrb	r3, [r1, #0]
   816fa:	7003      	strb	r3, [r0, #0]
   816fc:	784b      	ldrb	r3, [r1, #1]
   816fe:	7043      	strb	r3, [r0, #1]
   81700:	788b      	ldrb	r3, [r1, #2]
   81702:	7083      	strb	r3, [r0, #2]
   81704:	4660      	mov	r0, ip
   81706:	4770      	bx	lr

00081708 <memset>:
   81708:	b470      	push	{r4, r5, r6}
   8170a:	0786      	lsls	r6, r0, #30
   8170c:	d046      	beq.n	8179c <memset+0x94>
   8170e:	1e54      	subs	r4, r2, #1
   81710:	2a00      	cmp	r2, #0
   81712:	d041      	beq.n	81798 <memset+0x90>
   81714:	b2ca      	uxtb	r2, r1
   81716:	4603      	mov	r3, r0
   81718:	e002      	b.n	81720 <memset+0x18>
   8171a:	f114 34ff 	adds.w	r4, r4, #4294967295
   8171e:	d33b      	bcc.n	81798 <memset+0x90>
   81720:	f803 2b01 	strb.w	r2, [r3], #1
   81724:	079d      	lsls	r5, r3, #30
   81726:	d1f8      	bne.n	8171a <memset+0x12>
   81728:	2c03      	cmp	r4, #3
   8172a:	d92e      	bls.n	8178a <memset+0x82>
   8172c:	b2cd      	uxtb	r5, r1
   8172e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81732:	2c0f      	cmp	r4, #15
   81734:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81738:	d919      	bls.n	8176e <memset+0x66>
   8173a:	4626      	mov	r6, r4
   8173c:	f103 0210 	add.w	r2, r3, #16
   81740:	3e10      	subs	r6, #16
   81742:	2e0f      	cmp	r6, #15
   81744:	f842 5c10 	str.w	r5, [r2, #-16]
   81748:	f842 5c0c 	str.w	r5, [r2, #-12]
   8174c:	f842 5c08 	str.w	r5, [r2, #-8]
   81750:	f842 5c04 	str.w	r5, [r2, #-4]
   81754:	f102 0210 	add.w	r2, r2, #16
   81758:	d8f2      	bhi.n	81740 <memset+0x38>
   8175a:	f1a4 0210 	sub.w	r2, r4, #16
   8175e:	f022 020f 	bic.w	r2, r2, #15
   81762:	f004 040f 	and.w	r4, r4, #15
   81766:	3210      	adds	r2, #16
   81768:	2c03      	cmp	r4, #3
   8176a:	4413      	add	r3, r2
   8176c:	d90d      	bls.n	8178a <memset+0x82>
   8176e:	461e      	mov	r6, r3
   81770:	4622      	mov	r2, r4
   81772:	3a04      	subs	r2, #4
   81774:	2a03      	cmp	r2, #3
   81776:	f846 5b04 	str.w	r5, [r6], #4
   8177a:	d8fa      	bhi.n	81772 <memset+0x6a>
   8177c:	1f22      	subs	r2, r4, #4
   8177e:	f022 0203 	bic.w	r2, r2, #3
   81782:	3204      	adds	r2, #4
   81784:	4413      	add	r3, r2
   81786:	f004 0403 	and.w	r4, r4, #3
   8178a:	b12c      	cbz	r4, 81798 <memset+0x90>
   8178c:	b2c9      	uxtb	r1, r1
   8178e:	441c      	add	r4, r3
   81790:	f803 1b01 	strb.w	r1, [r3], #1
   81794:	429c      	cmp	r4, r3
   81796:	d1fb      	bne.n	81790 <memset+0x88>
   81798:	bc70      	pop	{r4, r5, r6}
   8179a:	4770      	bx	lr
   8179c:	4614      	mov	r4, r2
   8179e:	4603      	mov	r3, r0
   817a0:	e7c2      	b.n	81728 <memset+0x20>
   817a2:	bf00      	nop

000817a4 <setbuf>:
   817a4:	2900      	cmp	r1, #0
   817a6:	bf0c      	ite	eq
   817a8:	2202      	moveq	r2, #2
   817aa:	2200      	movne	r2, #0
   817ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
   817b0:	f000 b800 	b.w	817b4 <setvbuf>

000817b4 <setvbuf>:
   817b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   817b8:	4d61      	ldr	r5, [pc, #388]	; (81940 <setvbuf+0x18c>)
   817ba:	b083      	sub	sp, #12
   817bc:	682d      	ldr	r5, [r5, #0]
   817be:	4604      	mov	r4, r0
   817c0:	460f      	mov	r7, r1
   817c2:	4690      	mov	r8, r2
   817c4:	461e      	mov	r6, r3
   817c6:	b115      	cbz	r5, 817ce <setvbuf+0x1a>
   817c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   817ca:	2b00      	cmp	r3, #0
   817cc:	d064      	beq.n	81898 <setvbuf+0xe4>
   817ce:	f1b8 0f02 	cmp.w	r8, #2
   817d2:	d006      	beq.n	817e2 <setvbuf+0x2e>
   817d4:	f1b8 0f01 	cmp.w	r8, #1
   817d8:	f200 809f 	bhi.w	8191a <setvbuf+0x166>
   817dc:	2e00      	cmp	r6, #0
   817de:	f2c0 809c 	blt.w	8191a <setvbuf+0x166>
   817e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   817e4:	07d8      	lsls	r0, r3, #31
   817e6:	d534      	bpl.n	81852 <setvbuf+0x9e>
   817e8:	4621      	mov	r1, r4
   817ea:	4628      	mov	r0, r5
   817ec:	f001 f8b0 	bl	82950 <_fflush_r>
   817f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   817f2:	b141      	cbz	r1, 81806 <setvbuf+0x52>
   817f4:	f104 0340 	add.w	r3, r4, #64	; 0x40
   817f8:	4299      	cmp	r1, r3
   817fa:	d002      	beq.n	81802 <setvbuf+0x4e>
   817fc:	4628      	mov	r0, r5
   817fe:	f001 fa25 	bl	82c4c <_free_r>
   81802:	2300      	movs	r3, #0
   81804:	6323      	str	r3, [r4, #48]	; 0x30
   81806:	2200      	movs	r2, #0
   81808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8180c:	61a2      	str	r2, [r4, #24]
   8180e:	6062      	str	r2, [r4, #4]
   81810:	061a      	lsls	r2, r3, #24
   81812:	d43a      	bmi.n	8188a <setvbuf+0xd6>
   81814:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   81818:	f023 0303 	bic.w	r3, r3, #3
   8181c:	f1b8 0f02 	cmp.w	r8, #2
   81820:	81a3      	strh	r3, [r4, #12]
   81822:	d01d      	beq.n	81860 <setvbuf+0xac>
   81824:	ab01      	add	r3, sp, #4
   81826:	466a      	mov	r2, sp
   81828:	4621      	mov	r1, r4
   8182a:	4628      	mov	r0, r5
   8182c:	f001 fcac 	bl	83188 <__swhatbuf_r>
   81830:	89a3      	ldrh	r3, [r4, #12]
   81832:	4318      	orrs	r0, r3
   81834:	81a0      	strh	r0, [r4, #12]
   81836:	2e00      	cmp	r6, #0
   81838:	d132      	bne.n	818a0 <setvbuf+0xec>
   8183a:	9e00      	ldr	r6, [sp, #0]
   8183c:	4630      	mov	r0, r6
   8183e:	f001 fd1b 	bl	83278 <malloc>
   81842:	4607      	mov	r7, r0
   81844:	2800      	cmp	r0, #0
   81846:	d06b      	beq.n	81920 <setvbuf+0x16c>
   81848:	89a3      	ldrh	r3, [r4, #12]
   8184a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8184e:	81a3      	strh	r3, [r4, #12]
   81850:	e028      	b.n	818a4 <setvbuf+0xf0>
   81852:	89a3      	ldrh	r3, [r4, #12]
   81854:	0599      	lsls	r1, r3, #22
   81856:	d4c7      	bmi.n	817e8 <setvbuf+0x34>
   81858:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8185a:	f001 fc91 	bl	83180 <__retarget_lock_acquire_recursive>
   8185e:	e7c3      	b.n	817e8 <setvbuf+0x34>
   81860:	2500      	movs	r5, #0
   81862:	2600      	movs	r6, #0
   81864:	2001      	movs	r0, #1
   81866:	6e61      	ldr	r1, [r4, #100]	; 0x64
   81868:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8186c:	f043 0302 	orr.w	r3, r3, #2
   81870:	60a6      	str	r6, [r4, #8]
   81872:	07ce      	lsls	r6, r1, #31
   81874:	81a3      	strh	r3, [r4, #12]
   81876:	6160      	str	r0, [r4, #20]
   81878:	6022      	str	r2, [r4, #0]
   8187a:	6122      	str	r2, [r4, #16]
   8187c:	d401      	bmi.n	81882 <setvbuf+0xce>
   8187e:	0598      	lsls	r0, r3, #22
   81880:	d53e      	bpl.n	81900 <setvbuf+0x14c>
   81882:	4628      	mov	r0, r5
   81884:	b003      	add	sp, #12
   81886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8188a:	6921      	ldr	r1, [r4, #16]
   8188c:	4628      	mov	r0, r5
   8188e:	f001 f9dd 	bl	82c4c <_free_r>
   81892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81896:	e7bd      	b.n	81814 <setvbuf+0x60>
   81898:	4628      	mov	r0, r5
   8189a:	f001 f8b1 	bl	82a00 <__sinit>
   8189e:	e796      	b.n	817ce <setvbuf+0x1a>
   818a0:	2f00      	cmp	r7, #0
   818a2:	d0cb      	beq.n	8183c <setvbuf+0x88>
   818a4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   818a6:	2b00      	cmp	r3, #0
   818a8:	d033      	beq.n	81912 <setvbuf+0x15e>
   818aa:	9b00      	ldr	r3, [sp, #0]
   818ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   818b0:	429e      	cmp	r6, r3
   818b2:	bf1c      	itt	ne
   818b4:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   818b8:	81a2      	strhne	r2, [r4, #12]
   818ba:	f1b8 0f01 	cmp.w	r8, #1
   818be:	bf04      	itt	eq
   818c0:	f042 0201 	orreq.w	r2, r2, #1
   818c4:	81a2      	strheq	r2, [r4, #12]
   818c6:	b292      	uxth	r2, r2
   818c8:	f012 0308 	ands.w	r3, r2, #8
   818cc:	6027      	str	r7, [r4, #0]
   818ce:	6127      	str	r7, [r4, #16]
   818d0:	6166      	str	r6, [r4, #20]
   818d2:	d00e      	beq.n	818f2 <setvbuf+0x13e>
   818d4:	07d1      	lsls	r1, r2, #31
   818d6:	d51a      	bpl.n	8190e <setvbuf+0x15a>
   818d8:	2300      	movs	r3, #0
   818da:	6e65      	ldr	r5, [r4, #100]	; 0x64
   818dc:	4276      	negs	r6, r6
   818de:	f015 0501 	ands.w	r5, r5, #1
   818e2:	61a6      	str	r6, [r4, #24]
   818e4:	60a3      	str	r3, [r4, #8]
   818e6:	d009      	beq.n	818fc <setvbuf+0x148>
   818e8:	2500      	movs	r5, #0
   818ea:	4628      	mov	r0, r5
   818ec:	b003      	add	sp, #12
   818ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   818f2:	60a3      	str	r3, [r4, #8]
   818f4:	6e65      	ldr	r5, [r4, #100]	; 0x64
   818f6:	f015 0501 	ands.w	r5, r5, #1
   818fa:	d1f5      	bne.n	818e8 <setvbuf+0x134>
   818fc:	0593      	lsls	r3, r2, #22
   818fe:	d4c0      	bmi.n	81882 <setvbuf+0xce>
   81900:	6da0      	ldr	r0, [r4, #88]	; 0x58
   81902:	f001 fc3f 	bl	83184 <__retarget_lock_release_recursive>
   81906:	4628      	mov	r0, r5
   81908:	b003      	add	sp, #12
   8190a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8190e:	60a6      	str	r6, [r4, #8]
   81910:	e7f0      	b.n	818f4 <setvbuf+0x140>
   81912:	4628      	mov	r0, r5
   81914:	f001 f874 	bl	82a00 <__sinit>
   81918:	e7c7      	b.n	818aa <setvbuf+0xf6>
   8191a:	f04f 35ff 	mov.w	r5, #4294967295
   8191e:	e7b0      	b.n	81882 <setvbuf+0xce>
   81920:	f8dd 9000 	ldr.w	r9, [sp]
   81924:	45b1      	cmp	r9, r6
   81926:	d004      	beq.n	81932 <setvbuf+0x17e>
   81928:	4648      	mov	r0, r9
   8192a:	f001 fca5 	bl	83278 <malloc>
   8192e:	4607      	mov	r7, r0
   81930:	b920      	cbnz	r0, 8193c <setvbuf+0x188>
   81932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81936:	f04f 35ff 	mov.w	r5, #4294967295
   8193a:	e792      	b.n	81862 <setvbuf+0xae>
   8193c:	464e      	mov	r6, r9
   8193e:	e783      	b.n	81848 <setvbuf+0x94>
   81940:	20070144 	.word	0x20070144

00081944 <strlen>:
   81944:	f020 0103 	bic.w	r1, r0, #3
   81948:	f010 0003 	ands.w	r0, r0, #3
   8194c:	f1c0 0000 	rsb	r0, r0, #0
   81950:	f851 3b04 	ldr.w	r3, [r1], #4
   81954:	f100 0c04 	add.w	ip, r0, #4
   81958:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8195c:	f06f 0200 	mvn.w	r2, #0
   81960:	bf1c      	itt	ne
   81962:	fa22 f20c 	lsrne.w	r2, r2, ip
   81966:	4313      	orrne	r3, r2
   81968:	f04f 0c01 	mov.w	ip, #1
   8196c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81970:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81974:	eba3 020c 	sub.w	r2, r3, ip
   81978:	ea22 0203 	bic.w	r2, r2, r3
   8197c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81980:	bf04      	itt	eq
   81982:	f851 3b04 	ldreq.w	r3, [r1], #4
   81986:	3004      	addeq	r0, #4
   81988:	d0f4      	beq.n	81974 <strlen+0x30>
   8198a:	f1c2 0100 	rsb	r1, r2, #0
   8198e:	ea02 0201 	and.w	r2, r2, r1
   81992:	fab2 f282 	clz	r2, r2
   81996:	f1c2 021f 	rsb	r2, r2, #31
   8199a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   8199e:	4770      	bx	lr

000819a0 <__sprint_r.part.0>:
   819a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   819a4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   819a6:	4693      	mov	fp, r2
   819a8:	049c      	lsls	r4, r3, #18
   819aa:	d52f      	bpl.n	81a0c <__sprint_r.part.0+0x6c>
   819ac:	6893      	ldr	r3, [r2, #8]
   819ae:	6812      	ldr	r2, [r2, #0]
   819b0:	b353      	cbz	r3, 81a08 <__sprint_r.part.0+0x68>
   819b2:	460e      	mov	r6, r1
   819b4:	4607      	mov	r7, r0
   819b6:	f102 0908 	add.w	r9, r2, #8
   819ba:	e919 0420 	ldmdb	r9, {r5, sl}
   819be:	ea5f 089a 	movs.w	r8, sl, lsr #2
   819c2:	d017      	beq.n	819f4 <__sprint_r.part.0+0x54>
   819c4:	2400      	movs	r4, #0
   819c6:	3d04      	subs	r5, #4
   819c8:	e001      	b.n	819ce <__sprint_r.part.0+0x2e>
   819ca:	45a0      	cmp	r8, r4
   819cc:	d010      	beq.n	819f0 <__sprint_r.part.0+0x50>
   819ce:	4632      	mov	r2, r6
   819d0:	f855 1f04 	ldr.w	r1, [r5, #4]!
   819d4:	4638      	mov	r0, r7
   819d6:	f001 f8b5 	bl	82b44 <_fputwc_r>
   819da:	1c43      	adds	r3, r0, #1
   819dc:	f104 0401 	add.w	r4, r4, #1
   819e0:	d1f3      	bne.n	819ca <__sprint_r.part.0+0x2a>
   819e2:	2300      	movs	r3, #0
   819e4:	f8cb 3008 	str.w	r3, [fp, #8]
   819e8:	f8cb 3004 	str.w	r3, [fp, #4]
   819ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   819f0:	f8db 3008 	ldr.w	r3, [fp, #8]
   819f4:	f02a 0a03 	bic.w	sl, sl, #3
   819f8:	eba3 030a 	sub.w	r3, r3, sl
   819fc:	f8cb 3008 	str.w	r3, [fp, #8]
   81a00:	f109 0908 	add.w	r9, r9, #8
   81a04:	2b00      	cmp	r3, #0
   81a06:	d1d8      	bne.n	819ba <__sprint_r.part.0+0x1a>
   81a08:	2000      	movs	r0, #0
   81a0a:	e7ea      	b.n	819e2 <__sprint_r.part.0+0x42>
   81a0c:	f001 fa04 	bl	82e18 <__sfvwrite_r>
   81a10:	2300      	movs	r3, #0
   81a12:	f8cb 3008 	str.w	r3, [fp, #8]
   81a16:	f8cb 3004 	str.w	r3, [fp, #4]
   81a1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a1e:	bf00      	nop

00081a20 <_vfiprintf_r>:
   81a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a24:	b0ad      	sub	sp, #180	; 0xb4
   81a26:	461d      	mov	r5, r3
   81a28:	468b      	mov	fp, r1
   81a2a:	4690      	mov	r8, r2
   81a2c:	9307      	str	r3, [sp, #28]
   81a2e:	9006      	str	r0, [sp, #24]
   81a30:	b118      	cbz	r0, 81a3a <_vfiprintf_r+0x1a>
   81a32:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81a34:	2b00      	cmp	r3, #0
   81a36:	f000 80f3 	beq.w	81c20 <_vfiprintf_r+0x200>
   81a3a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a3e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81a42:	07df      	lsls	r7, r3, #31
   81a44:	b281      	uxth	r1, r0
   81a46:	d402      	bmi.n	81a4e <_vfiprintf_r+0x2e>
   81a48:	058e      	lsls	r6, r1, #22
   81a4a:	f140 80fc 	bpl.w	81c46 <_vfiprintf_r+0x226>
   81a4e:	048c      	lsls	r4, r1, #18
   81a50:	d40a      	bmi.n	81a68 <_vfiprintf_r+0x48>
   81a52:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a56:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81a5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81a5e:	f8ab 100c 	strh.w	r1, [fp, #12]
   81a62:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   81a66:	b289      	uxth	r1, r1
   81a68:	0708      	lsls	r0, r1, #28
   81a6a:	f140 80b3 	bpl.w	81bd4 <_vfiprintf_r+0x1b4>
   81a6e:	f8db 3010 	ldr.w	r3, [fp, #16]
   81a72:	2b00      	cmp	r3, #0
   81a74:	f000 80ae 	beq.w	81bd4 <_vfiprintf_r+0x1b4>
   81a78:	f001 031a 	and.w	r3, r1, #26
   81a7c:	2b0a      	cmp	r3, #10
   81a7e:	f000 80b5 	beq.w	81bec <_vfiprintf_r+0x1cc>
   81a82:	2300      	movs	r3, #0
   81a84:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81a88:	46d1      	mov	r9, sl
   81a8a:	930b      	str	r3, [sp, #44]	; 0x2c
   81a8c:	9303      	str	r3, [sp, #12]
   81a8e:	9311      	str	r3, [sp, #68]	; 0x44
   81a90:	9310      	str	r3, [sp, #64]	; 0x40
   81a92:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   81a96:	f8cd b010 	str.w	fp, [sp, #16]
   81a9a:	f898 3000 	ldrb.w	r3, [r8]
   81a9e:	4644      	mov	r4, r8
   81aa0:	b1fb      	cbz	r3, 81ae2 <_vfiprintf_r+0xc2>
   81aa2:	2b25      	cmp	r3, #37	; 0x25
   81aa4:	d102      	bne.n	81aac <_vfiprintf_r+0x8c>
   81aa6:	e01c      	b.n	81ae2 <_vfiprintf_r+0xc2>
   81aa8:	2b25      	cmp	r3, #37	; 0x25
   81aaa:	d003      	beq.n	81ab4 <_vfiprintf_r+0x94>
   81aac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81ab0:	2b00      	cmp	r3, #0
   81ab2:	d1f9      	bne.n	81aa8 <_vfiprintf_r+0x88>
   81ab4:	eba4 0508 	sub.w	r5, r4, r8
   81ab8:	b19d      	cbz	r5, 81ae2 <_vfiprintf_r+0xc2>
   81aba:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81abc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81abe:	3301      	adds	r3, #1
   81ac0:	442a      	add	r2, r5
   81ac2:	2b07      	cmp	r3, #7
   81ac4:	f8c9 8000 	str.w	r8, [r9]
   81ac8:	f8c9 5004 	str.w	r5, [r9, #4]
   81acc:	9211      	str	r2, [sp, #68]	; 0x44
   81ace:	9310      	str	r3, [sp, #64]	; 0x40
   81ad0:	dd7a      	ble.n	81bc8 <_vfiprintf_r+0x1a8>
   81ad2:	2a00      	cmp	r2, #0
   81ad4:	f040 84b5 	bne.w	82442 <_vfiprintf_r+0xa22>
   81ad8:	46d1      	mov	r9, sl
   81ada:	9b03      	ldr	r3, [sp, #12]
   81adc:	9210      	str	r2, [sp, #64]	; 0x40
   81ade:	442b      	add	r3, r5
   81ae0:	9303      	str	r3, [sp, #12]
   81ae2:	7823      	ldrb	r3, [r4, #0]
   81ae4:	2b00      	cmp	r3, #0
   81ae6:	f000 83e5 	beq.w	822b4 <_vfiprintf_r+0x894>
   81aea:	2000      	movs	r0, #0
   81aec:	f04f 0300 	mov.w	r3, #0
   81af0:	f104 0801 	add.w	r8, r4, #1
   81af4:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   81af8:	7862      	ldrb	r2, [r4, #1]
   81afa:	4606      	mov	r6, r0
   81afc:	4605      	mov	r5, r0
   81afe:	4603      	mov	r3, r0
   81b00:	f04f 34ff 	mov.w	r4, #4294967295
   81b04:	f108 0801 	add.w	r8, r8, #1
   81b08:	f1a2 0120 	sub.w	r1, r2, #32
   81b0c:	2958      	cmp	r1, #88	; 0x58
   81b0e:	f200 82d9 	bhi.w	820c4 <_vfiprintf_r+0x6a4>
   81b12:	e8df f011 	tbh	[pc, r1, lsl #1]
   81b16:	0228      	.short	0x0228
   81b18:	02d702d7 	.word	0x02d702d7
   81b1c:	02d70230 	.word	0x02d70230
   81b20:	02d702d7 	.word	0x02d702d7
   81b24:	02d702d7 	.word	0x02d702d7
   81b28:	00a002d7 	.word	0x00a002d7
   81b2c:	02d70288 	.word	0x02d70288
   81b30:	02b800a8 	.word	0x02b800a8
   81b34:	01a602d7 	.word	0x01a602d7
   81b38:	01ab01ab 	.word	0x01ab01ab
   81b3c:	01ab01ab 	.word	0x01ab01ab
   81b40:	01ab01ab 	.word	0x01ab01ab
   81b44:	01ab01ab 	.word	0x01ab01ab
   81b48:	02d701ab 	.word	0x02d701ab
   81b4c:	02d702d7 	.word	0x02d702d7
   81b50:	02d702d7 	.word	0x02d702d7
   81b54:	02d702d7 	.word	0x02d702d7
   81b58:	02d702d7 	.word	0x02d702d7
   81b5c:	01b902d7 	.word	0x01b902d7
   81b60:	02d702d7 	.word	0x02d702d7
   81b64:	02d702d7 	.word	0x02d702d7
   81b68:	02d702d7 	.word	0x02d702d7
   81b6c:	02d702d7 	.word	0x02d702d7
   81b70:	02d702d7 	.word	0x02d702d7
   81b74:	02d7019e 	.word	0x02d7019e
   81b78:	02d702d7 	.word	0x02d702d7
   81b7c:	02d702d7 	.word	0x02d702d7
   81b80:	02d701a2 	.word	0x02d701a2
   81b84:	025a02d7 	.word	0x025a02d7
   81b88:	02d702d7 	.word	0x02d702d7
   81b8c:	02d702d7 	.word	0x02d702d7
   81b90:	02d702d7 	.word	0x02d702d7
   81b94:	02d702d7 	.word	0x02d702d7
   81b98:	02d702d7 	.word	0x02d702d7
   81b9c:	02220261 	.word	0x02220261
   81ba0:	02d702d7 	.word	0x02d702d7
   81ba4:	027602d7 	.word	0x027602d7
   81ba8:	02d70222 	.word	0x02d70222
   81bac:	027b02d7 	.word	0x027b02d7
   81bb0:	01fc02d7 	.word	0x01fc02d7
   81bb4:	02100189 	.word	0x02100189
   81bb8:	02d702d2 	.word	0x02d702d2
   81bbc:	02d70295 	.word	0x02d70295
   81bc0:	02d700ad 	.word	0x02d700ad
   81bc4:	023502d7 	.word	0x023502d7
   81bc8:	f109 0908 	add.w	r9, r9, #8
   81bcc:	9b03      	ldr	r3, [sp, #12]
   81bce:	442b      	add	r3, r5
   81bd0:	9303      	str	r3, [sp, #12]
   81bd2:	e786      	b.n	81ae2 <_vfiprintf_r+0xc2>
   81bd4:	4659      	mov	r1, fp
   81bd6:	9806      	ldr	r0, [sp, #24]
   81bd8:	f000 fdaa 	bl	82730 <__swsetup_r>
   81bdc:	bb18      	cbnz	r0, 81c26 <_vfiprintf_r+0x206>
   81bde:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   81be2:	f001 031a 	and.w	r3, r1, #26
   81be6:	2b0a      	cmp	r3, #10
   81be8:	f47f af4b 	bne.w	81a82 <_vfiprintf_r+0x62>
   81bec:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81bf0:	2b00      	cmp	r3, #0
   81bf2:	f6ff af46 	blt.w	81a82 <_vfiprintf_r+0x62>
   81bf6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81bfa:	07db      	lsls	r3, r3, #31
   81bfc:	d405      	bmi.n	81c0a <_vfiprintf_r+0x1ea>
   81bfe:	058f      	lsls	r7, r1, #22
   81c00:	d403      	bmi.n	81c0a <_vfiprintf_r+0x1ea>
   81c02:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81c06:	f001 fabd 	bl	83184 <__retarget_lock_release_recursive>
   81c0a:	462b      	mov	r3, r5
   81c0c:	4642      	mov	r2, r8
   81c0e:	4659      	mov	r1, fp
   81c10:	9806      	ldr	r0, [sp, #24]
   81c12:	f000 fd49 	bl	826a8 <__sbprintf>
   81c16:	9003      	str	r0, [sp, #12]
   81c18:	9803      	ldr	r0, [sp, #12]
   81c1a:	b02d      	add	sp, #180	; 0xb4
   81c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c20:	f000 feee 	bl	82a00 <__sinit>
   81c24:	e709      	b.n	81a3a <_vfiprintf_r+0x1a>
   81c26:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81c2a:	07d9      	lsls	r1, r3, #31
   81c2c:	d404      	bmi.n	81c38 <_vfiprintf_r+0x218>
   81c2e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81c32:	059a      	lsls	r2, r3, #22
   81c34:	f140 84ae 	bpl.w	82594 <_vfiprintf_r+0xb74>
   81c38:	f04f 33ff 	mov.w	r3, #4294967295
   81c3c:	9303      	str	r3, [sp, #12]
   81c3e:	9803      	ldr	r0, [sp, #12]
   81c40:	b02d      	add	sp, #180	; 0xb4
   81c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81c4a:	f001 fa99 	bl	83180 <__retarget_lock_acquire_recursive>
   81c4e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81c52:	b281      	uxth	r1, r0
   81c54:	e6fb      	b.n	81a4e <_vfiprintf_r+0x2e>
   81c56:	9907      	ldr	r1, [sp, #28]
   81c58:	460a      	mov	r2, r1
   81c5a:	680d      	ldr	r5, [r1, #0]
   81c5c:	3204      	adds	r2, #4
   81c5e:	2d00      	cmp	r5, #0
   81c60:	9207      	str	r2, [sp, #28]
   81c62:	da02      	bge.n	81c6a <_vfiprintf_r+0x24a>
   81c64:	426d      	negs	r5, r5
   81c66:	f043 0304 	orr.w	r3, r3, #4
   81c6a:	f898 2000 	ldrb.w	r2, [r8]
   81c6e:	e749      	b.n	81b04 <_vfiprintf_r+0xe4>
   81c70:	9508      	str	r5, [sp, #32]
   81c72:	069e      	lsls	r6, r3, #26
   81c74:	f100 845a 	bmi.w	8252c <_vfiprintf_r+0xb0c>
   81c78:	9907      	ldr	r1, [sp, #28]
   81c7a:	06dd      	lsls	r5, r3, #27
   81c7c:	460a      	mov	r2, r1
   81c7e:	f100 83ef 	bmi.w	82460 <_vfiprintf_r+0xa40>
   81c82:	0658      	lsls	r0, r3, #25
   81c84:	f140 83ec 	bpl.w	82460 <_vfiprintf_r+0xa40>
   81c88:	2700      	movs	r7, #0
   81c8a:	2201      	movs	r2, #1
   81c8c:	880e      	ldrh	r6, [r1, #0]
   81c8e:	3104      	adds	r1, #4
   81c90:	9107      	str	r1, [sp, #28]
   81c92:	f04f 0100 	mov.w	r1, #0
   81c96:	2500      	movs	r5, #0
   81c98:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81c9c:	1c61      	adds	r1, r4, #1
   81c9e:	f000 8117 	beq.w	81ed0 <_vfiprintf_r+0x4b0>
   81ca2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   81ca6:	9102      	str	r1, [sp, #8]
   81ca8:	ea56 0107 	orrs.w	r1, r6, r7
   81cac:	f040 8115 	bne.w	81eda <_vfiprintf_r+0x4ba>
   81cb0:	2c00      	cmp	r4, #0
   81cb2:	f040 835b 	bne.w	8236c <_vfiprintf_r+0x94c>
   81cb6:	2a00      	cmp	r2, #0
   81cb8:	f040 83b6 	bne.w	82428 <_vfiprintf_r+0xa08>
   81cbc:	f013 0301 	ands.w	r3, r3, #1
   81cc0:	9305      	str	r3, [sp, #20]
   81cc2:	f000 8455 	beq.w	82570 <_vfiprintf_r+0xb50>
   81cc6:	2330      	movs	r3, #48	; 0x30
   81cc8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81ccc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   81cd0:	9b05      	ldr	r3, [sp, #20]
   81cd2:	42a3      	cmp	r3, r4
   81cd4:	bfb8      	it	lt
   81cd6:	4623      	movlt	r3, r4
   81cd8:	9301      	str	r3, [sp, #4]
   81cda:	b10d      	cbz	r5, 81ce0 <_vfiprintf_r+0x2c0>
   81cdc:	3301      	adds	r3, #1
   81cde:	9301      	str	r3, [sp, #4]
   81ce0:	9b02      	ldr	r3, [sp, #8]
   81ce2:	f013 0302 	ands.w	r3, r3, #2
   81ce6:	9309      	str	r3, [sp, #36]	; 0x24
   81ce8:	d002      	beq.n	81cf0 <_vfiprintf_r+0x2d0>
   81cea:	9b01      	ldr	r3, [sp, #4]
   81cec:	3302      	adds	r3, #2
   81cee:	9301      	str	r3, [sp, #4]
   81cf0:	9b02      	ldr	r3, [sp, #8]
   81cf2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81cf6:	930a      	str	r3, [sp, #40]	; 0x28
   81cf8:	f040 8215 	bne.w	82126 <_vfiprintf_r+0x706>
   81cfc:	9b08      	ldr	r3, [sp, #32]
   81cfe:	9a01      	ldr	r2, [sp, #4]
   81d00:	1a9d      	subs	r5, r3, r2
   81d02:	2d00      	cmp	r5, #0
   81d04:	f340 820f 	ble.w	82126 <_vfiprintf_r+0x706>
   81d08:	2d10      	cmp	r5, #16
   81d0a:	f340 8484 	ble.w	82616 <_vfiprintf_r+0xbf6>
   81d0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81d10:	46ce      	mov	lr, r9
   81d12:	2710      	movs	r7, #16
   81d14:	46a1      	mov	r9, r4
   81d16:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81d18:	4ec5      	ldr	r6, [pc, #788]	; (82030 <_vfiprintf_r+0x610>)
   81d1a:	4619      	mov	r1, r3
   81d1c:	9c06      	ldr	r4, [sp, #24]
   81d1e:	e007      	b.n	81d30 <_vfiprintf_r+0x310>
   81d20:	f101 0c02 	add.w	ip, r1, #2
   81d24:	4601      	mov	r1, r0
   81d26:	f10e 0e08 	add.w	lr, lr, #8
   81d2a:	3d10      	subs	r5, #16
   81d2c:	2d10      	cmp	r5, #16
   81d2e:	dd11      	ble.n	81d54 <_vfiprintf_r+0x334>
   81d30:	1c48      	adds	r0, r1, #1
   81d32:	3210      	adds	r2, #16
   81d34:	2807      	cmp	r0, #7
   81d36:	9211      	str	r2, [sp, #68]	; 0x44
   81d38:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81d3c:	9010      	str	r0, [sp, #64]	; 0x40
   81d3e:	ddef      	ble.n	81d20 <_vfiprintf_r+0x300>
   81d40:	2a00      	cmp	r2, #0
   81d42:	f040 81d9 	bne.w	820f8 <_vfiprintf_r+0x6d8>
   81d46:	3d10      	subs	r5, #16
   81d48:	2d10      	cmp	r5, #16
   81d4a:	4611      	mov	r1, r2
   81d4c:	f04f 0c01 	mov.w	ip, #1
   81d50:	46d6      	mov	lr, sl
   81d52:	dced      	bgt.n	81d30 <_vfiprintf_r+0x310>
   81d54:	464c      	mov	r4, r9
   81d56:	4661      	mov	r1, ip
   81d58:	46f1      	mov	r9, lr
   81d5a:	442a      	add	r2, r5
   81d5c:	2907      	cmp	r1, #7
   81d5e:	9211      	str	r2, [sp, #68]	; 0x44
   81d60:	f8c9 6000 	str.w	r6, [r9]
   81d64:	f8c9 5004 	str.w	r5, [r9, #4]
   81d68:	9110      	str	r1, [sp, #64]	; 0x40
   81d6a:	f300 82eb 	bgt.w	82344 <_vfiprintf_r+0x924>
   81d6e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81d72:	f109 0908 	add.w	r9, r9, #8
   81d76:	1c48      	adds	r0, r1, #1
   81d78:	2d00      	cmp	r5, #0
   81d7a:	f040 81dc 	bne.w	82136 <_vfiprintf_r+0x716>
   81d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81d80:	2b00      	cmp	r3, #0
   81d82:	f000 81f6 	beq.w	82172 <_vfiprintf_r+0x752>
   81d86:	2102      	movs	r1, #2
   81d88:	ab0e      	add	r3, sp, #56	; 0x38
   81d8a:	440a      	add	r2, r1
   81d8c:	2807      	cmp	r0, #7
   81d8e:	9211      	str	r2, [sp, #68]	; 0x44
   81d90:	9010      	str	r0, [sp, #64]	; 0x40
   81d92:	f8c9 1004 	str.w	r1, [r9, #4]
   81d96:	f8c9 3000 	str.w	r3, [r9]
   81d9a:	f340 81e6 	ble.w	8216a <_vfiprintf_r+0x74a>
   81d9e:	2a00      	cmp	r2, #0
   81da0:	f040 8395 	bne.w	824ce <_vfiprintf_r+0xaae>
   81da4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81da6:	2001      	movs	r0, #1
   81da8:	2b80      	cmp	r3, #128	; 0x80
   81daa:	4611      	mov	r1, r2
   81dac:	46d1      	mov	r9, sl
   81dae:	f040 81e4 	bne.w	8217a <_vfiprintf_r+0x75a>
   81db2:	9b08      	ldr	r3, [sp, #32]
   81db4:	9d01      	ldr	r5, [sp, #4]
   81db6:	1b5e      	subs	r6, r3, r5
   81db8:	2e00      	cmp	r6, #0
   81dba:	f340 81de 	ble.w	8217a <_vfiprintf_r+0x75a>
   81dbe:	2e10      	cmp	r6, #16
   81dc0:	f340 843c 	ble.w	8263c <_vfiprintf_r+0xc1c>
   81dc4:	46cc      	mov	ip, r9
   81dc6:	2710      	movs	r7, #16
   81dc8:	46a1      	mov	r9, r4
   81dca:	4d9a      	ldr	r5, [pc, #616]	; (82034 <_vfiprintf_r+0x614>)
   81dcc:	9c06      	ldr	r4, [sp, #24]
   81dce:	e007      	b.n	81de0 <_vfiprintf_r+0x3c0>
   81dd0:	f101 0e02 	add.w	lr, r1, #2
   81dd4:	4601      	mov	r1, r0
   81dd6:	f10c 0c08 	add.w	ip, ip, #8
   81dda:	3e10      	subs	r6, #16
   81ddc:	2e10      	cmp	r6, #16
   81dde:	dd11      	ble.n	81e04 <_vfiprintf_r+0x3e4>
   81de0:	1c48      	adds	r0, r1, #1
   81de2:	3210      	adds	r2, #16
   81de4:	2807      	cmp	r0, #7
   81de6:	9211      	str	r2, [sp, #68]	; 0x44
   81de8:	e88c 00a0 	stmia.w	ip, {r5, r7}
   81dec:	9010      	str	r0, [sp, #64]	; 0x40
   81dee:	ddef      	ble.n	81dd0 <_vfiprintf_r+0x3b0>
   81df0:	2a00      	cmp	r2, #0
   81df2:	f040 829b 	bne.w	8232c <_vfiprintf_r+0x90c>
   81df6:	3e10      	subs	r6, #16
   81df8:	2e10      	cmp	r6, #16
   81dfa:	f04f 0e01 	mov.w	lr, #1
   81dfe:	4611      	mov	r1, r2
   81e00:	46d4      	mov	ip, sl
   81e02:	dced      	bgt.n	81de0 <_vfiprintf_r+0x3c0>
   81e04:	464c      	mov	r4, r9
   81e06:	46e1      	mov	r9, ip
   81e08:	4432      	add	r2, r6
   81e0a:	f1be 0f07 	cmp.w	lr, #7
   81e0e:	9211      	str	r2, [sp, #68]	; 0x44
   81e10:	e889 0060 	stmia.w	r9, {r5, r6}
   81e14:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81e18:	f300 8366 	bgt.w	824e8 <_vfiprintf_r+0xac8>
   81e1c:	f109 0908 	add.w	r9, r9, #8
   81e20:	f10e 0001 	add.w	r0, lr, #1
   81e24:	4671      	mov	r1, lr
   81e26:	e1a8      	b.n	8217a <_vfiprintf_r+0x75a>
   81e28:	9508      	str	r5, [sp, #32]
   81e2a:	f013 0220 	ands.w	r2, r3, #32
   81e2e:	f040 8389 	bne.w	82544 <_vfiprintf_r+0xb24>
   81e32:	f013 0110 	ands.w	r1, r3, #16
   81e36:	f040 8319 	bne.w	8246c <_vfiprintf_r+0xa4c>
   81e3a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   81e3e:	f000 8315 	beq.w	8246c <_vfiprintf_r+0xa4c>
   81e42:	9807      	ldr	r0, [sp, #28]
   81e44:	460a      	mov	r2, r1
   81e46:	4601      	mov	r1, r0
   81e48:	3104      	adds	r1, #4
   81e4a:	8806      	ldrh	r6, [r0, #0]
   81e4c:	2700      	movs	r7, #0
   81e4e:	9107      	str	r1, [sp, #28]
   81e50:	e71f      	b.n	81c92 <_vfiprintf_r+0x272>
   81e52:	9508      	str	r5, [sp, #32]
   81e54:	f043 0310 	orr.w	r3, r3, #16
   81e58:	e7e7      	b.n	81e2a <_vfiprintf_r+0x40a>
   81e5a:	9508      	str	r5, [sp, #32]
   81e5c:	f043 0310 	orr.w	r3, r3, #16
   81e60:	e707      	b.n	81c72 <_vfiprintf_r+0x252>
   81e62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81e66:	f898 2000 	ldrb.w	r2, [r8]
   81e6a:	e64b      	b.n	81b04 <_vfiprintf_r+0xe4>
   81e6c:	2500      	movs	r5, #0
   81e6e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81e72:	f818 2b01 	ldrb.w	r2, [r8], #1
   81e76:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81e7a:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   81e7e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81e82:	2909      	cmp	r1, #9
   81e84:	d9f5      	bls.n	81e72 <_vfiprintf_r+0x452>
   81e86:	e63f      	b.n	81b08 <_vfiprintf_r+0xe8>
   81e88:	9508      	str	r5, [sp, #32]
   81e8a:	2800      	cmp	r0, #0
   81e8c:	f040 8402 	bne.w	82694 <_vfiprintf_r+0xc74>
   81e90:	f043 0310 	orr.w	r3, r3, #16
   81e94:	069e      	lsls	r6, r3, #26
   81e96:	f100 833d 	bmi.w	82514 <_vfiprintf_r+0xaf4>
   81e9a:	9907      	ldr	r1, [sp, #28]
   81e9c:	06dd      	lsls	r5, r3, #27
   81e9e:	460a      	mov	r2, r1
   81ea0:	f100 82f0 	bmi.w	82484 <_vfiprintf_r+0xa64>
   81ea4:	0658      	lsls	r0, r3, #25
   81ea6:	f140 82ed 	bpl.w	82484 <_vfiprintf_r+0xa64>
   81eaa:	f9b1 6000 	ldrsh.w	r6, [r1]
   81eae:	3204      	adds	r2, #4
   81eb0:	17f7      	asrs	r7, r6, #31
   81eb2:	4630      	mov	r0, r6
   81eb4:	4639      	mov	r1, r7
   81eb6:	9207      	str	r2, [sp, #28]
   81eb8:	2800      	cmp	r0, #0
   81eba:	f171 0200 	sbcs.w	r2, r1, #0
   81ebe:	f2c0 835a 	blt.w	82576 <_vfiprintf_r+0xb56>
   81ec2:	1c61      	adds	r1, r4, #1
   81ec4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81ec8:	f04f 0201 	mov.w	r2, #1
   81ecc:	f47f aee9 	bne.w	81ca2 <_vfiprintf_r+0x282>
   81ed0:	ea56 0107 	orrs.w	r1, r6, r7
   81ed4:	f000 824b 	beq.w	8236e <_vfiprintf_r+0x94e>
   81ed8:	9302      	str	r3, [sp, #8]
   81eda:	2a01      	cmp	r2, #1
   81edc:	f000 828a 	beq.w	823f4 <_vfiprintf_r+0x9d4>
   81ee0:	2a02      	cmp	r2, #2
   81ee2:	f040 825a 	bne.w	8239a <_vfiprintf_r+0x97a>
   81ee6:	46d3      	mov	fp, sl
   81ee8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   81eea:	0933      	lsrs	r3, r6, #4
   81eec:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81ef0:	0939      	lsrs	r1, r7, #4
   81ef2:	f006 020f 	and.w	r2, r6, #15
   81ef6:	460f      	mov	r7, r1
   81ef8:	461e      	mov	r6, r3
   81efa:	5c83      	ldrb	r3, [r0, r2]
   81efc:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   81f00:	ea56 0307 	orrs.w	r3, r6, r7
   81f04:	d1f1      	bne.n	81eea <_vfiprintf_r+0x4ca>
   81f06:	ebaa 030b 	sub.w	r3, sl, fp
   81f0a:	9305      	str	r3, [sp, #20]
   81f0c:	e6e0      	b.n	81cd0 <_vfiprintf_r+0x2b0>
   81f0e:	2800      	cmp	r0, #0
   81f10:	f040 83bd 	bne.w	8268e <_vfiprintf_r+0xc6e>
   81f14:	0699      	lsls	r1, r3, #26
   81f16:	f100 8359 	bmi.w	825cc <_vfiprintf_r+0xbac>
   81f1a:	06da      	lsls	r2, r3, #27
   81f1c:	f100 80e5 	bmi.w	820ea <_vfiprintf_r+0x6ca>
   81f20:	065b      	lsls	r3, r3, #25
   81f22:	f140 80e2 	bpl.w	820ea <_vfiprintf_r+0x6ca>
   81f26:	9a07      	ldr	r2, [sp, #28]
   81f28:	6813      	ldr	r3, [r2, #0]
   81f2a:	3204      	adds	r2, #4
   81f2c:	9207      	str	r2, [sp, #28]
   81f2e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   81f32:	801a      	strh	r2, [r3, #0]
   81f34:	e5b1      	b.n	81a9a <_vfiprintf_r+0x7a>
   81f36:	2278      	movs	r2, #120	; 0x78
   81f38:	2130      	movs	r1, #48	; 0x30
   81f3a:	9508      	str	r5, [sp, #32]
   81f3c:	9d07      	ldr	r5, [sp, #28]
   81f3e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81f42:	1d2a      	adds	r2, r5, #4
   81f44:	9207      	str	r2, [sp, #28]
   81f46:	4a3c      	ldr	r2, [pc, #240]	; (82038 <_vfiprintf_r+0x618>)
   81f48:	682e      	ldr	r6, [r5, #0]
   81f4a:	920b      	str	r2, [sp, #44]	; 0x2c
   81f4c:	f043 0302 	orr.w	r3, r3, #2
   81f50:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81f54:	2700      	movs	r7, #0
   81f56:	2202      	movs	r2, #2
   81f58:	e69b      	b.n	81c92 <_vfiprintf_r+0x272>
   81f5a:	9508      	str	r5, [sp, #32]
   81f5c:	2800      	cmp	r0, #0
   81f5e:	d099      	beq.n	81e94 <_vfiprintf_r+0x474>
   81f60:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f64:	e796      	b.n	81e94 <_vfiprintf_r+0x474>
   81f66:	f898 2000 	ldrb.w	r2, [r8]
   81f6a:	2e00      	cmp	r6, #0
   81f6c:	f47f adca 	bne.w	81b04 <_vfiprintf_r+0xe4>
   81f70:	2001      	movs	r0, #1
   81f72:	2620      	movs	r6, #32
   81f74:	e5c6      	b.n	81b04 <_vfiprintf_r+0xe4>
   81f76:	f043 0301 	orr.w	r3, r3, #1
   81f7a:	f898 2000 	ldrb.w	r2, [r8]
   81f7e:	e5c1      	b.n	81b04 <_vfiprintf_r+0xe4>
   81f80:	9508      	str	r5, [sp, #32]
   81f82:	2800      	cmp	r0, #0
   81f84:	f040 8380 	bne.w	82688 <_vfiprintf_r+0xc68>
   81f88:	492b      	ldr	r1, [pc, #172]	; (82038 <_vfiprintf_r+0x618>)
   81f8a:	910b      	str	r1, [sp, #44]	; 0x2c
   81f8c:	069f      	lsls	r7, r3, #26
   81f8e:	f100 82e5 	bmi.w	8255c <_vfiprintf_r+0xb3c>
   81f92:	9807      	ldr	r0, [sp, #28]
   81f94:	06de      	lsls	r6, r3, #27
   81f96:	4601      	mov	r1, r0
   81f98:	f100 826f 	bmi.w	8247a <_vfiprintf_r+0xa5a>
   81f9c:	065d      	lsls	r5, r3, #25
   81f9e:	f140 826c 	bpl.w	8247a <_vfiprintf_r+0xa5a>
   81fa2:	2700      	movs	r7, #0
   81fa4:	3104      	adds	r1, #4
   81fa6:	8806      	ldrh	r6, [r0, #0]
   81fa8:	9107      	str	r1, [sp, #28]
   81faa:	07d8      	lsls	r0, r3, #31
   81fac:	f140 8220 	bpl.w	823f0 <_vfiprintf_r+0x9d0>
   81fb0:	ea56 0107 	orrs.w	r1, r6, r7
   81fb4:	f000 821c 	beq.w	823f0 <_vfiprintf_r+0x9d0>
   81fb8:	2130      	movs	r1, #48	; 0x30
   81fba:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81fbe:	f043 0302 	orr.w	r3, r3, #2
   81fc2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81fc6:	2202      	movs	r2, #2
   81fc8:	e663      	b.n	81c92 <_vfiprintf_r+0x272>
   81fca:	9508      	str	r5, [sp, #32]
   81fcc:	2800      	cmp	r0, #0
   81fce:	f040 8355 	bne.w	8267c <_vfiprintf_r+0xc5c>
   81fd2:	491a      	ldr	r1, [pc, #104]	; (8203c <_vfiprintf_r+0x61c>)
   81fd4:	910b      	str	r1, [sp, #44]	; 0x2c
   81fd6:	e7d9      	b.n	81f8c <_vfiprintf_r+0x56c>
   81fd8:	2201      	movs	r2, #1
   81fda:	9807      	ldr	r0, [sp, #28]
   81fdc:	4611      	mov	r1, r2
   81fde:	9201      	str	r2, [sp, #4]
   81fe0:	6802      	ldr	r2, [r0, #0]
   81fe2:	f04f 0400 	mov.w	r4, #0
   81fe6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81fea:	4602      	mov	r2, r0
   81fec:	3204      	adds	r2, #4
   81fee:	9508      	str	r5, [sp, #32]
   81ff0:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   81ff4:	9105      	str	r1, [sp, #20]
   81ff6:	9207      	str	r2, [sp, #28]
   81ff8:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   81ffc:	9302      	str	r3, [sp, #8]
   81ffe:	2400      	movs	r4, #0
   82000:	e66e      	b.n	81ce0 <_vfiprintf_r+0x2c0>
   82002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82006:	f898 2000 	ldrb.w	r2, [r8]
   8200a:	e57b      	b.n	81b04 <_vfiprintf_r+0xe4>
   8200c:	f898 2000 	ldrb.w	r2, [r8]
   82010:	2a6c      	cmp	r2, #108	; 0x6c
   82012:	bf03      	ittte	eq
   82014:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   82018:	f043 0320 	orreq.w	r3, r3, #32
   8201c:	f108 0801 	addeq.w	r8, r8, #1
   82020:	f043 0310 	orrne.w	r3, r3, #16
   82024:	e56e      	b.n	81b04 <_vfiprintf_r+0xe4>
   82026:	f898 2000 	ldrb.w	r2, [r8]
   8202a:	2001      	movs	r0, #1
   8202c:	262b      	movs	r6, #43	; 0x2b
   8202e:	e569      	b.n	81b04 <_vfiprintf_r+0xe4>
   82030:	000844b0 	.word	0x000844b0
   82034:	000844c0 	.word	0x000844c0
   82038:	00084494 	.word	0x00084494
   8203c:	00084480 	.word	0x00084480
   82040:	f04f 0200 	mov.w	r2, #0
   82044:	9907      	ldr	r1, [sp, #28]
   82046:	9508      	str	r5, [sp, #32]
   82048:	f8d1 b000 	ldr.w	fp, [r1]
   8204c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82050:	1d0d      	adds	r5, r1, #4
   82052:	f1bb 0f00 	cmp.w	fp, #0
   82056:	f000 82e4 	beq.w	82622 <_vfiprintf_r+0xc02>
   8205a:	1c67      	adds	r7, r4, #1
   8205c:	f000 82c3 	beq.w	825e6 <_vfiprintf_r+0xbc6>
   82060:	4622      	mov	r2, r4
   82062:	2100      	movs	r1, #0
   82064:	4658      	mov	r0, fp
   82066:	9301      	str	r3, [sp, #4]
   82068:	f001 fbc6 	bl	837f8 <memchr>
   8206c:	9b01      	ldr	r3, [sp, #4]
   8206e:	2800      	cmp	r0, #0
   82070:	f000 82e8 	beq.w	82644 <_vfiprintf_r+0xc24>
   82074:	eba0 020b 	sub.w	r2, r0, fp
   82078:	9507      	str	r5, [sp, #28]
   8207a:	9205      	str	r2, [sp, #20]
   8207c:	9302      	str	r3, [sp, #8]
   8207e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82082:	2400      	movs	r4, #0
   82084:	e624      	b.n	81cd0 <_vfiprintf_r+0x2b0>
   82086:	f898 2000 	ldrb.w	r2, [r8]
   8208a:	f108 0701 	add.w	r7, r8, #1
   8208e:	2a2a      	cmp	r2, #42	; 0x2a
   82090:	f000 82e9 	beq.w	82666 <_vfiprintf_r+0xc46>
   82094:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   82098:	2909      	cmp	r1, #9
   8209a:	46b8      	mov	r8, r7
   8209c:	f04f 0400 	mov.w	r4, #0
   820a0:	f63f ad32 	bhi.w	81b08 <_vfiprintf_r+0xe8>
   820a4:	f818 2b01 	ldrb.w	r2, [r8], #1
   820a8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   820ac:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   820b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   820b4:	2909      	cmp	r1, #9
   820b6:	d9f5      	bls.n	820a4 <_vfiprintf_r+0x684>
   820b8:	e526      	b.n	81b08 <_vfiprintf_r+0xe8>
   820ba:	f043 0320 	orr.w	r3, r3, #32
   820be:	f898 2000 	ldrb.w	r2, [r8]
   820c2:	e51f      	b.n	81b04 <_vfiprintf_r+0xe4>
   820c4:	9508      	str	r5, [sp, #32]
   820c6:	2800      	cmp	r0, #0
   820c8:	f040 82db 	bne.w	82682 <_vfiprintf_r+0xc62>
   820cc:	2a00      	cmp	r2, #0
   820ce:	f000 80f1 	beq.w	822b4 <_vfiprintf_r+0x894>
   820d2:	2101      	movs	r1, #1
   820d4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   820d8:	f04f 0200 	mov.w	r2, #0
   820dc:	9101      	str	r1, [sp, #4]
   820de:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   820e2:	9105      	str	r1, [sp, #20]
   820e4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   820e8:	e788      	b.n	81ffc <_vfiprintf_r+0x5dc>
   820ea:	9a07      	ldr	r2, [sp, #28]
   820ec:	6813      	ldr	r3, [r2, #0]
   820ee:	3204      	adds	r2, #4
   820f0:	9207      	str	r2, [sp, #28]
   820f2:	9a03      	ldr	r2, [sp, #12]
   820f4:	601a      	str	r2, [r3, #0]
   820f6:	e4d0      	b.n	81a9a <_vfiprintf_r+0x7a>
   820f8:	aa0f      	add	r2, sp, #60	; 0x3c
   820fa:	9904      	ldr	r1, [sp, #16]
   820fc:	4620      	mov	r0, r4
   820fe:	f7ff fc4f 	bl	819a0 <__sprint_r.part.0>
   82102:	2800      	cmp	r0, #0
   82104:	f040 8143 	bne.w	8238e <_vfiprintf_r+0x96e>
   82108:	9910      	ldr	r1, [sp, #64]	; 0x40
   8210a:	46d6      	mov	lr, sl
   8210c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8210e:	f101 0c01 	add.w	ip, r1, #1
   82112:	e60a      	b.n	81d2a <_vfiprintf_r+0x30a>
   82114:	aa0f      	add	r2, sp, #60	; 0x3c
   82116:	9904      	ldr	r1, [sp, #16]
   82118:	9806      	ldr	r0, [sp, #24]
   8211a:	f7ff fc41 	bl	819a0 <__sprint_r.part.0>
   8211e:	2800      	cmp	r0, #0
   82120:	f040 8135 	bne.w	8238e <_vfiprintf_r+0x96e>
   82124:	46d1      	mov	r9, sl
   82126:	9910      	ldr	r1, [sp, #64]	; 0x40
   82128:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8212c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8212e:	1c48      	adds	r0, r1, #1
   82130:	2d00      	cmp	r5, #0
   82132:	f43f ae24 	beq.w	81d7e <_vfiprintf_r+0x35e>
   82136:	2101      	movs	r1, #1
   82138:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   8213c:	440a      	add	r2, r1
   8213e:	2807      	cmp	r0, #7
   82140:	9211      	str	r2, [sp, #68]	; 0x44
   82142:	9010      	str	r0, [sp, #64]	; 0x40
   82144:	f8c9 1004 	str.w	r1, [r9, #4]
   82148:	f8c9 5000 	str.w	r5, [r9]
   8214c:	f340 8109 	ble.w	82362 <_vfiprintf_r+0x942>
   82150:	2a00      	cmp	r2, #0
   82152:	f040 81af 	bne.w	824b4 <_vfiprintf_r+0xa94>
   82156:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82158:	2b00      	cmp	r3, #0
   8215a:	f43f ae23 	beq.w	81da4 <_vfiprintf_r+0x384>
   8215e:	2202      	movs	r2, #2
   82160:	4608      	mov	r0, r1
   82162:	46d1      	mov	r9, sl
   82164:	ab0e      	add	r3, sp, #56	; 0x38
   82166:	921d      	str	r2, [sp, #116]	; 0x74
   82168:	931c      	str	r3, [sp, #112]	; 0x70
   8216a:	4601      	mov	r1, r0
   8216c:	f109 0908 	add.w	r9, r9, #8
   82170:	3001      	adds	r0, #1
   82172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   82174:	2b80      	cmp	r3, #128	; 0x80
   82176:	f43f ae1c 	beq.w	81db2 <_vfiprintf_r+0x392>
   8217a:	9b05      	ldr	r3, [sp, #20]
   8217c:	1ae4      	subs	r4, r4, r3
   8217e:	2c00      	cmp	r4, #0
   82180:	dd2f      	ble.n	821e2 <_vfiprintf_r+0x7c2>
   82182:	2c10      	cmp	r4, #16
   82184:	f340 8220 	ble.w	825c8 <_vfiprintf_r+0xba8>
   82188:	46ce      	mov	lr, r9
   8218a:	2610      	movs	r6, #16
   8218c:	4db2      	ldr	r5, [pc, #712]	; (82458 <_vfiprintf_r+0xa38>)
   8218e:	9f06      	ldr	r7, [sp, #24]
   82190:	f8dd 9010 	ldr.w	r9, [sp, #16]
   82194:	e006      	b.n	821a4 <_vfiprintf_r+0x784>
   82196:	1c88      	adds	r0, r1, #2
   82198:	4619      	mov	r1, r3
   8219a:	f10e 0e08 	add.w	lr, lr, #8
   8219e:	3c10      	subs	r4, #16
   821a0:	2c10      	cmp	r4, #16
   821a2:	dd10      	ble.n	821c6 <_vfiprintf_r+0x7a6>
   821a4:	1c4b      	adds	r3, r1, #1
   821a6:	3210      	adds	r2, #16
   821a8:	2b07      	cmp	r3, #7
   821aa:	9211      	str	r2, [sp, #68]	; 0x44
   821ac:	e88e 0060 	stmia.w	lr, {r5, r6}
   821b0:	9310      	str	r3, [sp, #64]	; 0x40
   821b2:	ddf0      	ble.n	82196 <_vfiprintf_r+0x776>
   821b4:	2a00      	cmp	r2, #0
   821b6:	d165      	bne.n	82284 <_vfiprintf_r+0x864>
   821b8:	3c10      	subs	r4, #16
   821ba:	2c10      	cmp	r4, #16
   821bc:	f04f 0001 	mov.w	r0, #1
   821c0:	4611      	mov	r1, r2
   821c2:	46d6      	mov	lr, sl
   821c4:	dcee      	bgt.n	821a4 <_vfiprintf_r+0x784>
   821c6:	46f1      	mov	r9, lr
   821c8:	4422      	add	r2, r4
   821ca:	2807      	cmp	r0, #7
   821cc:	9211      	str	r2, [sp, #68]	; 0x44
   821ce:	f8c9 5000 	str.w	r5, [r9]
   821d2:	f8c9 4004 	str.w	r4, [r9, #4]
   821d6:	9010      	str	r0, [sp, #64]	; 0x40
   821d8:	f300 8085 	bgt.w	822e6 <_vfiprintf_r+0x8c6>
   821dc:	f109 0908 	add.w	r9, r9, #8
   821e0:	3001      	adds	r0, #1
   821e2:	9905      	ldr	r1, [sp, #20]
   821e4:	2807      	cmp	r0, #7
   821e6:	440a      	add	r2, r1
   821e8:	9211      	str	r2, [sp, #68]	; 0x44
   821ea:	f8c9 b000 	str.w	fp, [r9]
   821ee:	f8c9 1004 	str.w	r1, [r9, #4]
   821f2:	9010      	str	r0, [sp, #64]	; 0x40
   821f4:	f340 8082 	ble.w	822fc <_vfiprintf_r+0x8dc>
   821f8:	2a00      	cmp	r2, #0
   821fa:	f040 8118 	bne.w	8242e <_vfiprintf_r+0xa0e>
   821fe:	9b02      	ldr	r3, [sp, #8]
   82200:	9210      	str	r2, [sp, #64]	; 0x40
   82202:	0758      	lsls	r0, r3, #29
   82204:	d535      	bpl.n	82272 <_vfiprintf_r+0x852>
   82206:	9b08      	ldr	r3, [sp, #32]
   82208:	9901      	ldr	r1, [sp, #4]
   8220a:	1a5c      	subs	r4, r3, r1
   8220c:	2c00      	cmp	r4, #0
   8220e:	f340 80e7 	ble.w	823e0 <_vfiprintf_r+0x9c0>
   82212:	46d1      	mov	r9, sl
   82214:	2c10      	cmp	r4, #16
   82216:	f340 820d 	ble.w	82634 <_vfiprintf_r+0xc14>
   8221a:	2510      	movs	r5, #16
   8221c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8221e:	4e8f      	ldr	r6, [pc, #572]	; (8245c <_vfiprintf_r+0xa3c>)
   82220:	9f06      	ldr	r7, [sp, #24]
   82222:	f8dd b010 	ldr.w	fp, [sp, #16]
   82226:	e006      	b.n	82236 <_vfiprintf_r+0x816>
   82228:	1c88      	adds	r0, r1, #2
   8222a:	4619      	mov	r1, r3
   8222c:	f109 0908 	add.w	r9, r9, #8
   82230:	3c10      	subs	r4, #16
   82232:	2c10      	cmp	r4, #16
   82234:	dd11      	ble.n	8225a <_vfiprintf_r+0x83a>
   82236:	1c4b      	adds	r3, r1, #1
   82238:	3210      	adds	r2, #16
   8223a:	2b07      	cmp	r3, #7
   8223c:	9211      	str	r2, [sp, #68]	; 0x44
   8223e:	f8c9 6000 	str.w	r6, [r9]
   82242:	f8c9 5004 	str.w	r5, [r9, #4]
   82246:	9310      	str	r3, [sp, #64]	; 0x40
   82248:	ddee      	ble.n	82228 <_vfiprintf_r+0x808>
   8224a:	bb42      	cbnz	r2, 8229e <_vfiprintf_r+0x87e>
   8224c:	3c10      	subs	r4, #16
   8224e:	2c10      	cmp	r4, #16
   82250:	f04f 0001 	mov.w	r0, #1
   82254:	4611      	mov	r1, r2
   82256:	46d1      	mov	r9, sl
   82258:	dced      	bgt.n	82236 <_vfiprintf_r+0x816>
   8225a:	4422      	add	r2, r4
   8225c:	2807      	cmp	r0, #7
   8225e:	9211      	str	r2, [sp, #68]	; 0x44
   82260:	f8c9 6000 	str.w	r6, [r9]
   82264:	f8c9 4004 	str.w	r4, [r9, #4]
   82268:	9010      	str	r0, [sp, #64]	; 0x40
   8226a:	dd51      	ble.n	82310 <_vfiprintf_r+0x8f0>
   8226c:	2a00      	cmp	r2, #0
   8226e:	f040 819a 	bne.w	825a6 <_vfiprintf_r+0xb86>
   82272:	9b03      	ldr	r3, [sp, #12]
   82274:	9a08      	ldr	r2, [sp, #32]
   82276:	9901      	ldr	r1, [sp, #4]
   82278:	428a      	cmp	r2, r1
   8227a:	bfac      	ite	ge
   8227c:	189b      	addge	r3, r3, r2
   8227e:	185b      	addlt	r3, r3, r1
   82280:	9303      	str	r3, [sp, #12]
   82282:	e04e      	b.n	82322 <_vfiprintf_r+0x902>
   82284:	aa0f      	add	r2, sp, #60	; 0x3c
   82286:	4649      	mov	r1, r9
   82288:	4638      	mov	r0, r7
   8228a:	f7ff fb89 	bl	819a0 <__sprint_r.part.0>
   8228e:	2800      	cmp	r0, #0
   82290:	f040 813e 	bne.w	82510 <_vfiprintf_r+0xaf0>
   82294:	9910      	ldr	r1, [sp, #64]	; 0x40
   82296:	46d6      	mov	lr, sl
   82298:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8229a:	1c48      	adds	r0, r1, #1
   8229c:	e77f      	b.n	8219e <_vfiprintf_r+0x77e>
   8229e:	aa0f      	add	r2, sp, #60	; 0x3c
   822a0:	4659      	mov	r1, fp
   822a2:	4638      	mov	r0, r7
   822a4:	f7ff fb7c 	bl	819a0 <__sprint_r.part.0>
   822a8:	b960      	cbnz	r0, 822c4 <_vfiprintf_r+0x8a4>
   822aa:	9910      	ldr	r1, [sp, #64]	; 0x40
   822ac:	46d1      	mov	r9, sl
   822ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
   822b0:	1c48      	adds	r0, r1, #1
   822b2:	e7bd      	b.n	82230 <_vfiprintf_r+0x810>
   822b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   822b6:	f8dd b010 	ldr.w	fp, [sp, #16]
   822ba:	2b00      	cmp	r3, #0
   822bc:	f040 81ca 	bne.w	82654 <_vfiprintf_r+0xc34>
   822c0:	2300      	movs	r3, #0
   822c2:	9310      	str	r3, [sp, #64]	; 0x40
   822c4:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   822c8:	f013 0f01 	tst.w	r3, #1
   822cc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   822d0:	d102      	bne.n	822d8 <_vfiprintf_r+0x8b8>
   822d2:	059a      	lsls	r2, r3, #22
   822d4:	f140 80dd 	bpl.w	82492 <_vfiprintf_r+0xa72>
   822d8:	065b      	lsls	r3, r3, #25
   822da:	f53f acad 	bmi.w	81c38 <_vfiprintf_r+0x218>
   822de:	9803      	ldr	r0, [sp, #12]
   822e0:	b02d      	add	sp, #180	; 0xb4
   822e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822e6:	2a00      	cmp	r2, #0
   822e8:	f040 8105 	bne.w	824f6 <_vfiprintf_r+0xad6>
   822ec:	2301      	movs	r3, #1
   822ee:	46d1      	mov	r9, sl
   822f0:	9a05      	ldr	r2, [sp, #20]
   822f2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   822f6:	921d      	str	r2, [sp, #116]	; 0x74
   822f8:	9211      	str	r2, [sp, #68]	; 0x44
   822fa:	9310      	str	r3, [sp, #64]	; 0x40
   822fc:	f109 0908 	add.w	r9, r9, #8
   82300:	9b02      	ldr	r3, [sp, #8]
   82302:	0759      	lsls	r1, r3, #29
   82304:	d504      	bpl.n	82310 <_vfiprintf_r+0x8f0>
   82306:	9b08      	ldr	r3, [sp, #32]
   82308:	9901      	ldr	r1, [sp, #4]
   8230a:	1a5c      	subs	r4, r3, r1
   8230c:	2c00      	cmp	r4, #0
   8230e:	dc81      	bgt.n	82214 <_vfiprintf_r+0x7f4>
   82310:	9b03      	ldr	r3, [sp, #12]
   82312:	9908      	ldr	r1, [sp, #32]
   82314:	9801      	ldr	r0, [sp, #4]
   82316:	4281      	cmp	r1, r0
   82318:	bfac      	ite	ge
   8231a:	185b      	addge	r3, r3, r1
   8231c:	181b      	addlt	r3, r3, r0
   8231e:	9303      	str	r3, [sp, #12]
   82320:	bb72      	cbnz	r2, 82380 <_vfiprintf_r+0x960>
   82322:	2300      	movs	r3, #0
   82324:	46d1      	mov	r9, sl
   82326:	9310      	str	r3, [sp, #64]	; 0x40
   82328:	f7ff bbb7 	b.w	81a9a <_vfiprintf_r+0x7a>
   8232c:	aa0f      	add	r2, sp, #60	; 0x3c
   8232e:	9904      	ldr	r1, [sp, #16]
   82330:	4620      	mov	r0, r4
   82332:	f7ff fb35 	bl	819a0 <__sprint_r.part.0>
   82336:	bb50      	cbnz	r0, 8238e <_vfiprintf_r+0x96e>
   82338:	9910      	ldr	r1, [sp, #64]	; 0x40
   8233a:	46d4      	mov	ip, sl
   8233c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8233e:	f101 0e01 	add.w	lr, r1, #1
   82342:	e54a      	b.n	81dda <_vfiprintf_r+0x3ba>
   82344:	2a00      	cmp	r2, #0
   82346:	f47f aee5 	bne.w	82114 <_vfiprintf_r+0x6f4>
   8234a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   8234e:	2900      	cmp	r1, #0
   82350:	f000 811a 	beq.w	82588 <_vfiprintf_r+0xb68>
   82354:	2201      	movs	r2, #1
   82356:	46d1      	mov	r9, sl
   82358:	4610      	mov	r0, r2
   8235a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   8235e:	921d      	str	r2, [sp, #116]	; 0x74
   82360:	911c      	str	r1, [sp, #112]	; 0x70
   82362:	4601      	mov	r1, r0
   82364:	f109 0908 	add.w	r9, r9, #8
   82368:	3001      	adds	r0, #1
   8236a:	e508      	b.n	81d7e <_vfiprintf_r+0x35e>
   8236c:	9b02      	ldr	r3, [sp, #8]
   8236e:	2a01      	cmp	r2, #1
   82370:	f000 8097 	beq.w	824a2 <_vfiprintf_r+0xa82>
   82374:	2a02      	cmp	r2, #2
   82376:	d10d      	bne.n	82394 <_vfiprintf_r+0x974>
   82378:	9302      	str	r3, [sp, #8]
   8237a:	2600      	movs	r6, #0
   8237c:	2700      	movs	r7, #0
   8237e:	e5b2      	b.n	81ee6 <_vfiprintf_r+0x4c6>
   82380:	aa0f      	add	r2, sp, #60	; 0x3c
   82382:	9904      	ldr	r1, [sp, #16]
   82384:	9806      	ldr	r0, [sp, #24]
   82386:	f7ff fb0b 	bl	819a0 <__sprint_r.part.0>
   8238a:	2800      	cmp	r0, #0
   8238c:	d0c9      	beq.n	82322 <_vfiprintf_r+0x902>
   8238e:	f8dd b010 	ldr.w	fp, [sp, #16]
   82392:	e797      	b.n	822c4 <_vfiprintf_r+0x8a4>
   82394:	2600      	movs	r6, #0
   82396:	2700      	movs	r7, #0
   82398:	9302      	str	r3, [sp, #8]
   8239a:	4651      	mov	r1, sl
   8239c:	e000      	b.n	823a0 <_vfiprintf_r+0x980>
   8239e:	4659      	mov	r1, fp
   823a0:	08f2      	lsrs	r2, r6, #3
   823a2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   823a6:	08f8      	lsrs	r0, r7, #3
   823a8:	f006 0307 	and.w	r3, r6, #7
   823ac:	4607      	mov	r7, r0
   823ae:	4616      	mov	r6, r2
   823b0:	3330      	adds	r3, #48	; 0x30
   823b2:	ea56 0207 	orrs.w	r2, r6, r7
   823b6:	f801 3c01 	strb.w	r3, [r1, #-1]
   823ba:	f101 3bff 	add.w	fp, r1, #4294967295
   823be:	d1ee      	bne.n	8239e <_vfiprintf_r+0x97e>
   823c0:	9a02      	ldr	r2, [sp, #8]
   823c2:	07d6      	lsls	r6, r2, #31
   823c4:	f57f ad9f 	bpl.w	81f06 <_vfiprintf_r+0x4e6>
   823c8:	2b30      	cmp	r3, #48	; 0x30
   823ca:	f43f ad9c 	beq.w	81f06 <_vfiprintf_r+0x4e6>
   823ce:	2330      	movs	r3, #48	; 0x30
   823d0:	3902      	subs	r1, #2
   823d2:	f80b 3c01 	strb.w	r3, [fp, #-1]
   823d6:	ebaa 0301 	sub.w	r3, sl, r1
   823da:	9305      	str	r3, [sp, #20]
   823dc:	468b      	mov	fp, r1
   823de:	e477      	b.n	81cd0 <_vfiprintf_r+0x2b0>
   823e0:	9b03      	ldr	r3, [sp, #12]
   823e2:	9a08      	ldr	r2, [sp, #32]
   823e4:	428a      	cmp	r2, r1
   823e6:	bfac      	ite	ge
   823e8:	189b      	addge	r3, r3, r2
   823ea:	185b      	addlt	r3, r3, r1
   823ec:	9303      	str	r3, [sp, #12]
   823ee:	e798      	b.n	82322 <_vfiprintf_r+0x902>
   823f0:	2202      	movs	r2, #2
   823f2:	e44e      	b.n	81c92 <_vfiprintf_r+0x272>
   823f4:	2f00      	cmp	r7, #0
   823f6:	bf08      	it	eq
   823f8:	2e0a      	cmpeq	r6, #10
   823fa:	d351      	bcc.n	824a0 <_vfiprintf_r+0xa80>
   823fc:	46d3      	mov	fp, sl
   823fe:	4630      	mov	r0, r6
   82400:	4639      	mov	r1, r7
   82402:	220a      	movs	r2, #10
   82404:	2300      	movs	r3, #0
   82406:	f001 fe85 	bl	84114 <__aeabi_uldivmod>
   8240a:	3230      	adds	r2, #48	; 0x30
   8240c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82410:	4630      	mov	r0, r6
   82412:	4639      	mov	r1, r7
   82414:	2300      	movs	r3, #0
   82416:	220a      	movs	r2, #10
   82418:	f001 fe7c 	bl	84114 <__aeabi_uldivmod>
   8241c:	4606      	mov	r6, r0
   8241e:	460f      	mov	r7, r1
   82420:	ea56 0307 	orrs.w	r3, r6, r7
   82424:	d1eb      	bne.n	823fe <_vfiprintf_r+0x9de>
   82426:	e56e      	b.n	81f06 <_vfiprintf_r+0x4e6>
   82428:	9405      	str	r4, [sp, #20]
   8242a:	46d3      	mov	fp, sl
   8242c:	e450      	b.n	81cd0 <_vfiprintf_r+0x2b0>
   8242e:	aa0f      	add	r2, sp, #60	; 0x3c
   82430:	9904      	ldr	r1, [sp, #16]
   82432:	9806      	ldr	r0, [sp, #24]
   82434:	f7ff fab4 	bl	819a0 <__sprint_r.part.0>
   82438:	2800      	cmp	r0, #0
   8243a:	d1a8      	bne.n	8238e <_vfiprintf_r+0x96e>
   8243c:	46d1      	mov	r9, sl
   8243e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82440:	e75e      	b.n	82300 <_vfiprintf_r+0x8e0>
   82442:	aa0f      	add	r2, sp, #60	; 0x3c
   82444:	9904      	ldr	r1, [sp, #16]
   82446:	9806      	ldr	r0, [sp, #24]
   82448:	f7ff faaa 	bl	819a0 <__sprint_r.part.0>
   8244c:	2800      	cmp	r0, #0
   8244e:	d19e      	bne.n	8238e <_vfiprintf_r+0x96e>
   82450:	46d1      	mov	r9, sl
   82452:	f7ff bbbb 	b.w	81bcc <_vfiprintf_r+0x1ac>
   82456:	bf00      	nop
   82458:	000844c0 	.word	0x000844c0
   8245c:	000844b0 	.word	0x000844b0
   82460:	3104      	adds	r1, #4
   82462:	6816      	ldr	r6, [r2, #0]
   82464:	2700      	movs	r7, #0
   82466:	2201      	movs	r2, #1
   82468:	9107      	str	r1, [sp, #28]
   8246a:	e412      	b.n	81c92 <_vfiprintf_r+0x272>
   8246c:	9807      	ldr	r0, [sp, #28]
   8246e:	2700      	movs	r7, #0
   82470:	4601      	mov	r1, r0
   82472:	3104      	adds	r1, #4
   82474:	6806      	ldr	r6, [r0, #0]
   82476:	9107      	str	r1, [sp, #28]
   82478:	e40b      	b.n	81c92 <_vfiprintf_r+0x272>
   8247a:	680e      	ldr	r6, [r1, #0]
   8247c:	3104      	adds	r1, #4
   8247e:	9107      	str	r1, [sp, #28]
   82480:	2700      	movs	r7, #0
   82482:	e592      	b.n	81faa <_vfiprintf_r+0x58a>
   82484:	6816      	ldr	r6, [r2, #0]
   82486:	3204      	adds	r2, #4
   82488:	17f7      	asrs	r7, r6, #31
   8248a:	9207      	str	r2, [sp, #28]
   8248c:	4630      	mov	r0, r6
   8248e:	4639      	mov	r1, r7
   82490:	e512      	b.n	81eb8 <_vfiprintf_r+0x498>
   82492:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82496:	f000 fe75 	bl	83184 <__retarget_lock_release_recursive>
   8249a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   8249e:	e71b      	b.n	822d8 <_vfiprintf_r+0x8b8>
   824a0:	9b02      	ldr	r3, [sp, #8]
   824a2:	9302      	str	r3, [sp, #8]
   824a4:	2301      	movs	r3, #1
   824a6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   824aa:	3630      	adds	r6, #48	; 0x30
   824ac:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   824b0:	9305      	str	r3, [sp, #20]
   824b2:	e40d      	b.n	81cd0 <_vfiprintf_r+0x2b0>
   824b4:	aa0f      	add	r2, sp, #60	; 0x3c
   824b6:	9904      	ldr	r1, [sp, #16]
   824b8:	9806      	ldr	r0, [sp, #24]
   824ba:	f7ff fa71 	bl	819a0 <__sprint_r.part.0>
   824be:	2800      	cmp	r0, #0
   824c0:	f47f af65 	bne.w	8238e <_vfiprintf_r+0x96e>
   824c4:	9910      	ldr	r1, [sp, #64]	; 0x40
   824c6:	46d1      	mov	r9, sl
   824c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824ca:	1c48      	adds	r0, r1, #1
   824cc:	e457      	b.n	81d7e <_vfiprintf_r+0x35e>
   824ce:	aa0f      	add	r2, sp, #60	; 0x3c
   824d0:	9904      	ldr	r1, [sp, #16]
   824d2:	9806      	ldr	r0, [sp, #24]
   824d4:	f7ff fa64 	bl	819a0 <__sprint_r.part.0>
   824d8:	2800      	cmp	r0, #0
   824da:	f47f af58 	bne.w	8238e <_vfiprintf_r+0x96e>
   824de:	9910      	ldr	r1, [sp, #64]	; 0x40
   824e0:	46d1      	mov	r9, sl
   824e2:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824e4:	1c48      	adds	r0, r1, #1
   824e6:	e644      	b.n	82172 <_vfiprintf_r+0x752>
   824e8:	2a00      	cmp	r2, #0
   824ea:	f040 8087 	bne.w	825fc <_vfiprintf_r+0xbdc>
   824ee:	2001      	movs	r0, #1
   824f0:	4611      	mov	r1, r2
   824f2:	46d1      	mov	r9, sl
   824f4:	e641      	b.n	8217a <_vfiprintf_r+0x75a>
   824f6:	aa0f      	add	r2, sp, #60	; 0x3c
   824f8:	9904      	ldr	r1, [sp, #16]
   824fa:	9806      	ldr	r0, [sp, #24]
   824fc:	f7ff fa50 	bl	819a0 <__sprint_r.part.0>
   82500:	2800      	cmp	r0, #0
   82502:	f47f af44 	bne.w	8238e <_vfiprintf_r+0x96e>
   82506:	9810      	ldr	r0, [sp, #64]	; 0x40
   82508:	46d1      	mov	r9, sl
   8250a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8250c:	3001      	adds	r0, #1
   8250e:	e668      	b.n	821e2 <_vfiprintf_r+0x7c2>
   82510:	46cb      	mov	fp, r9
   82512:	e6d7      	b.n	822c4 <_vfiprintf_r+0x8a4>
   82514:	9d07      	ldr	r5, [sp, #28]
   82516:	3507      	adds	r5, #7
   82518:	f025 0507 	bic.w	r5, r5, #7
   8251c:	f105 0208 	add.w	r2, r5, #8
   82520:	e9d5 0100 	ldrd	r0, r1, [r5]
   82524:	9207      	str	r2, [sp, #28]
   82526:	4606      	mov	r6, r0
   82528:	460f      	mov	r7, r1
   8252a:	e4c5      	b.n	81eb8 <_vfiprintf_r+0x498>
   8252c:	9d07      	ldr	r5, [sp, #28]
   8252e:	3507      	adds	r5, #7
   82530:	f025 0207 	bic.w	r2, r5, #7
   82534:	f102 0108 	add.w	r1, r2, #8
   82538:	e9d2 6700 	ldrd	r6, r7, [r2]
   8253c:	9107      	str	r1, [sp, #28]
   8253e:	2201      	movs	r2, #1
   82540:	f7ff bba7 	b.w	81c92 <_vfiprintf_r+0x272>
   82544:	9d07      	ldr	r5, [sp, #28]
   82546:	3507      	adds	r5, #7
   82548:	f025 0207 	bic.w	r2, r5, #7
   8254c:	f102 0108 	add.w	r1, r2, #8
   82550:	e9d2 6700 	ldrd	r6, r7, [r2]
   82554:	9107      	str	r1, [sp, #28]
   82556:	2200      	movs	r2, #0
   82558:	f7ff bb9b 	b.w	81c92 <_vfiprintf_r+0x272>
   8255c:	9d07      	ldr	r5, [sp, #28]
   8255e:	3507      	adds	r5, #7
   82560:	f025 0107 	bic.w	r1, r5, #7
   82564:	f101 0008 	add.w	r0, r1, #8
   82568:	9007      	str	r0, [sp, #28]
   8256a:	e9d1 6700 	ldrd	r6, r7, [r1]
   8256e:	e51c      	b.n	81faa <_vfiprintf_r+0x58a>
   82570:	46d3      	mov	fp, sl
   82572:	f7ff bbad 	b.w	81cd0 <_vfiprintf_r+0x2b0>
   82576:	252d      	movs	r5, #45	; 0x2d
   82578:	4276      	negs	r6, r6
   8257a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   8257e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   82582:	2201      	movs	r2, #1
   82584:	f7ff bb8a 	b.w	81c9c <_vfiprintf_r+0x27c>
   82588:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8258a:	b9b3      	cbnz	r3, 825ba <_vfiprintf_r+0xb9a>
   8258c:	4611      	mov	r1, r2
   8258e:	2001      	movs	r0, #1
   82590:	46d1      	mov	r9, sl
   82592:	e5f2      	b.n	8217a <_vfiprintf_r+0x75a>
   82594:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   82598:	f000 fdf4 	bl	83184 <__retarget_lock_release_recursive>
   8259c:	f04f 33ff 	mov.w	r3, #4294967295
   825a0:	9303      	str	r3, [sp, #12]
   825a2:	f7ff bb4c 	b.w	81c3e <_vfiprintf_r+0x21e>
   825a6:	aa0f      	add	r2, sp, #60	; 0x3c
   825a8:	9904      	ldr	r1, [sp, #16]
   825aa:	9806      	ldr	r0, [sp, #24]
   825ac:	f7ff f9f8 	bl	819a0 <__sprint_r.part.0>
   825b0:	2800      	cmp	r0, #0
   825b2:	f47f aeec 	bne.w	8238e <_vfiprintf_r+0x96e>
   825b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   825b8:	e6aa      	b.n	82310 <_vfiprintf_r+0x8f0>
   825ba:	2202      	movs	r2, #2
   825bc:	ab0e      	add	r3, sp, #56	; 0x38
   825be:	921d      	str	r2, [sp, #116]	; 0x74
   825c0:	931c      	str	r3, [sp, #112]	; 0x70
   825c2:	2001      	movs	r0, #1
   825c4:	46d1      	mov	r9, sl
   825c6:	e5d0      	b.n	8216a <_vfiprintf_r+0x74a>
   825c8:	4d34      	ldr	r5, [pc, #208]	; (8269c <_vfiprintf_r+0xc7c>)
   825ca:	e5fd      	b.n	821c8 <_vfiprintf_r+0x7a8>
   825cc:	9a07      	ldr	r2, [sp, #28]
   825ce:	4613      	mov	r3, r2
   825d0:	3304      	adds	r3, #4
   825d2:	9307      	str	r3, [sp, #28]
   825d4:	9b03      	ldr	r3, [sp, #12]
   825d6:	6811      	ldr	r1, [r2, #0]
   825d8:	17dd      	asrs	r5, r3, #31
   825da:	461a      	mov	r2, r3
   825dc:	462b      	mov	r3, r5
   825de:	e9c1 2300 	strd	r2, r3, [r1]
   825e2:	f7ff ba5a 	b.w	81a9a <_vfiprintf_r+0x7a>
   825e6:	4658      	mov	r0, fp
   825e8:	9507      	str	r5, [sp, #28]
   825ea:	9302      	str	r3, [sp, #8]
   825ec:	f7ff f9aa 	bl	81944 <strlen>
   825f0:	2400      	movs	r4, #0
   825f2:	9005      	str	r0, [sp, #20]
   825f4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   825f8:	f7ff bb6a 	b.w	81cd0 <_vfiprintf_r+0x2b0>
   825fc:	aa0f      	add	r2, sp, #60	; 0x3c
   825fe:	9904      	ldr	r1, [sp, #16]
   82600:	9806      	ldr	r0, [sp, #24]
   82602:	f7ff f9cd 	bl	819a0 <__sprint_r.part.0>
   82606:	2800      	cmp	r0, #0
   82608:	f47f aec1 	bne.w	8238e <_vfiprintf_r+0x96e>
   8260c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8260e:	46d1      	mov	r9, sl
   82610:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82612:	1c48      	adds	r0, r1, #1
   82614:	e5b1      	b.n	8217a <_vfiprintf_r+0x75a>
   82616:	9910      	ldr	r1, [sp, #64]	; 0x40
   82618:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8261a:	3101      	adds	r1, #1
   8261c:	4e20      	ldr	r6, [pc, #128]	; (826a0 <_vfiprintf_r+0xc80>)
   8261e:	f7ff bb9c 	b.w	81d5a <_vfiprintf_r+0x33a>
   82622:	2c06      	cmp	r4, #6
   82624:	bf28      	it	cs
   82626:	2406      	movcs	r4, #6
   82628:	9507      	str	r5, [sp, #28]
   8262a:	9405      	str	r4, [sp, #20]
   8262c:	9401      	str	r4, [sp, #4]
   8262e:	f8df b074 	ldr.w	fp, [pc, #116]	; 826a4 <_vfiprintf_r+0xc84>
   82632:	e4e3      	b.n	81ffc <_vfiprintf_r+0x5dc>
   82634:	9810      	ldr	r0, [sp, #64]	; 0x40
   82636:	4e1a      	ldr	r6, [pc, #104]	; (826a0 <_vfiprintf_r+0xc80>)
   82638:	3001      	adds	r0, #1
   8263a:	e60e      	b.n	8225a <_vfiprintf_r+0x83a>
   8263c:	4686      	mov	lr, r0
   8263e:	4d17      	ldr	r5, [pc, #92]	; (8269c <_vfiprintf_r+0xc7c>)
   82640:	f7ff bbe2 	b.w	81e08 <_vfiprintf_r+0x3e8>
   82644:	9405      	str	r4, [sp, #20]
   82646:	9507      	str	r5, [sp, #28]
   82648:	9302      	str	r3, [sp, #8]
   8264a:	4604      	mov	r4, r0
   8264c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82650:	f7ff bb3e 	b.w	81cd0 <_vfiprintf_r+0x2b0>
   82654:	9806      	ldr	r0, [sp, #24]
   82656:	aa0f      	add	r2, sp, #60	; 0x3c
   82658:	4659      	mov	r1, fp
   8265a:	f7ff f9a1 	bl	819a0 <__sprint_r.part.0>
   8265e:	2800      	cmp	r0, #0
   82660:	f43f ae2e 	beq.w	822c0 <_vfiprintf_r+0x8a0>
   82664:	e62e      	b.n	822c4 <_vfiprintf_r+0x8a4>
   82666:	9907      	ldr	r1, [sp, #28]
   82668:	f898 2001 	ldrb.w	r2, [r8, #1]
   8266c:	680c      	ldr	r4, [r1, #0]
   8266e:	3104      	adds	r1, #4
   82670:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   82674:	46b8      	mov	r8, r7
   82676:	9107      	str	r1, [sp, #28]
   82678:	f7ff ba44 	b.w	81b04 <_vfiprintf_r+0xe4>
   8267c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82680:	e4a7      	b.n	81fd2 <_vfiprintf_r+0x5b2>
   82682:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82686:	e521      	b.n	820cc <_vfiprintf_r+0x6ac>
   82688:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   8268c:	e47c      	b.n	81f88 <_vfiprintf_r+0x568>
   8268e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82692:	e43f      	b.n	81f14 <_vfiprintf_r+0x4f4>
   82694:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   82698:	f7ff bbfa 	b.w	81e90 <_vfiprintf_r+0x470>
   8269c:	000844c0 	.word	0x000844c0
   826a0:	000844b0 	.word	0x000844b0
   826a4:	000844a8 	.word	0x000844a8

000826a8 <__sbprintf>:
   826a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   826ac:	460c      	mov	r4, r1
   826ae:	f04f 0e00 	mov.w	lr, #0
   826b2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   826b6:	4606      	mov	r6, r0
   826b8:	4617      	mov	r7, r2
   826ba:	4698      	mov	r8, r3
   826bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   826be:	89e3      	ldrh	r3, [r4, #14]
   826c0:	8989      	ldrh	r1, [r1, #12]
   826c2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   826c6:	f021 0102 	bic.w	r1, r1, #2
   826ca:	9219      	str	r2, [sp, #100]	; 0x64
   826cc:	f8ad 300e 	strh.w	r3, [sp, #14]
   826d0:	69e2      	ldr	r2, [r4, #28]
   826d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   826d4:	f8ad 100c 	strh.w	r1, [sp, #12]
   826d8:	a816      	add	r0, sp, #88	; 0x58
   826da:	a91a      	add	r1, sp, #104	; 0x68
   826dc:	f8cd e018 	str.w	lr, [sp, #24]
   826e0:	9207      	str	r2, [sp, #28]
   826e2:	9309      	str	r3, [sp, #36]	; 0x24
   826e4:	9100      	str	r1, [sp, #0]
   826e6:	9104      	str	r1, [sp, #16]
   826e8:	9502      	str	r5, [sp, #8]
   826ea:	9505      	str	r5, [sp, #20]
   826ec:	f000 fd44 	bl	83178 <__retarget_lock_init_recursive>
   826f0:	4643      	mov	r3, r8
   826f2:	463a      	mov	r2, r7
   826f4:	4669      	mov	r1, sp
   826f6:	4630      	mov	r0, r6
   826f8:	f7ff f992 	bl	81a20 <_vfiprintf_r>
   826fc:	1e05      	subs	r5, r0, #0
   826fe:	db07      	blt.n	82710 <__sbprintf+0x68>
   82700:	4630      	mov	r0, r6
   82702:	4669      	mov	r1, sp
   82704:	f000 f924 	bl	82950 <_fflush_r>
   82708:	2800      	cmp	r0, #0
   8270a:	bf18      	it	ne
   8270c:	f04f 35ff 	movne.w	r5, #4294967295
   82710:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82714:	065b      	lsls	r3, r3, #25
   82716:	d503      	bpl.n	82720 <__sbprintf+0x78>
   82718:	89a3      	ldrh	r3, [r4, #12]
   8271a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8271e:	81a3      	strh	r3, [r4, #12]
   82720:	9816      	ldr	r0, [sp, #88]	; 0x58
   82722:	f000 fd2b 	bl	8317c <__retarget_lock_close_recursive>
   82726:	4628      	mov	r0, r5
   82728:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   8272c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082730 <__swsetup_r>:
   82730:	b538      	push	{r3, r4, r5, lr}
   82732:	4b30      	ldr	r3, [pc, #192]	; (827f4 <__swsetup_r+0xc4>)
   82734:	4605      	mov	r5, r0
   82736:	6818      	ldr	r0, [r3, #0]
   82738:	460c      	mov	r4, r1
   8273a:	b110      	cbz	r0, 82742 <__swsetup_r+0x12>
   8273c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8273e:	2b00      	cmp	r3, #0
   82740:	d038      	beq.n	827b4 <__swsetup_r+0x84>
   82742:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82746:	b293      	uxth	r3, r2
   82748:	0718      	lsls	r0, r3, #28
   8274a:	d50c      	bpl.n	82766 <__swsetup_r+0x36>
   8274c:	6920      	ldr	r0, [r4, #16]
   8274e:	b1a8      	cbz	r0, 8277c <__swsetup_r+0x4c>
   82750:	f013 0201 	ands.w	r2, r3, #1
   82754:	d01e      	beq.n	82794 <__swsetup_r+0x64>
   82756:	2200      	movs	r2, #0
   82758:	6963      	ldr	r3, [r4, #20]
   8275a:	60a2      	str	r2, [r4, #8]
   8275c:	425b      	negs	r3, r3
   8275e:	61a3      	str	r3, [r4, #24]
   82760:	b1f0      	cbz	r0, 827a0 <__swsetup_r+0x70>
   82762:	2000      	movs	r0, #0
   82764:	bd38      	pop	{r3, r4, r5, pc}
   82766:	06d9      	lsls	r1, r3, #27
   82768:	d53b      	bpl.n	827e2 <__swsetup_r+0xb2>
   8276a:	0758      	lsls	r0, r3, #29
   8276c:	d425      	bmi.n	827ba <__swsetup_r+0x8a>
   8276e:	6920      	ldr	r0, [r4, #16]
   82770:	f042 0308 	orr.w	r3, r2, #8
   82774:	81a3      	strh	r3, [r4, #12]
   82776:	b29b      	uxth	r3, r3
   82778:	2800      	cmp	r0, #0
   8277a:	d1e9      	bne.n	82750 <__swsetup_r+0x20>
   8277c:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82780:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82784:	d0e4      	beq.n	82750 <__swsetup_r+0x20>
   82786:	4628      	mov	r0, r5
   82788:	4621      	mov	r1, r4
   8278a:	f000 fd2b 	bl	831e4 <__smakebuf_r>
   8278e:	89a3      	ldrh	r3, [r4, #12]
   82790:	6920      	ldr	r0, [r4, #16]
   82792:	e7dd      	b.n	82750 <__swsetup_r+0x20>
   82794:	0799      	lsls	r1, r3, #30
   82796:	bf58      	it	pl
   82798:	6962      	ldrpl	r2, [r4, #20]
   8279a:	60a2      	str	r2, [r4, #8]
   8279c:	2800      	cmp	r0, #0
   8279e:	d1e0      	bne.n	82762 <__swsetup_r+0x32>
   827a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   827a4:	061a      	lsls	r2, r3, #24
   827a6:	d5dd      	bpl.n	82764 <__swsetup_r+0x34>
   827a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   827ac:	81a3      	strh	r3, [r4, #12]
   827ae:	f04f 30ff 	mov.w	r0, #4294967295
   827b2:	bd38      	pop	{r3, r4, r5, pc}
   827b4:	f000 f924 	bl	82a00 <__sinit>
   827b8:	e7c3      	b.n	82742 <__swsetup_r+0x12>
   827ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
   827bc:	b151      	cbz	r1, 827d4 <__swsetup_r+0xa4>
   827be:	f104 0340 	add.w	r3, r4, #64	; 0x40
   827c2:	4299      	cmp	r1, r3
   827c4:	d004      	beq.n	827d0 <__swsetup_r+0xa0>
   827c6:	4628      	mov	r0, r5
   827c8:	f000 fa40 	bl	82c4c <_free_r>
   827cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   827d0:	2300      	movs	r3, #0
   827d2:	6323      	str	r3, [r4, #48]	; 0x30
   827d4:	2300      	movs	r3, #0
   827d6:	6920      	ldr	r0, [r4, #16]
   827d8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   827dc:	e884 0009 	stmia.w	r4, {r0, r3}
   827e0:	e7c6      	b.n	82770 <__swsetup_r+0x40>
   827e2:	2309      	movs	r3, #9
   827e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   827e8:	602b      	str	r3, [r5, #0]
   827ea:	f04f 30ff 	mov.w	r0, #4294967295
   827ee:	81a2      	strh	r2, [r4, #12]
   827f0:	bd38      	pop	{r3, r4, r5, pc}
   827f2:	bf00      	nop
   827f4:	20070144 	.word	0x20070144

000827f8 <register_fini>:
   827f8:	4b02      	ldr	r3, [pc, #8]	; (82804 <register_fini+0xc>)
   827fa:	b113      	cbz	r3, 82802 <register_fini+0xa>
   827fc:	4802      	ldr	r0, [pc, #8]	; (82808 <register_fini+0x10>)
   827fe:	f000 b805 	b.w	8280c <atexit>
   82802:	4770      	bx	lr
   82804:	00000000 	.word	0x00000000
   82808:	00082a79 	.word	0x00082a79

0008280c <atexit>:
   8280c:	2300      	movs	r3, #0
   8280e:	4601      	mov	r1, r0
   82810:	461a      	mov	r2, r3
   82812:	4618      	mov	r0, r3
   82814:	f001 bb56 	b.w	83ec4 <__register_exitproc>

00082818 <__sflush_r>:
   82818:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   8281c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82820:	b29a      	uxth	r2, r3
   82822:	460d      	mov	r5, r1
   82824:	0711      	lsls	r1, r2, #28
   82826:	4680      	mov	r8, r0
   82828:	d43a      	bmi.n	828a0 <__sflush_r+0x88>
   8282a:	686a      	ldr	r2, [r5, #4]
   8282c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82830:	2a00      	cmp	r2, #0
   82832:	81ab      	strh	r3, [r5, #12]
   82834:	dd70      	ble.n	82918 <__sflush_r+0x100>
   82836:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82838:	2c00      	cmp	r4, #0
   8283a:	d04a      	beq.n	828d2 <__sflush_r+0xba>
   8283c:	2200      	movs	r2, #0
   8283e:	b29b      	uxth	r3, r3
   82840:	f8d8 6000 	ldr.w	r6, [r8]
   82844:	f8c8 2000 	str.w	r2, [r8]
   82848:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   8284c:	d068      	beq.n	82920 <__sflush_r+0x108>
   8284e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82850:	075f      	lsls	r7, r3, #29
   82852:	d505      	bpl.n	82860 <__sflush_r+0x48>
   82854:	6869      	ldr	r1, [r5, #4]
   82856:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82858:	1a52      	subs	r2, r2, r1
   8285a:	b10b      	cbz	r3, 82860 <__sflush_r+0x48>
   8285c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8285e:	1ad2      	subs	r2, r2, r3
   82860:	2300      	movs	r3, #0
   82862:	69e9      	ldr	r1, [r5, #28]
   82864:	4640      	mov	r0, r8
   82866:	47a0      	blx	r4
   82868:	1c44      	adds	r4, r0, #1
   8286a:	d03d      	beq.n	828e8 <__sflush_r+0xd0>
   8286c:	2100      	movs	r1, #0
   8286e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82872:	692a      	ldr	r2, [r5, #16]
   82874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82878:	81ab      	strh	r3, [r5, #12]
   8287a:	04db      	lsls	r3, r3, #19
   8287c:	6069      	str	r1, [r5, #4]
   8287e:	602a      	str	r2, [r5, #0]
   82880:	d448      	bmi.n	82914 <__sflush_r+0xfc>
   82882:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82884:	f8c8 6000 	str.w	r6, [r8]
   82888:	b319      	cbz	r1, 828d2 <__sflush_r+0xba>
   8288a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8288e:	4299      	cmp	r1, r3
   82890:	d002      	beq.n	82898 <__sflush_r+0x80>
   82892:	4640      	mov	r0, r8
   82894:	f000 f9da 	bl	82c4c <_free_r>
   82898:	2000      	movs	r0, #0
   8289a:	6328      	str	r0, [r5, #48]	; 0x30
   8289c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828a0:	692e      	ldr	r6, [r5, #16]
   828a2:	b1b6      	cbz	r6, 828d2 <__sflush_r+0xba>
   828a4:	0791      	lsls	r1, r2, #30
   828a6:	bf18      	it	ne
   828a8:	2300      	movne	r3, #0
   828aa:	682c      	ldr	r4, [r5, #0]
   828ac:	bf08      	it	eq
   828ae:	696b      	ldreq	r3, [r5, #20]
   828b0:	602e      	str	r6, [r5, #0]
   828b2:	1ba4      	subs	r4, r4, r6
   828b4:	60ab      	str	r3, [r5, #8]
   828b6:	e00a      	b.n	828ce <__sflush_r+0xb6>
   828b8:	4623      	mov	r3, r4
   828ba:	4632      	mov	r2, r6
   828bc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   828be:	69e9      	ldr	r1, [r5, #28]
   828c0:	4640      	mov	r0, r8
   828c2:	47b8      	blx	r7
   828c4:	2800      	cmp	r0, #0
   828c6:	eba4 0400 	sub.w	r4, r4, r0
   828ca:	4406      	add	r6, r0
   828cc:	dd04      	ble.n	828d8 <__sflush_r+0xc0>
   828ce:	2c00      	cmp	r4, #0
   828d0:	dcf2      	bgt.n	828b8 <__sflush_r+0xa0>
   828d2:	2000      	movs	r0, #0
   828d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828d8:	89ab      	ldrh	r3, [r5, #12]
   828da:	f04f 30ff 	mov.w	r0, #4294967295
   828de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   828e2:	81ab      	strh	r3, [r5, #12]
   828e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828e8:	f8d8 4000 	ldr.w	r4, [r8]
   828ec:	2c1d      	cmp	r4, #29
   828ee:	d8f3      	bhi.n	828d8 <__sflush_r+0xc0>
   828f0:	4b16      	ldr	r3, [pc, #88]	; (8294c <__sflush_r+0x134>)
   828f2:	40e3      	lsrs	r3, r4
   828f4:	43db      	mvns	r3, r3
   828f6:	f013 0301 	ands.w	r3, r3, #1
   828fa:	d1ed      	bne.n	828d8 <__sflush_r+0xc0>
   828fc:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   82900:	6929      	ldr	r1, [r5, #16]
   82902:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82906:	81aa      	strh	r2, [r5, #12]
   82908:	04d2      	lsls	r2, r2, #19
   8290a:	606b      	str	r3, [r5, #4]
   8290c:	6029      	str	r1, [r5, #0]
   8290e:	d5b8      	bpl.n	82882 <__sflush_r+0x6a>
   82910:	2c00      	cmp	r4, #0
   82912:	d1b6      	bne.n	82882 <__sflush_r+0x6a>
   82914:	6528      	str	r0, [r5, #80]	; 0x50
   82916:	e7b4      	b.n	82882 <__sflush_r+0x6a>
   82918:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8291a:	2a00      	cmp	r2, #0
   8291c:	dc8b      	bgt.n	82836 <__sflush_r+0x1e>
   8291e:	e7d8      	b.n	828d2 <__sflush_r+0xba>
   82920:	2301      	movs	r3, #1
   82922:	69e9      	ldr	r1, [r5, #28]
   82924:	4640      	mov	r0, r8
   82926:	47a0      	blx	r4
   82928:	1c43      	adds	r3, r0, #1
   8292a:	4602      	mov	r2, r0
   8292c:	d002      	beq.n	82934 <__sflush_r+0x11c>
   8292e:	89ab      	ldrh	r3, [r5, #12]
   82930:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82932:	e78d      	b.n	82850 <__sflush_r+0x38>
   82934:	f8d8 3000 	ldr.w	r3, [r8]
   82938:	2b00      	cmp	r3, #0
   8293a:	d0f8      	beq.n	8292e <__sflush_r+0x116>
   8293c:	2b1d      	cmp	r3, #29
   8293e:	d001      	beq.n	82944 <__sflush_r+0x12c>
   82940:	2b16      	cmp	r3, #22
   82942:	d1c9      	bne.n	828d8 <__sflush_r+0xc0>
   82944:	f8c8 6000 	str.w	r6, [r8]
   82948:	e7c3      	b.n	828d2 <__sflush_r+0xba>
   8294a:	bf00      	nop
   8294c:	20400001 	.word	0x20400001

00082950 <_fflush_r>:
   82950:	b538      	push	{r3, r4, r5, lr}
   82952:	460d      	mov	r5, r1
   82954:	4604      	mov	r4, r0
   82956:	b108      	cbz	r0, 8295c <_fflush_r+0xc>
   82958:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8295a:	b1bb      	cbz	r3, 8298c <_fflush_r+0x3c>
   8295c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82960:	b188      	cbz	r0, 82986 <_fflush_r+0x36>
   82962:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82964:	07db      	lsls	r3, r3, #31
   82966:	d401      	bmi.n	8296c <_fflush_r+0x1c>
   82968:	0581      	lsls	r1, r0, #22
   8296a:	d517      	bpl.n	8299c <_fflush_r+0x4c>
   8296c:	4620      	mov	r0, r4
   8296e:	4629      	mov	r1, r5
   82970:	f7ff ff52 	bl	82818 <__sflush_r>
   82974:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82976:	4604      	mov	r4, r0
   82978:	07da      	lsls	r2, r3, #31
   8297a:	d402      	bmi.n	82982 <_fflush_r+0x32>
   8297c:	89ab      	ldrh	r3, [r5, #12]
   8297e:	059b      	lsls	r3, r3, #22
   82980:	d507      	bpl.n	82992 <_fflush_r+0x42>
   82982:	4620      	mov	r0, r4
   82984:	bd38      	pop	{r3, r4, r5, pc}
   82986:	4604      	mov	r4, r0
   82988:	4620      	mov	r0, r4
   8298a:	bd38      	pop	{r3, r4, r5, pc}
   8298c:	f000 f838 	bl	82a00 <__sinit>
   82990:	e7e4      	b.n	8295c <_fflush_r+0xc>
   82992:	6da8      	ldr	r0, [r5, #88]	; 0x58
   82994:	f000 fbf6 	bl	83184 <__retarget_lock_release_recursive>
   82998:	4620      	mov	r0, r4
   8299a:	bd38      	pop	{r3, r4, r5, pc}
   8299c:	6da8      	ldr	r0, [r5, #88]	; 0x58
   8299e:	f000 fbef 	bl	83180 <__retarget_lock_acquire_recursive>
   829a2:	e7e3      	b.n	8296c <_fflush_r+0x1c>

000829a4 <_cleanup_r>:
   829a4:	4901      	ldr	r1, [pc, #4]	; (829ac <_cleanup_r+0x8>)
   829a6:	f000 bbb1 	b.w	8310c <_fwalk_reent>
   829aa:	bf00      	nop
   829ac:	00083fad 	.word	0x00083fad

000829b0 <std.isra.0>:
   829b0:	2300      	movs	r3, #0
   829b2:	b510      	push	{r4, lr}
   829b4:	4604      	mov	r4, r0
   829b6:	8181      	strh	r1, [r0, #12]
   829b8:	81c2      	strh	r2, [r0, #14]
   829ba:	6003      	str	r3, [r0, #0]
   829bc:	6043      	str	r3, [r0, #4]
   829be:	6083      	str	r3, [r0, #8]
   829c0:	6643      	str	r3, [r0, #100]	; 0x64
   829c2:	6103      	str	r3, [r0, #16]
   829c4:	6143      	str	r3, [r0, #20]
   829c6:	6183      	str	r3, [r0, #24]
   829c8:	4619      	mov	r1, r3
   829ca:	2208      	movs	r2, #8
   829cc:	305c      	adds	r0, #92	; 0x5c
   829ce:	f7fe fe9b 	bl	81708 <memset>
   829d2:	4807      	ldr	r0, [pc, #28]	; (829f0 <std.isra.0+0x40>)
   829d4:	4907      	ldr	r1, [pc, #28]	; (829f4 <std.isra.0+0x44>)
   829d6:	4a08      	ldr	r2, [pc, #32]	; (829f8 <std.isra.0+0x48>)
   829d8:	4b08      	ldr	r3, [pc, #32]	; (829fc <std.isra.0+0x4c>)
   829da:	6220      	str	r0, [r4, #32]
   829dc:	61e4      	str	r4, [r4, #28]
   829de:	6261      	str	r1, [r4, #36]	; 0x24
   829e0:	62a2      	str	r2, [r4, #40]	; 0x28
   829e2:	62e3      	str	r3, [r4, #44]	; 0x2c
   829e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
   829e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   829ec:	f000 bbc4 	b.w	83178 <__retarget_lock_init_recursive>
   829f0:	00083cf5 	.word	0x00083cf5
   829f4:	00083d19 	.word	0x00083d19
   829f8:	00083d55 	.word	0x00083d55
   829fc:	00083d75 	.word	0x00083d75

00082a00 <__sinit>:
   82a00:	b510      	push	{r4, lr}
   82a02:	4604      	mov	r4, r0
   82a04:	4814      	ldr	r0, [pc, #80]	; (82a58 <__sinit+0x58>)
   82a06:	f000 fbbb 	bl	83180 <__retarget_lock_acquire_recursive>
   82a0a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82a0c:	b9fa      	cbnz	r2, 82a4e <__sinit+0x4e>
   82a0e:	2003      	movs	r0, #3
   82a10:	4912      	ldr	r1, [pc, #72]	; (82a5c <__sinit+0x5c>)
   82a12:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82a16:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82a1a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82a1e:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82a22:	63e1      	str	r1, [r4, #60]	; 0x3c
   82a24:	6860      	ldr	r0, [r4, #4]
   82a26:	2104      	movs	r1, #4
   82a28:	f7ff ffc2 	bl	829b0 <std.isra.0>
   82a2c:	68a0      	ldr	r0, [r4, #8]
   82a2e:	2201      	movs	r2, #1
   82a30:	2109      	movs	r1, #9
   82a32:	f7ff ffbd 	bl	829b0 <std.isra.0>
   82a36:	68e0      	ldr	r0, [r4, #12]
   82a38:	2202      	movs	r2, #2
   82a3a:	2112      	movs	r1, #18
   82a3c:	f7ff ffb8 	bl	829b0 <std.isra.0>
   82a40:	2301      	movs	r3, #1
   82a42:	4805      	ldr	r0, [pc, #20]	; (82a58 <__sinit+0x58>)
   82a44:	63a3      	str	r3, [r4, #56]	; 0x38
   82a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a4a:	f000 bb9b 	b.w	83184 <__retarget_lock_release_recursive>
   82a4e:	4802      	ldr	r0, [pc, #8]	; (82a58 <__sinit+0x58>)
   82a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a54:	f000 bb96 	b.w	83184 <__retarget_lock_release_recursive>
   82a58:	20070d54 	.word	0x20070d54
   82a5c:	000829a5 	.word	0x000829a5

00082a60 <__sfp_lock_acquire>:
   82a60:	4801      	ldr	r0, [pc, #4]	; (82a68 <__sfp_lock_acquire+0x8>)
   82a62:	f000 bb8d 	b.w	83180 <__retarget_lock_acquire_recursive>
   82a66:	bf00      	nop
   82a68:	20070d68 	.word	0x20070d68

00082a6c <__sfp_lock_release>:
   82a6c:	4801      	ldr	r0, [pc, #4]	; (82a74 <__sfp_lock_release+0x8>)
   82a6e:	f000 bb89 	b.w	83184 <__retarget_lock_release_recursive>
   82a72:	bf00      	nop
   82a74:	20070d68 	.word	0x20070d68

00082a78 <__libc_fini_array>:
   82a78:	b538      	push	{r3, r4, r5, lr}
   82a7a:	4c0a      	ldr	r4, [pc, #40]	; (82aa4 <__libc_fini_array+0x2c>)
   82a7c:	4d0a      	ldr	r5, [pc, #40]	; (82aa8 <__libc_fini_array+0x30>)
   82a7e:	1b64      	subs	r4, r4, r5
   82a80:	10a4      	asrs	r4, r4, #2
   82a82:	d00a      	beq.n	82a9a <__libc_fini_array+0x22>
   82a84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82a88:	3b01      	subs	r3, #1
   82a8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82a8e:	3c01      	subs	r4, #1
   82a90:	f855 3904 	ldr.w	r3, [r5], #-4
   82a94:	4798      	blx	r3
   82a96:	2c00      	cmp	r4, #0
   82a98:	d1f9      	bne.n	82a8e <__libc_fini_array+0x16>
   82a9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82a9e:	f001 bdab 	b.w	845f8 <_fini>
   82aa2:	bf00      	nop
   82aa4:	00084608 	.word	0x00084608
   82aa8:	00084604 	.word	0x00084604

00082aac <__fputwc>:
   82aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82ab0:	b083      	sub	sp, #12
   82ab2:	4607      	mov	r7, r0
   82ab4:	4688      	mov	r8, r1
   82ab6:	4614      	mov	r4, r2
   82ab8:	f000 fb50 	bl	8315c <__locale_mb_cur_max>
   82abc:	2801      	cmp	r0, #1
   82abe:	d033      	beq.n	82b28 <__fputwc+0x7c>
   82ac0:	4642      	mov	r2, r8
   82ac2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82ac6:	a901      	add	r1, sp, #4
   82ac8:	4638      	mov	r0, r7
   82aca:	f001 f9af 	bl	83e2c <_wcrtomb_r>
   82ace:	1c42      	adds	r2, r0, #1
   82ad0:	4606      	mov	r6, r0
   82ad2:	d022      	beq.n	82b1a <__fputwc+0x6e>
   82ad4:	b390      	cbz	r0, 82b3c <__fputwc+0x90>
   82ad6:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82ada:	2500      	movs	r5, #0
   82adc:	f10d 0904 	add.w	r9, sp, #4
   82ae0:	e008      	b.n	82af4 <__fputwc+0x48>
   82ae2:	6823      	ldr	r3, [r4, #0]
   82ae4:	1c5a      	adds	r2, r3, #1
   82ae6:	6022      	str	r2, [r4, #0]
   82ae8:	7019      	strb	r1, [r3, #0]
   82aea:	3501      	adds	r5, #1
   82aec:	42b5      	cmp	r5, r6
   82aee:	d225      	bcs.n	82b3c <__fputwc+0x90>
   82af0:	f815 1009 	ldrb.w	r1, [r5, r9]
   82af4:	68a3      	ldr	r3, [r4, #8]
   82af6:	3b01      	subs	r3, #1
   82af8:	2b00      	cmp	r3, #0
   82afa:	60a3      	str	r3, [r4, #8]
   82afc:	daf1      	bge.n	82ae2 <__fputwc+0x36>
   82afe:	69a2      	ldr	r2, [r4, #24]
   82b00:	4293      	cmp	r3, r2
   82b02:	db01      	blt.n	82b08 <__fputwc+0x5c>
   82b04:	290a      	cmp	r1, #10
   82b06:	d1ec      	bne.n	82ae2 <__fputwc+0x36>
   82b08:	4622      	mov	r2, r4
   82b0a:	4638      	mov	r0, r7
   82b0c:	f001 f936 	bl	83d7c <__swbuf_r>
   82b10:	1c43      	adds	r3, r0, #1
   82b12:	d1ea      	bne.n	82aea <__fputwc+0x3e>
   82b14:	b003      	add	sp, #12
   82b16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82b1a:	89a3      	ldrh	r3, [r4, #12]
   82b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82b20:	81a3      	strh	r3, [r4, #12]
   82b22:	b003      	add	sp, #12
   82b24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82b28:	f108 33ff 	add.w	r3, r8, #4294967295
   82b2c:	2bfe      	cmp	r3, #254	; 0xfe
   82b2e:	d8c7      	bhi.n	82ac0 <__fputwc+0x14>
   82b30:	fa5f f188 	uxtb.w	r1, r8
   82b34:	4606      	mov	r6, r0
   82b36:	f88d 1004 	strb.w	r1, [sp, #4]
   82b3a:	e7ce      	b.n	82ada <__fputwc+0x2e>
   82b3c:	4640      	mov	r0, r8
   82b3e:	b003      	add	sp, #12
   82b40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00082b44 <_fputwc_r>:
   82b44:	b530      	push	{r4, r5, lr}
   82b46:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82b48:	4614      	mov	r4, r2
   82b4a:	f013 0f01 	tst.w	r3, #1
   82b4e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82b52:	b083      	sub	sp, #12
   82b54:	4605      	mov	r5, r0
   82b56:	b29a      	uxth	r2, r3
   82b58:	d101      	bne.n	82b5e <_fputwc_r+0x1a>
   82b5a:	0590      	lsls	r0, r2, #22
   82b5c:	d51c      	bpl.n	82b98 <_fputwc_r+0x54>
   82b5e:	0490      	lsls	r0, r2, #18
   82b60:	d406      	bmi.n	82b70 <_fputwc_r+0x2c>
   82b62:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82b64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82b68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82b6c:	81a3      	strh	r3, [r4, #12]
   82b6e:	6662      	str	r2, [r4, #100]	; 0x64
   82b70:	4628      	mov	r0, r5
   82b72:	4622      	mov	r2, r4
   82b74:	f7ff ff9a 	bl	82aac <__fputwc>
   82b78:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82b7a:	4605      	mov	r5, r0
   82b7c:	07da      	lsls	r2, r3, #31
   82b7e:	d402      	bmi.n	82b86 <_fputwc_r+0x42>
   82b80:	89a3      	ldrh	r3, [r4, #12]
   82b82:	059b      	lsls	r3, r3, #22
   82b84:	d502      	bpl.n	82b8c <_fputwc_r+0x48>
   82b86:	4628      	mov	r0, r5
   82b88:	b003      	add	sp, #12
   82b8a:	bd30      	pop	{r4, r5, pc}
   82b8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82b8e:	f000 faf9 	bl	83184 <__retarget_lock_release_recursive>
   82b92:	4628      	mov	r0, r5
   82b94:	b003      	add	sp, #12
   82b96:	bd30      	pop	{r4, r5, pc}
   82b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82b9a:	9101      	str	r1, [sp, #4]
   82b9c:	f000 faf0 	bl	83180 <__retarget_lock_acquire_recursive>
   82ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82ba4:	9901      	ldr	r1, [sp, #4]
   82ba6:	b29a      	uxth	r2, r3
   82ba8:	e7d9      	b.n	82b5e <_fputwc_r+0x1a>
   82baa:	bf00      	nop

00082bac <_malloc_trim_r>:
   82bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82bae:	460c      	mov	r4, r1
   82bb0:	4f23      	ldr	r7, [pc, #140]	; (82c40 <_malloc_trim_r+0x94>)
   82bb2:	4606      	mov	r6, r0
   82bb4:	f000 feca 	bl	8394c <__malloc_lock>
   82bb8:	68bb      	ldr	r3, [r7, #8]
   82bba:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   82bbe:	685d      	ldr	r5, [r3, #4]
   82bc0:	310f      	adds	r1, #15
   82bc2:	f025 0503 	bic.w	r5, r5, #3
   82bc6:	4429      	add	r1, r5
   82bc8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82bcc:	f021 010f 	bic.w	r1, r1, #15
   82bd0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82bd4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82bd8:	db07      	blt.n	82bea <_malloc_trim_r+0x3e>
   82bda:	2100      	movs	r1, #0
   82bdc:	4630      	mov	r0, r6
   82bde:	f001 f877 	bl	83cd0 <_sbrk_r>
   82be2:	68bb      	ldr	r3, [r7, #8]
   82be4:	442b      	add	r3, r5
   82be6:	4298      	cmp	r0, r3
   82be8:	d004      	beq.n	82bf4 <_malloc_trim_r+0x48>
   82bea:	4630      	mov	r0, r6
   82bec:	f000 feb4 	bl	83958 <__malloc_unlock>
   82bf0:	2000      	movs	r0, #0
   82bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82bf4:	4261      	negs	r1, r4
   82bf6:	4630      	mov	r0, r6
   82bf8:	f001 f86a 	bl	83cd0 <_sbrk_r>
   82bfc:	3001      	adds	r0, #1
   82bfe:	d00d      	beq.n	82c1c <_malloc_trim_r+0x70>
   82c00:	4b10      	ldr	r3, [pc, #64]	; (82c44 <_malloc_trim_r+0x98>)
   82c02:	68ba      	ldr	r2, [r7, #8]
   82c04:	6819      	ldr	r1, [r3, #0]
   82c06:	1b2d      	subs	r5, r5, r4
   82c08:	f045 0501 	orr.w	r5, r5, #1
   82c0c:	4630      	mov	r0, r6
   82c0e:	1b09      	subs	r1, r1, r4
   82c10:	6055      	str	r5, [r2, #4]
   82c12:	6019      	str	r1, [r3, #0]
   82c14:	f000 fea0 	bl	83958 <__malloc_unlock>
   82c18:	2001      	movs	r0, #1
   82c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82c1c:	2100      	movs	r1, #0
   82c1e:	4630      	mov	r0, r6
   82c20:	f001 f856 	bl	83cd0 <_sbrk_r>
   82c24:	68ba      	ldr	r2, [r7, #8]
   82c26:	1a83      	subs	r3, r0, r2
   82c28:	2b0f      	cmp	r3, #15
   82c2a:	ddde      	ble.n	82bea <_malloc_trim_r+0x3e>
   82c2c:	4c06      	ldr	r4, [pc, #24]	; (82c48 <_malloc_trim_r+0x9c>)
   82c2e:	4905      	ldr	r1, [pc, #20]	; (82c44 <_malloc_trim_r+0x98>)
   82c30:	6824      	ldr	r4, [r4, #0]
   82c32:	f043 0301 	orr.w	r3, r3, #1
   82c36:	1b00      	subs	r0, r0, r4
   82c38:	6053      	str	r3, [r2, #4]
   82c3a:	6008      	str	r0, [r1, #0]
   82c3c:	e7d5      	b.n	82bea <_malloc_trim_r+0x3e>
   82c3e:	bf00      	nop
   82c40:	200706e0 	.word	0x200706e0
   82c44:	20070cb0 	.word	0x20070cb0
   82c48:	20070ae8 	.word	0x20070ae8

00082c4c <_free_r>:
   82c4c:	2900      	cmp	r1, #0
   82c4e:	d044      	beq.n	82cda <_free_r+0x8e>
   82c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c54:	460d      	mov	r5, r1
   82c56:	4680      	mov	r8, r0
   82c58:	f000 fe78 	bl	8394c <__malloc_lock>
   82c5c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82c60:	4969      	ldr	r1, [pc, #420]	; (82e08 <_free_r+0x1bc>)
   82c62:	f1a5 0408 	sub.w	r4, r5, #8
   82c66:	f027 0301 	bic.w	r3, r7, #1
   82c6a:	18e2      	adds	r2, r4, r3
   82c6c:	688e      	ldr	r6, [r1, #8]
   82c6e:	6850      	ldr	r0, [r2, #4]
   82c70:	42b2      	cmp	r2, r6
   82c72:	f020 0003 	bic.w	r0, r0, #3
   82c76:	d05e      	beq.n	82d36 <_free_r+0xea>
   82c78:	07fe      	lsls	r6, r7, #31
   82c7a:	6050      	str	r0, [r2, #4]
   82c7c:	d40b      	bmi.n	82c96 <_free_r+0x4a>
   82c7e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82c82:	f101 0e08 	add.w	lr, r1, #8
   82c86:	1be4      	subs	r4, r4, r7
   82c88:	68a5      	ldr	r5, [r4, #8]
   82c8a:	443b      	add	r3, r7
   82c8c:	4575      	cmp	r5, lr
   82c8e:	d06d      	beq.n	82d6c <_free_r+0x120>
   82c90:	68e7      	ldr	r7, [r4, #12]
   82c92:	60ef      	str	r7, [r5, #12]
   82c94:	60bd      	str	r5, [r7, #8]
   82c96:	1815      	adds	r5, r2, r0
   82c98:	686d      	ldr	r5, [r5, #4]
   82c9a:	07ed      	lsls	r5, r5, #31
   82c9c:	d53e      	bpl.n	82d1c <_free_r+0xd0>
   82c9e:	f043 0201 	orr.w	r2, r3, #1
   82ca2:	6062      	str	r2, [r4, #4]
   82ca4:	50e3      	str	r3, [r4, r3]
   82ca6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82caa:	d217      	bcs.n	82cdc <_free_r+0x90>
   82cac:	2201      	movs	r2, #1
   82cae:	08db      	lsrs	r3, r3, #3
   82cb0:	1098      	asrs	r0, r3, #2
   82cb2:	684d      	ldr	r5, [r1, #4]
   82cb4:	4413      	add	r3, r2
   82cb6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82cba:	4082      	lsls	r2, r0
   82cbc:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82cc0:	432a      	orrs	r2, r5
   82cc2:	3808      	subs	r0, #8
   82cc4:	60e0      	str	r0, [r4, #12]
   82cc6:	60a7      	str	r7, [r4, #8]
   82cc8:	604a      	str	r2, [r1, #4]
   82cca:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82cce:	60fc      	str	r4, [r7, #12]
   82cd0:	4640      	mov	r0, r8
   82cd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82cd6:	f000 be3f 	b.w	83958 <__malloc_unlock>
   82cda:	4770      	bx	lr
   82cdc:	0a5a      	lsrs	r2, r3, #9
   82cde:	2a04      	cmp	r2, #4
   82ce0:	d852      	bhi.n	82d88 <_free_r+0x13c>
   82ce2:	099a      	lsrs	r2, r3, #6
   82ce4:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82ce8:	00ff      	lsls	r7, r7, #3
   82cea:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82cee:	19c8      	adds	r0, r1, r7
   82cf0:	59ca      	ldr	r2, [r1, r7]
   82cf2:	3808      	subs	r0, #8
   82cf4:	4290      	cmp	r0, r2
   82cf6:	d04f      	beq.n	82d98 <_free_r+0x14c>
   82cf8:	6851      	ldr	r1, [r2, #4]
   82cfa:	f021 0103 	bic.w	r1, r1, #3
   82cfe:	428b      	cmp	r3, r1
   82d00:	d232      	bcs.n	82d68 <_free_r+0x11c>
   82d02:	6892      	ldr	r2, [r2, #8]
   82d04:	4290      	cmp	r0, r2
   82d06:	d1f7      	bne.n	82cf8 <_free_r+0xac>
   82d08:	68c3      	ldr	r3, [r0, #12]
   82d0a:	60a0      	str	r0, [r4, #8]
   82d0c:	60e3      	str	r3, [r4, #12]
   82d0e:	609c      	str	r4, [r3, #8]
   82d10:	60c4      	str	r4, [r0, #12]
   82d12:	4640      	mov	r0, r8
   82d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82d18:	f000 be1e 	b.w	83958 <__malloc_unlock>
   82d1c:	6895      	ldr	r5, [r2, #8]
   82d1e:	4f3b      	ldr	r7, [pc, #236]	; (82e0c <_free_r+0x1c0>)
   82d20:	4403      	add	r3, r0
   82d22:	42bd      	cmp	r5, r7
   82d24:	d040      	beq.n	82da8 <_free_r+0x15c>
   82d26:	68d0      	ldr	r0, [r2, #12]
   82d28:	f043 0201 	orr.w	r2, r3, #1
   82d2c:	60e8      	str	r0, [r5, #12]
   82d2e:	6085      	str	r5, [r0, #8]
   82d30:	6062      	str	r2, [r4, #4]
   82d32:	50e3      	str	r3, [r4, r3]
   82d34:	e7b7      	b.n	82ca6 <_free_r+0x5a>
   82d36:	07ff      	lsls	r7, r7, #31
   82d38:	4403      	add	r3, r0
   82d3a:	d407      	bmi.n	82d4c <_free_r+0x100>
   82d3c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82d40:	1b64      	subs	r4, r4, r5
   82d42:	68e2      	ldr	r2, [r4, #12]
   82d44:	68a0      	ldr	r0, [r4, #8]
   82d46:	442b      	add	r3, r5
   82d48:	60c2      	str	r2, [r0, #12]
   82d4a:	6090      	str	r0, [r2, #8]
   82d4c:	4a30      	ldr	r2, [pc, #192]	; (82e10 <_free_r+0x1c4>)
   82d4e:	f043 0001 	orr.w	r0, r3, #1
   82d52:	6812      	ldr	r2, [r2, #0]
   82d54:	6060      	str	r0, [r4, #4]
   82d56:	4293      	cmp	r3, r2
   82d58:	608c      	str	r4, [r1, #8]
   82d5a:	d3b9      	bcc.n	82cd0 <_free_r+0x84>
   82d5c:	4b2d      	ldr	r3, [pc, #180]	; (82e14 <_free_r+0x1c8>)
   82d5e:	4640      	mov	r0, r8
   82d60:	6819      	ldr	r1, [r3, #0]
   82d62:	f7ff ff23 	bl	82bac <_malloc_trim_r>
   82d66:	e7b3      	b.n	82cd0 <_free_r+0x84>
   82d68:	4610      	mov	r0, r2
   82d6a:	e7cd      	b.n	82d08 <_free_r+0xbc>
   82d6c:	1811      	adds	r1, r2, r0
   82d6e:	6849      	ldr	r1, [r1, #4]
   82d70:	07c9      	lsls	r1, r1, #31
   82d72:	d444      	bmi.n	82dfe <_free_r+0x1b2>
   82d74:	6891      	ldr	r1, [r2, #8]
   82d76:	4403      	add	r3, r0
   82d78:	68d2      	ldr	r2, [r2, #12]
   82d7a:	f043 0001 	orr.w	r0, r3, #1
   82d7e:	60ca      	str	r2, [r1, #12]
   82d80:	6091      	str	r1, [r2, #8]
   82d82:	6060      	str	r0, [r4, #4]
   82d84:	50e3      	str	r3, [r4, r3]
   82d86:	e7a3      	b.n	82cd0 <_free_r+0x84>
   82d88:	2a14      	cmp	r2, #20
   82d8a:	d816      	bhi.n	82dba <_free_r+0x16e>
   82d8c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82d90:	00ff      	lsls	r7, r7, #3
   82d92:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82d96:	e7aa      	b.n	82cee <_free_r+0xa2>
   82d98:	2301      	movs	r3, #1
   82d9a:	10aa      	asrs	r2, r5, #2
   82d9c:	684d      	ldr	r5, [r1, #4]
   82d9e:	4093      	lsls	r3, r2
   82da0:	432b      	orrs	r3, r5
   82da2:	604b      	str	r3, [r1, #4]
   82da4:	4603      	mov	r3, r0
   82da6:	e7b0      	b.n	82d0a <_free_r+0xbe>
   82da8:	f043 0201 	orr.w	r2, r3, #1
   82dac:	614c      	str	r4, [r1, #20]
   82dae:	610c      	str	r4, [r1, #16]
   82db0:	60e5      	str	r5, [r4, #12]
   82db2:	60a5      	str	r5, [r4, #8]
   82db4:	6062      	str	r2, [r4, #4]
   82db6:	50e3      	str	r3, [r4, r3]
   82db8:	e78a      	b.n	82cd0 <_free_r+0x84>
   82dba:	2a54      	cmp	r2, #84	; 0x54
   82dbc:	d806      	bhi.n	82dcc <_free_r+0x180>
   82dbe:	0b1a      	lsrs	r2, r3, #12
   82dc0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82dc4:	00ff      	lsls	r7, r7, #3
   82dc6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82dca:	e790      	b.n	82cee <_free_r+0xa2>
   82dcc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82dd0:	d806      	bhi.n	82de0 <_free_r+0x194>
   82dd2:	0bda      	lsrs	r2, r3, #15
   82dd4:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82dd8:	00ff      	lsls	r7, r7, #3
   82dda:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82dde:	e786      	b.n	82cee <_free_r+0xa2>
   82de0:	f240 5054 	movw	r0, #1364	; 0x554
   82de4:	4282      	cmp	r2, r0
   82de6:	d806      	bhi.n	82df6 <_free_r+0x1aa>
   82de8:	0c9a      	lsrs	r2, r3, #18
   82dea:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82dee:	00ff      	lsls	r7, r7, #3
   82df0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82df4:	e77b      	b.n	82cee <_free_r+0xa2>
   82df6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82dfa:	257e      	movs	r5, #126	; 0x7e
   82dfc:	e777      	b.n	82cee <_free_r+0xa2>
   82dfe:	f043 0101 	orr.w	r1, r3, #1
   82e02:	6061      	str	r1, [r4, #4]
   82e04:	6013      	str	r3, [r2, #0]
   82e06:	e763      	b.n	82cd0 <_free_r+0x84>
   82e08:	200706e0 	.word	0x200706e0
   82e0c:	200706e8 	.word	0x200706e8
   82e10:	20070aec 	.word	0x20070aec
   82e14:	20070ce0 	.word	0x20070ce0

00082e18 <__sfvwrite_r>:
   82e18:	6893      	ldr	r3, [r2, #8]
   82e1a:	2b00      	cmp	r3, #0
   82e1c:	d071      	beq.n	82f02 <__sfvwrite_r+0xea>
   82e1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e22:	898b      	ldrh	r3, [r1, #12]
   82e24:	b083      	sub	sp, #12
   82e26:	460c      	mov	r4, r1
   82e28:	0719      	lsls	r1, r3, #28
   82e2a:	9000      	str	r0, [sp, #0]
   82e2c:	4616      	mov	r6, r2
   82e2e:	d525      	bpl.n	82e7c <__sfvwrite_r+0x64>
   82e30:	6922      	ldr	r2, [r4, #16]
   82e32:	b31a      	cbz	r2, 82e7c <__sfvwrite_r+0x64>
   82e34:	f013 0002 	ands.w	r0, r3, #2
   82e38:	6835      	ldr	r5, [r6, #0]
   82e3a:	d02b      	beq.n	82e94 <__sfvwrite_r+0x7c>
   82e3c:	f04f 0900 	mov.w	r9, #0
   82e40:	46b0      	mov	r8, r6
   82e42:	464f      	mov	r7, r9
   82e44:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 83108 <__sfvwrite_r+0x2f0>
   82e48:	2f00      	cmp	r7, #0
   82e4a:	d055      	beq.n	82ef8 <__sfvwrite_r+0xe0>
   82e4c:	4557      	cmp	r7, sl
   82e4e:	463b      	mov	r3, r7
   82e50:	464a      	mov	r2, r9
   82e52:	bf28      	it	cs
   82e54:	4653      	movcs	r3, sl
   82e56:	69e1      	ldr	r1, [r4, #28]
   82e58:	9800      	ldr	r0, [sp, #0]
   82e5a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82e5c:	47b0      	blx	r6
   82e5e:	2800      	cmp	r0, #0
   82e60:	dd56      	ble.n	82f10 <__sfvwrite_r+0xf8>
   82e62:	f8d8 3008 	ldr.w	r3, [r8, #8]
   82e66:	4481      	add	r9, r0
   82e68:	1a1b      	subs	r3, r3, r0
   82e6a:	1a3f      	subs	r7, r7, r0
   82e6c:	f8c8 3008 	str.w	r3, [r8, #8]
   82e70:	2b00      	cmp	r3, #0
   82e72:	d1e9      	bne.n	82e48 <__sfvwrite_r+0x30>
   82e74:	2000      	movs	r0, #0
   82e76:	b003      	add	sp, #12
   82e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82e7c:	4621      	mov	r1, r4
   82e7e:	9800      	ldr	r0, [sp, #0]
   82e80:	f7ff fc56 	bl	82730 <__swsetup_r>
   82e84:	2800      	cmp	r0, #0
   82e86:	f040 8135 	bne.w	830f4 <__sfvwrite_r+0x2dc>
   82e8a:	89a3      	ldrh	r3, [r4, #12]
   82e8c:	6835      	ldr	r5, [r6, #0]
   82e8e:	f013 0002 	ands.w	r0, r3, #2
   82e92:	d1d3      	bne.n	82e3c <__sfvwrite_r+0x24>
   82e94:	f013 0901 	ands.w	r9, r3, #1
   82e98:	d144      	bne.n	82f24 <__sfvwrite_r+0x10c>
   82e9a:	464f      	mov	r7, r9
   82e9c:	9601      	str	r6, [sp, #4]
   82e9e:	b337      	cbz	r7, 82eee <__sfvwrite_r+0xd6>
   82ea0:	059a      	lsls	r2, r3, #22
   82ea2:	f8d4 8008 	ldr.w	r8, [r4, #8]
   82ea6:	f140 8085 	bpl.w	82fb4 <__sfvwrite_r+0x19c>
   82eaa:	4547      	cmp	r7, r8
   82eac:	46c3      	mov	fp, r8
   82eae:	f0c0 80ad 	bcc.w	8300c <__sfvwrite_r+0x1f4>
   82eb2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82eb6:	f040 80ae 	bne.w	83016 <__sfvwrite_r+0x1fe>
   82eba:	46ba      	mov	sl, r7
   82ebc:	6820      	ldr	r0, [r4, #0]
   82ebe:	465a      	mov	r2, fp
   82ec0:	4649      	mov	r1, r9
   82ec2:	f000 fcdf 	bl	83884 <memmove>
   82ec6:	68a2      	ldr	r2, [r4, #8]
   82ec8:	6823      	ldr	r3, [r4, #0]
   82eca:	eba2 0208 	sub.w	r2, r2, r8
   82ece:	445b      	add	r3, fp
   82ed0:	60a2      	str	r2, [r4, #8]
   82ed2:	6023      	str	r3, [r4, #0]
   82ed4:	9a01      	ldr	r2, [sp, #4]
   82ed6:	44d1      	add	r9, sl
   82ed8:	6893      	ldr	r3, [r2, #8]
   82eda:	eba7 070a 	sub.w	r7, r7, sl
   82ede:	eba3 030a 	sub.w	r3, r3, sl
   82ee2:	6093      	str	r3, [r2, #8]
   82ee4:	2b00      	cmp	r3, #0
   82ee6:	d0c5      	beq.n	82e74 <__sfvwrite_r+0x5c>
   82ee8:	89a3      	ldrh	r3, [r4, #12]
   82eea:	2f00      	cmp	r7, #0
   82eec:	d1d8      	bne.n	82ea0 <__sfvwrite_r+0x88>
   82eee:	f8d5 9000 	ldr.w	r9, [r5]
   82ef2:	686f      	ldr	r7, [r5, #4]
   82ef4:	3508      	adds	r5, #8
   82ef6:	e7d2      	b.n	82e9e <__sfvwrite_r+0x86>
   82ef8:	f8d5 9000 	ldr.w	r9, [r5]
   82efc:	686f      	ldr	r7, [r5, #4]
   82efe:	3508      	adds	r5, #8
   82f00:	e7a2      	b.n	82e48 <__sfvwrite_r+0x30>
   82f02:	2000      	movs	r0, #0
   82f04:	4770      	bx	lr
   82f06:	4621      	mov	r1, r4
   82f08:	9800      	ldr	r0, [sp, #0]
   82f0a:	f7ff fd21 	bl	82950 <_fflush_r>
   82f0e:	b378      	cbz	r0, 82f70 <__sfvwrite_r+0x158>
   82f10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82f14:	f04f 30ff 	mov.w	r0, #4294967295
   82f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82f1c:	81a3      	strh	r3, [r4, #12]
   82f1e:	b003      	add	sp, #12
   82f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f24:	4681      	mov	r9, r0
   82f26:	4633      	mov	r3, r6
   82f28:	464e      	mov	r6, r9
   82f2a:	46a8      	mov	r8, r5
   82f2c:	469a      	mov	sl, r3
   82f2e:	464d      	mov	r5, r9
   82f30:	b356      	cbz	r6, 82f88 <__sfvwrite_r+0x170>
   82f32:	2800      	cmp	r0, #0
   82f34:	d032      	beq.n	82f9c <__sfvwrite_r+0x184>
   82f36:	45b1      	cmp	r9, r6
   82f38:	46cb      	mov	fp, r9
   82f3a:	bf28      	it	cs
   82f3c:	46b3      	movcs	fp, r6
   82f3e:	6820      	ldr	r0, [r4, #0]
   82f40:	6923      	ldr	r3, [r4, #16]
   82f42:	465f      	mov	r7, fp
   82f44:	4298      	cmp	r0, r3
   82f46:	6962      	ldr	r2, [r4, #20]
   82f48:	d904      	bls.n	82f54 <__sfvwrite_r+0x13c>
   82f4a:	68a3      	ldr	r3, [r4, #8]
   82f4c:	4413      	add	r3, r2
   82f4e:	459b      	cmp	fp, r3
   82f50:	f300 80a8 	bgt.w	830a4 <__sfvwrite_r+0x28c>
   82f54:	4593      	cmp	fp, r2
   82f56:	db4d      	blt.n	82ff4 <__sfvwrite_r+0x1dc>
   82f58:	4613      	mov	r3, r2
   82f5a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82f5c:	462a      	mov	r2, r5
   82f5e:	69e1      	ldr	r1, [r4, #28]
   82f60:	9800      	ldr	r0, [sp, #0]
   82f62:	47b8      	blx	r7
   82f64:	1e07      	subs	r7, r0, #0
   82f66:	ddd3      	ble.n	82f10 <__sfvwrite_r+0xf8>
   82f68:	ebb9 0907 	subs.w	r9, r9, r7
   82f6c:	d0cb      	beq.n	82f06 <__sfvwrite_r+0xee>
   82f6e:	2001      	movs	r0, #1
   82f70:	f8da 3008 	ldr.w	r3, [sl, #8]
   82f74:	443d      	add	r5, r7
   82f76:	1bdb      	subs	r3, r3, r7
   82f78:	1bf6      	subs	r6, r6, r7
   82f7a:	f8ca 3008 	str.w	r3, [sl, #8]
   82f7e:	2b00      	cmp	r3, #0
   82f80:	f43f af78 	beq.w	82e74 <__sfvwrite_r+0x5c>
   82f84:	2e00      	cmp	r6, #0
   82f86:	d1d4      	bne.n	82f32 <__sfvwrite_r+0x11a>
   82f88:	f108 0308 	add.w	r3, r8, #8
   82f8c:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82f90:	4698      	mov	r8, r3
   82f92:	f853 5c08 	ldr.w	r5, [r3, #-8]
   82f96:	3308      	adds	r3, #8
   82f98:	2e00      	cmp	r6, #0
   82f9a:	d0f7      	beq.n	82f8c <__sfvwrite_r+0x174>
   82f9c:	4632      	mov	r2, r6
   82f9e:	210a      	movs	r1, #10
   82fa0:	4628      	mov	r0, r5
   82fa2:	f000 fc29 	bl	837f8 <memchr>
   82fa6:	2800      	cmp	r0, #0
   82fa8:	f000 80a1 	beq.w	830ee <__sfvwrite_r+0x2d6>
   82fac:	3001      	adds	r0, #1
   82fae:	eba0 0905 	sub.w	r9, r0, r5
   82fb2:	e7c0      	b.n	82f36 <__sfvwrite_r+0x11e>
   82fb4:	6820      	ldr	r0, [r4, #0]
   82fb6:	6923      	ldr	r3, [r4, #16]
   82fb8:	4298      	cmp	r0, r3
   82fba:	d802      	bhi.n	82fc2 <__sfvwrite_r+0x1aa>
   82fbc:	6963      	ldr	r3, [r4, #20]
   82fbe:	429f      	cmp	r7, r3
   82fc0:	d25d      	bcs.n	8307e <__sfvwrite_r+0x266>
   82fc2:	45b8      	cmp	r8, r7
   82fc4:	bf28      	it	cs
   82fc6:	46b8      	movcs	r8, r7
   82fc8:	4649      	mov	r1, r9
   82fca:	4642      	mov	r2, r8
   82fcc:	f000 fc5a 	bl	83884 <memmove>
   82fd0:	68a3      	ldr	r3, [r4, #8]
   82fd2:	6822      	ldr	r2, [r4, #0]
   82fd4:	eba3 0308 	sub.w	r3, r3, r8
   82fd8:	4442      	add	r2, r8
   82fda:	60a3      	str	r3, [r4, #8]
   82fdc:	6022      	str	r2, [r4, #0]
   82fde:	b10b      	cbz	r3, 82fe4 <__sfvwrite_r+0x1cc>
   82fe0:	46c2      	mov	sl, r8
   82fe2:	e777      	b.n	82ed4 <__sfvwrite_r+0xbc>
   82fe4:	4621      	mov	r1, r4
   82fe6:	9800      	ldr	r0, [sp, #0]
   82fe8:	f7ff fcb2 	bl	82950 <_fflush_r>
   82fec:	2800      	cmp	r0, #0
   82fee:	d18f      	bne.n	82f10 <__sfvwrite_r+0xf8>
   82ff0:	46c2      	mov	sl, r8
   82ff2:	e76f      	b.n	82ed4 <__sfvwrite_r+0xbc>
   82ff4:	465a      	mov	r2, fp
   82ff6:	4629      	mov	r1, r5
   82ff8:	f000 fc44 	bl	83884 <memmove>
   82ffc:	68a2      	ldr	r2, [r4, #8]
   82ffe:	6823      	ldr	r3, [r4, #0]
   83000:	eba2 020b 	sub.w	r2, r2, fp
   83004:	445b      	add	r3, fp
   83006:	60a2      	str	r2, [r4, #8]
   83008:	6023      	str	r3, [r4, #0]
   8300a:	e7ad      	b.n	82f68 <__sfvwrite_r+0x150>
   8300c:	46b8      	mov	r8, r7
   8300e:	46ba      	mov	sl, r7
   83010:	46bb      	mov	fp, r7
   83012:	6820      	ldr	r0, [r4, #0]
   83014:	e753      	b.n	82ebe <__sfvwrite_r+0xa6>
   83016:	6962      	ldr	r2, [r4, #20]
   83018:	6820      	ldr	r0, [r4, #0]
   8301a:	6921      	ldr	r1, [r4, #16]
   8301c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83020:	eba0 0a01 	sub.w	sl, r0, r1
   83024:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83028:	f10a 0001 	add.w	r0, sl, #1
   8302c:	ea4f 0868 	mov.w	r8, r8, asr #1
   83030:	4438      	add	r0, r7
   83032:	4540      	cmp	r0, r8
   83034:	4642      	mov	r2, r8
   83036:	bf84      	itt	hi
   83038:	4680      	movhi	r8, r0
   8303a:	4642      	movhi	r2, r8
   8303c:	055b      	lsls	r3, r3, #21
   8303e:	d544      	bpl.n	830ca <__sfvwrite_r+0x2b2>
   83040:	4611      	mov	r1, r2
   83042:	9800      	ldr	r0, [sp, #0]
   83044:	f000 f920 	bl	83288 <_malloc_r>
   83048:	4683      	mov	fp, r0
   8304a:	2800      	cmp	r0, #0
   8304c:	d055      	beq.n	830fa <__sfvwrite_r+0x2e2>
   8304e:	4652      	mov	r2, sl
   83050:	6921      	ldr	r1, [r4, #16]
   83052:	f7fe fae3 	bl	8161c <memcpy>
   83056:	89a3      	ldrh	r3, [r4, #12]
   83058:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8305c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83060:	81a3      	strh	r3, [r4, #12]
   83062:	eb0b 000a 	add.w	r0, fp, sl
   83066:	eba8 030a 	sub.w	r3, r8, sl
   8306a:	f8c4 b010 	str.w	fp, [r4, #16]
   8306e:	f8c4 8014 	str.w	r8, [r4, #20]
   83072:	6020      	str	r0, [r4, #0]
   83074:	60a3      	str	r3, [r4, #8]
   83076:	46b8      	mov	r8, r7
   83078:	46ba      	mov	sl, r7
   8307a:	46bb      	mov	fp, r7
   8307c:	e71f      	b.n	82ebe <__sfvwrite_r+0xa6>
   8307e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83082:	42ba      	cmp	r2, r7
   83084:	bf28      	it	cs
   83086:	463a      	movcs	r2, r7
   83088:	fb92 f2f3 	sdiv	r2, r2, r3
   8308c:	69e1      	ldr	r1, [r4, #28]
   8308e:	fb03 f302 	mul.w	r3, r3, r2
   83092:	9800      	ldr	r0, [sp, #0]
   83094:	464a      	mov	r2, r9
   83096:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83098:	47b0      	blx	r6
   8309a:	f1b0 0a00 	subs.w	sl, r0, #0
   8309e:	f73f af19 	bgt.w	82ed4 <__sfvwrite_r+0xbc>
   830a2:	e735      	b.n	82f10 <__sfvwrite_r+0xf8>
   830a4:	461a      	mov	r2, r3
   830a6:	4629      	mov	r1, r5
   830a8:	9301      	str	r3, [sp, #4]
   830aa:	f000 fbeb 	bl	83884 <memmove>
   830ae:	6822      	ldr	r2, [r4, #0]
   830b0:	9b01      	ldr	r3, [sp, #4]
   830b2:	4621      	mov	r1, r4
   830b4:	441a      	add	r2, r3
   830b6:	6022      	str	r2, [r4, #0]
   830b8:	9800      	ldr	r0, [sp, #0]
   830ba:	f7ff fc49 	bl	82950 <_fflush_r>
   830be:	9b01      	ldr	r3, [sp, #4]
   830c0:	2800      	cmp	r0, #0
   830c2:	f47f af25 	bne.w	82f10 <__sfvwrite_r+0xf8>
   830c6:	461f      	mov	r7, r3
   830c8:	e74e      	b.n	82f68 <__sfvwrite_r+0x150>
   830ca:	9800      	ldr	r0, [sp, #0]
   830cc:	f000 fc4a 	bl	83964 <_realloc_r>
   830d0:	4683      	mov	fp, r0
   830d2:	2800      	cmp	r0, #0
   830d4:	d1c5      	bne.n	83062 <__sfvwrite_r+0x24a>
   830d6:	9d00      	ldr	r5, [sp, #0]
   830d8:	6921      	ldr	r1, [r4, #16]
   830da:	4628      	mov	r0, r5
   830dc:	f7ff fdb6 	bl	82c4c <_free_r>
   830e0:	220c      	movs	r2, #12
   830e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   830e6:	602a      	str	r2, [r5, #0]
   830e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   830ec:	e712      	b.n	82f14 <__sfvwrite_r+0xfc>
   830ee:	f106 0901 	add.w	r9, r6, #1
   830f2:	e720      	b.n	82f36 <__sfvwrite_r+0x11e>
   830f4:	f04f 30ff 	mov.w	r0, #4294967295
   830f8:	e6bd      	b.n	82e76 <__sfvwrite_r+0x5e>
   830fa:	220c      	movs	r2, #12
   830fc:	9900      	ldr	r1, [sp, #0]
   830fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83102:	600a      	str	r2, [r1, #0]
   83104:	e706      	b.n	82f14 <__sfvwrite_r+0xfc>
   83106:	bf00      	nop
   83108:	7ffffc00 	.word	0x7ffffc00

0008310c <_fwalk_reent>:
   8310c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83110:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83114:	d01e      	beq.n	83154 <_fwalk_reent+0x48>
   83116:	4688      	mov	r8, r1
   83118:	4607      	mov	r7, r0
   8311a:	f04f 0900 	mov.w	r9, #0
   8311e:	6875      	ldr	r5, [r6, #4]
   83120:	68b4      	ldr	r4, [r6, #8]
   83122:	3d01      	subs	r5, #1
   83124:	d410      	bmi.n	83148 <_fwalk_reent+0x3c>
   83126:	89a3      	ldrh	r3, [r4, #12]
   83128:	3d01      	subs	r5, #1
   8312a:	2b01      	cmp	r3, #1
   8312c:	d908      	bls.n	83140 <_fwalk_reent+0x34>
   8312e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83132:	3301      	adds	r3, #1
   83134:	d004      	beq.n	83140 <_fwalk_reent+0x34>
   83136:	4621      	mov	r1, r4
   83138:	4638      	mov	r0, r7
   8313a:	47c0      	blx	r8
   8313c:	ea49 0900 	orr.w	r9, r9, r0
   83140:	1c6b      	adds	r3, r5, #1
   83142:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83146:	d1ee      	bne.n	83126 <_fwalk_reent+0x1a>
   83148:	6836      	ldr	r6, [r6, #0]
   8314a:	2e00      	cmp	r6, #0
   8314c:	d1e7      	bne.n	8311e <_fwalk_reent+0x12>
   8314e:	4648      	mov	r0, r9
   83150:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83154:	46b1      	mov	r9, r6
   83156:	4648      	mov	r0, r9
   83158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008315c <__locale_mb_cur_max>:
   8315c:	4b04      	ldr	r3, [pc, #16]	; (83170 <__locale_mb_cur_max+0x14>)
   8315e:	4a05      	ldr	r2, [pc, #20]	; (83174 <__locale_mb_cur_max+0x18>)
   83160:	681b      	ldr	r3, [r3, #0]
   83162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83164:	2b00      	cmp	r3, #0
   83166:	bf08      	it	eq
   83168:	4613      	moveq	r3, r2
   8316a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8316e:	4770      	bx	lr
   83170:	20070144 	.word	0x20070144
   83174:	20070574 	.word	0x20070574

00083178 <__retarget_lock_init_recursive>:
   83178:	4770      	bx	lr
   8317a:	bf00      	nop

0008317c <__retarget_lock_close_recursive>:
   8317c:	4770      	bx	lr
   8317e:	bf00      	nop

00083180 <__retarget_lock_acquire_recursive>:
   83180:	4770      	bx	lr
   83182:	bf00      	nop

00083184 <__retarget_lock_release_recursive>:
   83184:	4770      	bx	lr
   83186:	bf00      	nop

00083188 <__swhatbuf_r>:
   83188:	b570      	push	{r4, r5, r6, lr}
   8318a:	460c      	mov	r4, r1
   8318c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83190:	b090      	sub	sp, #64	; 0x40
   83192:	2900      	cmp	r1, #0
   83194:	4615      	mov	r5, r2
   83196:	461e      	mov	r6, r3
   83198:	db14      	blt.n	831c4 <__swhatbuf_r+0x3c>
   8319a:	aa01      	add	r2, sp, #4
   8319c:	f000 ff68 	bl	84070 <_fstat_r>
   831a0:	2800      	cmp	r0, #0
   831a2:	db0f      	blt.n	831c4 <__swhatbuf_r+0x3c>
   831a4:	9a02      	ldr	r2, [sp, #8]
   831a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   831aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   831ae:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   831b2:	fab2 f282 	clz	r2, r2
   831b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
   831ba:	0952      	lsrs	r2, r2, #5
   831bc:	6032      	str	r2, [r6, #0]
   831be:	602b      	str	r3, [r5, #0]
   831c0:	b010      	add	sp, #64	; 0x40
   831c2:	bd70      	pop	{r4, r5, r6, pc}
   831c4:	2300      	movs	r3, #0
   831c6:	89a2      	ldrh	r2, [r4, #12]
   831c8:	6033      	str	r3, [r6, #0]
   831ca:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   831ce:	d004      	beq.n	831da <__swhatbuf_r+0x52>
   831d0:	2240      	movs	r2, #64	; 0x40
   831d2:	4618      	mov	r0, r3
   831d4:	602a      	str	r2, [r5, #0]
   831d6:	b010      	add	sp, #64	; 0x40
   831d8:	bd70      	pop	{r4, r5, r6, pc}
   831da:	f44f 6380 	mov.w	r3, #1024	; 0x400
   831de:	602b      	str	r3, [r5, #0]
   831e0:	b010      	add	sp, #64	; 0x40
   831e2:	bd70      	pop	{r4, r5, r6, pc}

000831e4 <__smakebuf_r>:
   831e4:	898a      	ldrh	r2, [r1, #12]
   831e6:	460b      	mov	r3, r1
   831e8:	0792      	lsls	r2, r2, #30
   831ea:	d506      	bpl.n	831fa <__smakebuf_r+0x16>
   831ec:	2101      	movs	r1, #1
   831ee:	f103 0243 	add.w	r2, r3, #67	; 0x43
   831f2:	6159      	str	r1, [r3, #20]
   831f4:	601a      	str	r2, [r3, #0]
   831f6:	611a      	str	r2, [r3, #16]
   831f8:	4770      	bx	lr
   831fa:	b5f0      	push	{r4, r5, r6, r7, lr}
   831fc:	b083      	sub	sp, #12
   831fe:	ab01      	add	r3, sp, #4
   83200:	466a      	mov	r2, sp
   83202:	460c      	mov	r4, r1
   83204:	4606      	mov	r6, r0
   83206:	f7ff ffbf 	bl	83188 <__swhatbuf_r>
   8320a:	9900      	ldr	r1, [sp, #0]
   8320c:	4605      	mov	r5, r0
   8320e:	4630      	mov	r0, r6
   83210:	f000 f83a 	bl	83288 <_malloc_r>
   83214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83218:	b1d8      	cbz	r0, 83252 <__smakebuf_r+0x6e>
   8321a:	e89d 0006 	ldmia.w	sp, {r1, r2}
   8321e:	4f15      	ldr	r7, [pc, #84]	; (83274 <__smakebuf_r+0x90>)
   83220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83224:	63f7      	str	r7, [r6, #60]	; 0x3c
   83226:	81a3      	strh	r3, [r4, #12]
   83228:	6020      	str	r0, [r4, #0]
   8322a:	6120      	str	r0, [r4, #16]
   8322c:	6161      	str	r1, [r4, #20]
   8322e:	b91a      	cbnz	r2, 83238 <__smakebuf_r+0x54>
   83230:	432b      	orrs	r3, r5
   83232:	81a3      	strh	r3, [r4, #12]
   83234:	b003      	add	sp, #12
   83236:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83238:	4630      	mov	r0, r6
   8323a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8323e:	f000 ff2b 	bl	84098 <_isatty_r>
   83242:	b1a0      	cbz	r0, 8326e <__smakebuf_r+0x8a>
   83244:	89a3      	ldrh	r3, [r4, #12]
   83246:	f023 0303 	bic.w	r3, r3, #3
   8324a:	f043 0301 	orr.w	r3, r3, #1
   8324e:	b21b      	sxth	r3, r3
   83250:	e7ee      	b.n	83230 <__smakebuf_r+0x4c>
   83252:	059a      	lsls	r2, r3, #22
   83254:	d4ee      	bmi.n	83234 <__smakebuf_r+0x50>
   83256:	2101      	movs	r1, #1
   83258:	f023 0303 	bic.w	r3, r3, #3
   8325c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83260:	f043 0302 	orr.w	r3, r3, #2
   83264:	81a3      	strh	r3, [r4, #12]
   83266:	6161      	str	r1, [r4, #20]
   83268:	6022      	str	r2, [r4, #0]
   8326a:	6122      	str	r2, [r4, #16]
   8326c:	e7e2      	b.n	83234 <__smakebuf_r+0x50>
   8326e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83272:	e7dd      	b.n	83230 <__smakebuf_r+0x4c>
   83274:	000829a5 	.word	0x000829a5

00083278 <malloc>:
   83278:	4b02      	ldr	r3, [pc, #8]	; (83284 <malloc+0xc>)
   8327a:	4601      	mov	r1, r0
   8327c:	6818      	ldr	r0, [r3, #0]
   8327e:	f000 b803 	b.w	83288 <_malloc_r>
   83282:	bf00      	nop
   83284:	20070144 	.word	0x20070144

00083288 <_malloc_r>:
   83288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8328c:	f101 060b 	add.w	r6, r1, #11
   83290:	2e16      	cmp	r6, #22
   83292:	b083      	sub	sp, #12
   83294:	4605      	mov	r5, r0
   83296:	f240 809e 	bls.w	833d6 <_malloc_r+0x14e>
   8329a:	f036 0607 	bics.w	r6, r6, #7
   8329e:	f100 80bd 	bmi.w	8341c <_malloc_r+0x194>
   832a2:	42b1      	cmp	r1, r6
   832a4:	f200 80ba 	bhi.w	8341c <_malloc_r+0x194>
   832a8:	f000 fb50 	bl	8394c <__malloc_lock>
   832ac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   832b0:	f0c0 8285 	bcc.w	837be <_malloc_r+0x536>
   832b4:	0a73      	lsrs	r3, r6, #9
   832b6:	f000 80b8 	beq.w	8342a <_malloc_r+0x1a2>
   832ba:	2b04      	cmp	r3, #4
   832bc:	f200 816c 	bhi.w	83598 <_malloc_r+0x310>
   832c0:	09b3      	lsrs	r3, r6, #6
   832c2:	f103 0039 	add.w	r0, r3, #57	; 0x39
   832c6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   832ca:	00c1      	lsls	r1, r0, #3
   832cc:	4fb8      	ldr	r7, [pc, #736]	; (835b0 <_malloc_r+0x328>)
   832ce:	4439      	add	r1, r7
   832d0:	684c      	ldr	r4, [r1, #4]
   832d2:	3908      	subs	r1, #8
   832d4:	42a1      	cmp	r1, r4
   832d6:	d106      	bne.n	832e6 <_malloc_r+0x5e>
   832d8:	e00c      	b.n	832f4 <_malloc_r+0x6c>
   832da:	2a00      	cmp	r2, #0
   832dc:	f280 80ab 	bge.w	83436 <_malloc_r+0x1ae>
   832e0:	68e4      	ldr	r4, [r4, #12]
   832e2:	42a1      	cmp	r1, r4
   832e4:	d006      	beq.n	832f4 <_malloc_r+0x6c>
   832e6:	6863      	ldr	r3, [r4, #4]
   832e8:	f023 0303 	bic.w	r3, r3, #3
   832ec:	1b9a      	subs	r2, r3, r6
   832ee:	2a0f      	cmp	r2, #15
   832f0:	ddf3      	ble.n	832da <_malloc_r+0x52>
   832f2:	4670      	mov	r0, lr
   832f4:	693c      	ldr	r4, [r7, #16]
   832f6:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 835c4 <_malloc_r+0x33c>
   832fa:	4574      	cmp	r4, lr
   832fc:	f000 819e 	beq.w	8363c <_malloc_r+0x3b4>
   83300:	6863      	ldr	r3, [r4, #4]
   83302:	f023 0303 	bic.w	r3, r3, #3
   83306:	1b9a      	subs	r2, r3, r6
   83308:	2a0f      	cmp	r2, #15
   8330a:	f300 8183 	bgt.w	83614 <_malloc_r+0x38c>
   8330e:	2a00      	cmp	r2, #0
   83310:	f8c7 e014 	str.w	lr, [r7, #20]
   83314:	f8c7 e010 	str.w	lr, [r7, #16]
   83318:	f280 8091 	bge.w	8343e <_malloc_r+0x1b6>
   8331c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83320:	f080 8154 	bcs.w	835cc <_malloc_r+0x344>
   83324:	2201      	movs	r2, #1
   83326:	08db      	lsrs	r3, r3, #3
   83328:	6879      	ldr	r1, [r7, #4]
   8332a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8332e:	4413      	add	r3, r2
   83330:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83334:	fa02 f20c 	lsl.w	r2, r2, ip
   83338:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   8333c:	430a      	orrs	r2, r1
   8333e:	f1ac 0108 	sub.w	r1, ip, #8
   83342:	60e1      	str	r1, [r4, #12]
   83344:	f8c4 8008 	str.w	r8, [r4, #8]
   83348:	607a      	str	r2, [r7, #4]
   8334a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8334e:	f8c8 400c 	str.w	r4, [r8, #12]
   83352:	2401      	movs	r4, #1
   83354:	1083      	asrs	r3, r0, #2
   83356:	409c      	lsls	r4, r3
   83358:	4294      	cmp	r4, r2
   8335a:	d87d      	bhi.n	83458 <_malloc_r+0x1d0>
   8335c:	4214      	tst	r4, r2
   8335e:	d106      	bne.n	8336e <_malloc_r+0xe6>
   83360:	f020 0003 	bic.w	r0, r0, #3
   83364:	0064      	lsls	r4, r4, #1
   83366:	4214      	tst	r4, r2
   83368:	f100 0004 	add.w	r0, r0, #4
   8336c:	d0fa      	beq.n	83364 <_malloc_r+0xdc>
   8336e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83372:	46cc      	mov	ip, r9
   83374:	4680      	mov	r8, r0
   83376:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8337a:	459c      	cmp	ip, r3
   8337c:	d107      	bne.n	8338e <_malloc_r+0x106>
   8337e:	e15f      	b.n	83640 <_malloc_r+0x3b8>
   83380:	2a00      	cmp	r2, #0
   83382:	f280 816d 	bge.w	83660 <_malloc_r+0x3d8>
   83386:	68db      	ldr	r3, [r3, #12]
   83388:	459c      	cmp	ip, r3
   8338a:	f000 8159 	beq.w	83640 <_malloc_r+0x3b8>
   8338e:	6859      	ldr	r1, [r3, #4]
   83390:	f021 0103 	bic.w	r1, r1, #3
   83394:	1b8a      	subs	r2, r1, r6
   83396:	2a0f      	cmp	r2, #15
   83398:	ddf2      	ble.n	83380 <_malloc_r+0xf8>
   8339a:	68dc      	ldr	r4, [r3, #12]
   8339c:	f8d3 c008 	ldr.w	ip, [r3, #8]
   833a0:	f046 0801 	orr.w	r8, r6, #1
   833a4:	4628      	mov	r0, r5
   833a6:	441e      	add	r6, r3
   833a8:	f042 0501 	orr.w	r5, r2, #1
   833ac:	f8c3 8004 	str.w	r8, [r3, #4]
   833b0:	f8cc 400c 	str.w	r4, [ip, #12]
   833b4:	f8c4 c008 	str.w	ip, [r4, #8]
   833b8:	617e      	str	r6, [r7, #20]
   833ba:	613e      	str	r6, [r7, #16]
   833bc:	f8c6 e00c 	str.w	lr, [r6, #12]
   833c0:	f8c6 e008 	str.w	lr, [r6, #8]
   833c4:	6075      	str	r5, [r6, #4]
   833c6:	505a      	str	r2, [r3, r1]
   833c8:	9300      	str	r3, [sp, #0]
   833ca:	f000 fac5 	bl	83958 <__malloc_unlock>
   833ce:	9b00      	ldr	r3, [sp, #0]
   833d0:	f103 0408 	add.w	r4, r3, #8
   833d4:	e01e      	b.n	83414 <_malloc_r+0x18c>
   833d6:	2910      	cmp	r1, #16
   833d8:	d820      	bhi.n	8341c <_malloc_r+0x194>
   833da:	f000 fab7 	bl	8394c <__malloc_lock>
   833de:	2610      	movs	r6, #16
   833e0:	2318      	movs	r3, #24
   833e2:	2002      	movs	r0, #2
   833e4:	4f72      	ldr	r7, [pc, #456]	; (835b0 <_malloc_r+0x328>)
   833e6:	443b      	add	r3, r7
   833e8:	685c      	ldr	r4, [r3, #4]
   833ea:	f1a3 0208 	sub.w	r2, r3, #8
   833ee:	4294      	cmp	r4, r2
   833f0:	f000 812f 	beq.w	83652 <_malloc_r+0x3ca>
   833f4:	6863      	ldr	r3, [r4, #4]
   833f6:	68e1      	ldr	r1, [r4, #12]
   833f8:	f023 0303 	bic.w	r3, r3, #3
   833fc:	4423      	add	r3, r4
   833fe:	685a      	ldr	r2, [r3, #4]
   83400:	68a6      	ldr	r6, [r4, #8]
   83402:	f042 0201 	orr.w	r2, r2, #1
   83406:	60f1      	str	r1, [r6, #12]
   83408:	4628      	mov	r0, r5
   8340a:	608e      	str	r6, [r1, #8]
   8340c:	605a      	str	r2, [r3, #4]
   8340e:	f000 faa3 	bl	83958 <__malloc_unlock>
   83412:	3408      	adds	r4, #8
   83414:	4620      	mov	r0, r4
   83416:	b003      	add	sp, #12
   83418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8341c:	2400      	movs	r4, #0
   8341e:	230c      	movs	r3, #12
   83420:	4620      	mov	r0, r4
   83422:	602b      	str	r3, [r5, #0]
   83424:	b003      	add	sp, #12
   83426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8342a:	2040      	movs	r0, #64	; 0x40
   8342c:	f44f 7100 	mov.w	r1, #512	; 0x200
   83430:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83434:	e74a      	b.n	832cc <_malloc_r+0x44>
   83436:	4423      	add	r3, r4
   83438:	685a      	ldr	r2, [r3, #4]
   8343a:	68e1      	ldr	r1, [r4, #12]
   8343c:	e7e0      	b.n	83400 <_malloc_r+0x178>
   8343e:	4423      	add	r3, r4
   83440:	685a      	ldr	r2, [r3, #4]
   83442:	4628      	mov	r0, r5
   83444:	f042 0201 	orr.w	r2, r2, #1
   83448:	605a      	str	r2, [r3, #4]
   8344a:	3408      	adds	r4, #8
   8344c:	f000 fa84 	bl	83958 <__malloc_unlock>
   83450:	4620      	mov	r0, r4
   83452:	b003      	add	sp, #12
   83454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83458:	68bc      	ldr	r4, [r7, #8]
   8345a:	6863      	ldr	r3, [r4, #4]
   8345c:	f023 0803 	bic.w	r8, r3, #3
   83460:	45b0      	cmp	r8, r6
   83462:	d304      	bcc.n	8346e <_malloc_r+0x1e6>
   83464:	eba8 0306 	sub.w	r3, r8, r6
   83468:	2b0f      	cmp	r3, #15
   8346a:	f300 8085 	bgt.w	83578 <_malloc_r+0x2f0>
   8346e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 835c8 <_malloc_r+0x340>
   83472:	4b50      	ldr	r3, [pc, #320]	; (835b4 <_malloc_r+0x32c>)
   83474:	f8d9 2000 	ldr.w	r2, [r9]
   83478:	681b      	ldr	r3, [r3, #0]
   8347a:	3201      	adds	r2, #1
   8347c:	4433      	add	r3, r6
   8347e:	eb04 0a08 	add.w	sl, r4, r8
   83482:	f000 8154 	beq.w	8372e <_malloc_r+0x4a6>
   83486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   8348a:	330f      	adds	r3, #15
   8348c:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83490:	f02b 0b0f 	bic.w	fp, fp, #15
   83494:	4659      	mov	r1, fp
   83496:	4628      	mov	r0, r5
   83498:	f000 fc1a 	bl	83cd0 <_sbrk_r>
   8349c:	1c41      	adds	r1, r0, #1
   8349e:	4602      	mov	r2, r0
   834a0:	f000 80fb 	beq.w	8369a <_malloc_r+0x412>
   834a4:	4582      	cmp	sl, r0
   834a6:	f200 80f6 	bhi.w	83696 <_malloc_r+0x40e>
   834aa:	4b43      	ldr	r3, [pc, #268]	; (835b8 <_malloc_r+0x330>)
   834ac:	6819      	ldr	r1, [r3, #0]
   834ae:	4459      	add	r1, fp
   834b0:	6019      	str	r1, [r3, #0]
   834b2:	f000 814c 	beq.w	8374e <_malloc_r+0x4c6>
   834b6:	f8d9 0000 	ldr.w	r0, [r9]
   834ba:	3001      	adds	r0, #1
   834bc:	bf1b      	ittet	ne
   834be:	eba2 0a0a 	subne.w	sl, r2, sl
   834c2:	4451      	addne	r1, sl
   834c4:	f8c9 2000 	streq.w	r2, [r9]
   834c8:	6019      	strne	r1, [r3, #0]
   834ca:	f012 0107 	ands.w	r1, r2, #7
   834ce:	f000 8114 	beq.w	836fa <_malloc_r+0x472>
   834d2:	f1c1 0008 	rsb	r0, r1, #8
   834d6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   834da:	4402      	add	r2, r0
   834dc:	3108      	adds	r1, #8
   834de:	eb02 090b 	add.w	r9, r2, fp
   834e2:	f3c9 090b 	ubfx	r9, r9, #0, #12
   834e6:	eba1 0909 	sub.w	r9, r1, r9
   834ea:	4649      	mov	r1, r9
   834ec:	4628      	mov	r0, r5
   834ee:	9301      	str	r3, [sp, #4]
   834f0:	9200      	str	r2, [sp, #0]
   834f2:	f000 fbed 	bl	83cd0 <_sbrk_r>
   834f6:	1c43      	adds	r3, r0, #1
   834f8:	e89d 000c 	ldmia.w	sp, {r2, r3}
   834fc:	f000 8142 	beq.w	83784 <_malloc_r+0x4fc>
   83500:	1a80      	subs	r0, r0, r2
   83502:	4448      	add	r0, r9
   83504:	f040 0001 	orr.w	r0, r0, #1
   83508:	6819      	ldr	r1, [r3, #0]
   8350a:	42bc      	cmp	r4, r7
   8350c:	4449      	add	r1, r9
   8350e:	60ba      	str	r2, [r7, #8]
   83510:	6019      	str	r1, [r3, #0]
   83512:	6050      	str	r0, [r2, #4]
   83514:	d017      	beq.n	83546 <_malloc_r+0x2be>
   83516:	f1b8 0f0f 	cmp.w	r8, #15
   8351a:	f240 80fa 	bls.w	83712 <_malloc_r+0x48a>
   8351e:	f04f 0c05 	mov.w	ip, #5
   83522:	6862      	ldr	r2, [r4, #4]
   83524:	f1a8 000c 	sub.w	r0, r8, #12
   83528:	f020 0007 	bic.w	r0, r0, #7
   8352c:	f002 0201 	and.w	r2, r2, #1
   83530:	eb04 0e00 	add.w	lr, r4, r0
   83534:	4302      	orrs	r2, r0
   83536:	280f      	cmp	r0, #15
   83538:	6062      	str	r2, [r4, #4]
   8353a:	f8ce c004 	str.w	ip, [lr, #4]
   8353e:	f8ce c008 	str.w	ip, [lr, #8]
   83542:	f200 8116 	bhi.w	83772 <_malloc_r+0x4ea>
   83546:	4b1d      	ldr	r3, [pc, #116]	; (835bc <_malloc_r+0x334>)
   83548:	68bc      	ldr	r4, [r7, #8]
   8354a:	681a      	ldr	r2, [r3, #0]
   8354c:	4291      	cmp	r1, r2
   8354e:	bf88      	it	hi
   83550:	6019      	strhi	r1, [r3, #0]
   83552:	4b1b      	ldr	r3, [pc, #108]	; (835c0 <_malloc_r+0x338>)
   83554:	681a      	ldr	r2, [r3, #0]
   83556:	4291      	cmp	r1, r2
   83558:	6862      	ldr	r2, [r4, #4]
   8355a:	bf88      	it	hi
   8355c:	6019      	strhi	r1, [r3, #0]
   8355e:	f022 0203 	bic.w	r2, r2, #3
   83562:	4296      	cmp	r6, r2
   83564:	eba2 0306 	sub.w	r3, r2, r6
   83568:	d801      	bhi.n	8356e <_malloc_r+0x2e6>
   8356a:	2b0f      	cmp	r3, #15
   8356c:	dc04      	bgt.n	83578 <_malloc_r+0x2f0>
   8356e:	4628      	mov	r0, r5
   83570:	f000 f9f2 	bl	83958 <__malloc_unlock>
   83574:	2400      	movs	r4, #0
   83576:	e74d      	b.n	83414 <_malloc_r+0x18c>
   83578:	f046 0201 	orr.w	r2, r6, #1
   8357c:	f043 0301 	orr.w	r3, r3, #1
   83580:	4426      	add	r6, r4
   83582:	6062      	str	r2, [r4, #4]
   83584:	4628      	mov	r0, r5
   83586:	60be      	str	r6, [r7, #8]
   83588:	3408      	adds	r4, #8
   8358a:	6073      	str	r3, [r6, #4]
   8358c:	f000 f9e4 	bl	83958 <__malloc_unlock>
   83590:	4620      	mov	r0, r4
   83592:	b003      	add	sp, #12
   83594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83598:	2b14      	cmp	r3, #20
   8359a:	d970      	bls.n	8367e <_malloc_r+0x3f6>
   8359c:	2b54      	cmp	r3, #84	; 0x54
   8359e:	f200 80a2 	bhi.w	836e6 <_malloc_r+0x45e>
   835a2:	0b33      	lsrs	r3, r6, #12
   835a4:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   835a8:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   835ac:	00c1      	lsls	r1, r0, #3
   835ae:	e68d      	b.n	832cc <_malloc_r+0x44>
   835b0:	200706e0 	.word	0x200706e0
   835b4:	20070ce0 	.word	0x20070ce0
   835b8:	20070cb0 	.word	0x20070cb0
   835bc:	20070cd8 	.word	0x20070cd8
   835c0:	20070cdc 	.word	0x20070cdc
   835c4:	200706e8 	.word	0x200706e8
   835c8:	20070ae8 	.word	0x20070ae8
   835cc:	0a5a      	lsrs	r2, r3, #9
   835ce:	2a04      	cmp	r2, #4
   835d0:	d95b      	bls.n	8368a <_malloc_r+0x402>
   835d2:	2a14      	cmp	r2, #20
   835d4:	f200 80ae 	bhi.w	83734 <_malloc_r+0x4ac>
   835d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   835dc:	00c9      	lsls	r1, r1, #3
   835de:	325b      	adds	r2, #91	; 0x5b
   835e0:	eb07 0c01 	add.w	ip, r7, r1
   835e4:	5879      	ldr	r1, [r7, r1]
   835e6:	f1ac 0c08 	sub.w	ip, ip, #8
   835ea:	458c      	cmp	ip, r1
   835ec:	f000 8088 	beq.w	83700 <_malloc_r+0x478>
   835f0:	684a      	ldr	r2, [r1, #4]
   835f2:	f022 0203 	bic.w	r2, r2, #3
   835f6:	4293      	cmp	r3, r2
   835f8:	d273      	bcs.n	836e2 <_malloc_r+0x45a>
   835fa:	6889      	ldr	r1, [r1, #8]
   835fc:	458c      	cmp	ip, r1
   835fe:	d1f7      	bne.n	835f0 <_malloc_r+0x368>
   83600:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83604:	687a      	ldr	r2, [r7, #4]
   83606:	60e3      	str	r3, [r4, #12]
   83608:	f8c4 c008 	str.w	ip, [r4, #8]
   8360c:	609c      	str	r4, [r3, #8]
   8360e:	f8cc 400c 	str.w	r4, [ip, #12]
   83612:	e69e      	b.n	83352 <_malloc_r+0xca>
   83614:	f046 0c01 	orr.w	ip, r6, #1
   83618:	f042 0101 	orr.w	r1, r2, #1
   8361c:	4426      	add	r6, r4
   8361e:	f8c4 c004 	str.w	ip, [r4, #4]
   83622:	4628      	mov	r0, r5
   83624:	617e      	str	r6, [r7, #20]
   83626:	613e      	str	r6, [r7, #16]
   83628:	f8c6 e00c 	str.w	lr, [r6, #12]
   8362c:	f8c6 e008 	str.w	lr, [r6, #8]
   83630:	6071      	str	r1, [r6, #4]
   83632:	50e2      	str	r2, [r4, r3]
   83634:	f000 f990 	bl	83958 <__malloc_unlock>
   83638:	3408      	adds	r4, #8
   8363a:	e6eb      	b.n	83414 <_malloc_r+0x18c>
   8363c:	687a      	ldr	r2, [r7, #4]
   8363e:	e688      	b.n	83352 <_malloc_r+0xca>
   83640:	f108 0801 	add.w	r8, r8, #1
   83644:	f018 0f03 	tst.w	r8, #3
   83648:	f10c 0c08 	add.w	ip, ip, #8
   8364c:	f47f ae93 	bne.w	83376 <_malloc_r+0xee>
   83650:	e02d      	b.n	836ae <_malloc_r+0x426>
   83652:	68dc      	ldr	r4, [r3, #12]
   83654:	42a3      	cmp	r3, r4
   83656:	bf08      	it	eq
   83658:	3002      	addeq	r0, #2
   8365a:	f43f ae4b 	beq.w	832f4 <_malloc_r+0x6c>
   8365e:	e6c9      	b.n	833f4 <_malloc_r+0x16c>
   83660:	461c      	mov	r4, r3
   83662:	4419      	add	r1, r3
   83664:	684a      	ldr	r2, [r1, #4]
   83666:	68db      	ldr	r3, [r3, #12]
   83668:	f854 6f08 	ldr.w	r6, [r4, #8]!
   8366c:	f042 0201 	orr.w	r2, r2, #1
   83670:	604a      	str	r2, [r1, #4]
   83672:	4628      	mov	r0, r5
   83674:	60f3      	str	r3, [r6, #12]
   83676:	609e      	str	r6, [r3, #8]
   83678:	f000 f96e 	bl	83958 <__malloc_unlock>
   8367c:	e6ca      	b.n	83414 <_malloc_r+0x18c>
   8367e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   83682:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   83686:	00c1      	lsls	r1, r0, #3
   83688:	e620      	b.n	832cc <_malloc_r+0x44>
   8368a:	099a      	lsrs	r2, r3, #6
   8368c:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83690:	00c9      	lsls	r1, r1, #3
   83692:	3238      	adds	r2, #56	; 0x38
   83694:	e7a4      	b.n	835e0 <_malloc_r+0x358>
   83696:	42bc      	cmp	r4, r7
   83698:	d054      	beq.n	83744 <_malloc_r+0x4bc>
   8369a:	68bc      	ldr	r4, [r7, #8]
   8369c:	6862      	ldr	r2, [r4, #4]
   8369e:	f022 0203 	bic.w	r2, r2, #3
   836a2:	e75e      	b.n	83562 <_malloc_r+0x2da>
   836a4:	f859 3908 	ldr.w	r3, [r9], #-8
   836a8:	4599      	cmp	r9, r3
   836aa:	f040 8086 	bne.w	837ba <_malloc_r+0x532>
   836ae:	f010 0f03 	tst.w	r0, #3
   836b2:	f100 30ff 	add.w	r0, r0, #4294967295
   836b6:	d1f5      	bne.n	836a4 <_malloc_r+0x41c>
   836b8:	687b      	ldr	r3, [r7, #4]
   836ba:	ea23 0304 	bic.w	r3, r3, r4
   836be:	607b      	str	r3, [r7, #4]
   836c0:	0064      	lsls	r4, r4, #1
   836c2:	429c      	cmp	r4, r3
   836c4:	f63f aec8 	bhi.w	83458 <_malloc_r+0x1d0>
   836c8:	2c00      	cmp	r4, #0
   836ca:	f43f aec5 	beq.w	83458 <_malloc_r+0x1d0>
   836ce:	421c      	tst	r4, r3
   836d0:	4640      	mov	r0, r8
   836d2:	f47f ae4c 	bne.w	8336e <_malloc_r+0xe6>
   836d6:	0064      	lsls	r4, r4, #1
   836d8:	421c      	tst	r4, r3
   836da:	f100 0004 	add.w	r0, r0, #4
   836de:	d0fa      	beq.n	836d6 <_malloc_r+0x44e>
   836e0:	e645      	b.n	8336e <_malloc_r+0xe6>
   836e2:	468c      	mov	ip, r1
   836e4:	e78c      	b.n	83600 <_malloc_r+0x378>
   836e6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   836ea:	d815      	bhi.n	83718 <_malloc_r+0x490>
   836ec:	0bf3      	lsrs	r3, r6, #15
   836ee:	f103 0078 	add.w	r0, r3, #120	; 0x78
   836f2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   836f6:	00c1      	lsls	r1, r0, #3
   836f8:	e5e8      	b.n	832cc <_malloc_r+0x44>
   836fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   836fe:	e6ee      	b.n	834de <_malloc_r+0x256>
   83700:	2101      	movs	r1, #1
   83702:	687b      	ldr	r3, [r7, #4]
   83704:	1092      	asrs	r2, r2, #2
   83706:	fa01 f202 	lsl.w	r2, r1, r2
   8370a:	431a      	orrs	r2, r3
   8370c:	607a      	str	r2, [r7, #4]
   8370e:	4663      	mov	r3, ip
   83710:	e779      	b.n	83606 <_malloc_r+0x37e>
   83712:	2301      	movs	r3, #1
   83714:	6053      	str	r3, [r2, #4]
   83716:	e72a      	b.n	8356e <_malloc_r+0x2e6>
   83718:	f240 5254 	movw	r2, #1364	; 0x554
   8371c:	4293      	cmp	r3, r2
   8371e:	d822      	bhi.n	83766 <_malloc_r+0x4de>
   83720:	0cb3      	lsrs	r3, r6, #18
   83722:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83726:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8372a:	00c1      	lsls	r1, r0, #3
   8372c:	e5ce      	b.n	832cc <_malloc_r+0x44>
   8372e:	f103 0b10 	add.w	fp, r3, #16
   83732:	e6af      	b.n	83494 <_malloc_r+0x20c>
   83734:	2a54      	cmp	r2, #84	; 0x54
   83736:	d829      	bhi.n	8378c <_malloc_r+0x504>
   83738:	0b1a      	lsrs	r2, r3, #12
   8373a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   8373e:	00c9      	lsls	r1, r1, #3
   83740:	326e      	adds	r2, #110	; 0x6e
   83742:	e74d      	b.n	835e0 <_malloc_r+0x358>
   83744:	4b20      	ldr	r3, [pc, #128]	; (837c8 <_malloc_r+0x540>)
   83746:	6819      	ldr	r1, [r3, #0]
   83748:	4459      	add	r1, fp
   8374a:	6019      	str	r1, [r3, #0]
   8374c:	e6b3      	b.n	834b6 <_malloc_r+0x22e>
   8374e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83752:	2800      	cmp	r0, #0
   83754:	f47f aeaf 	bne.w	834b6 <_malloc_r+0x22e>
   83758:	eb08 030b 	add.w	r3, r8, fp
   8375c:	68ba      	ldr	r2, [r7, #8]
   8375e:	f043 0301 	orr.w	r3, r3, #1
   83762:	6053      	str	r3, [r2, #4]
   83764:	e6ef      	b.n	83546 <_malloc_r+0x2be>
   83766:	207f      	movs	r0, #127	; 0x7f
   83768:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8376c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83770:	e5ac      	b.n	832cc <_malloc_r+0x44>
   83772:	f104 0108 	add.w	r1, r4, #8
   83776:	4628      	mov	r0, r5
   83778:	9300      	str	r3, [sp, #0]
   8377a:	f7ff fa67 	bl	82c4c <_free_r>
   8377e:	9b00      	ldr	r3, [sp, #0]
   83780:	6819      	ldr	r1, [r3, #0]
   83782:	e6e0      	b.n	83546 <_malloc_r+0x2be>
   83784:	2001      	movs	r0, #1
   83786:	f04f 0900 	mov.w	r9, #0
   8378a:	e6bd      	b.n	83508 <_malloc_r+0x280>
   8378c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83790:	d805      	bhi.n	8379e <_malloc_r+0x516>
   83792:	0bda      	lsrs	r2, r3, #15
   83794:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83798:	00c9      	lsls	r1, r1, #3
   8379a:	3277      	adds	r2, #119	; 0x77
   8379c:	e720      	b.n	835e0 <_malloc_r+0x358>
   8379e:	f240 5154 	movw	r1, #1364	; 0x554
   837a2:	428a      	cmp	r2, r1
   837a4:	d805      	bhi.n	837b2 <_malloc_r+0x52a>
   837a6:	0c9a      	lsrs	r2, r3, #18
   837a8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   837ac:	00c9      	lsls	r1, r1, #3
   837ae:	327c      	adds	r2, #124	; 0x7c
   837b0:	e716      	b.n	835e0 <_malloc_r+0x358>
   837b2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   837b6:	227e      	movs	r2, #126	; 0x7e
   837b8:	e712      	b.n	835e0 <_malloc_r+0x358>
   837ba:	687b      	ldr	r3, [r7, #4]
   837bc:	e780      	b.n	836c0 <_malloc_r+0x438>
   837be:	08f0      	lsrs	r0, r6, #3
   837c0:	f106 0308 	add.w	r3, r6, #8
   837c4:	e60e      	b.n	833e4 <_malloc_r+0x15c>
   837c6:	bf00      	nop
   837c8:	20070cb0 	.word	0x20070cb0

000837cc <__ascii_mbtowc>:
   837cc:	b082      	sub	sp, #8
   837ce:	b149      	cbz	r1, 837e4 <__ascii_mbtowc+0x18>
   837d0:	b15a      	cbz	r2, 837ea <__ascii_mbtowc+0x1e>
   837d2:	b16b      	cbz	r3, 837f0 <__ascii_mbtowc+0x24>
   837d4:	7813      	ldrb	r3, [r2, #0]
   837d6:	600b      	str	r3, [r1, #0]
   837d8:	7812      	ldrb	r2, [r2, #0]
   837da:	1c10      	adds	r0, r2, #0
   837dc:	bf18      	it	ne
   837de:	2001      	movne	r0, #1
   837e0:	b002      	add	sp, #8
   837e2:	4770      	bx	lr
   837e4:	a901      	add	r1, sp, #4
   837e6:	2a00      	cmp	r2, #0
   837e8:	d1f3      	bne.n	837d2 <__ascii_mbtowc+0x6>
   837ea:	4610      	mov	r0, r2
   837ec:	b002      	add	sp, #8
   837ee:	4770      	bx	lr
   837f0:	f06f 0001 	mvn.w	r0, #1
   837f4:	e7f4      	b.n	837e0 <__ascii_mbtowc+0x14>
   837f6:	bf00      	nop

000837f8 <memchr>:
   837f8:	0783      	lsls	r3, r0, #30
   837fa:	b470      	push	{r4, r5, r6}
   837fc:	b2cd      	uxtb	r5, r1
   837fe:	d03d      	beq.n	8387c <memchr+0x84>
   83800:	1e54      	subs	r4, r2, #1
   83802:	b30a      	cbz	r2, 83848 <memchr+0x50>
   83804:	7803      	ldrb	r3, [r0, #0]
   83806:	42ab      	cmp	r3, r5
   83808:	d01f      	beq.n	8384a <memchr+0x52>
   8380a:	1c43      	adds	r3, r0, #1
   8380c:	e005      	b.n	8381a <memchr+0x22>
   8380e:	f114 34ff 	adds.w	r4, r4, #4294967295
   83812:	d319      	bcc.n	83848 <memchr+0x50>
   83814:	7802      	ldrb	r2, [r0, #0]
   83816:	42aa      	cmp	r2, r5
   83818:	d017      	beq.n	8384a <memchr+0x52>
   8381a:	f013 0f03 	tst.w	r3, #3
   8381e:	4618      	mov	r0, r3
   83820:	f103 0301 	add.w	r3, r3, #1
   83824:	d1f3      	bne.n	8380e <memchr+0x16>
   83826:	2c03      	cmp	r4, #3
   83828:	d811      	bhi.n	8384e <memchr+0x56>
   8382a:	b34c      	cbz	r4, 83880 <memchr+0x88>
   8382c:	7803      	ldrb	r3, [r0, #0]
   8382e:	42ab      	cmp	r3, r5
   83830:	d00b      	beq.n	8384a <memchr+0x52>
   83832:	4404      	add	r4, r0
   83834:	1c43      	adds	r3, r0, #1
   83836:	e002      	b.n	8383e <memchr+0x46>
   83838:	7802      	ldrb	r2, [r0, #0]
   8383a:	42aa      	cmp	r2, r5
   8383c:	d005      	beq.n	8384a <memchr+0x52>
   8383e:	429c      	cmp	r4, r3
   83840:	4618      	mov	r0, r3
   83842:	f103 0301 	add.w	r3, r3, #1
   83846:	d1f7      	bne.n	83838 <memchr+0x40>
   83848:	2000      	movs	r0, #0
   8384a:	bc70      	pop	{r4, r5, r6}
   8384c:	4770      	bx	lr
   8384e:	0209      	lsls	r1, r1, #8
   83850:	b289      	uxth	r1, r1
   83852:	4329      	orrs	r1, r5
   83854:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83858:	6803      	ldr	r3, [r0, #0]
   8385a:	4606      	mov	r6, r0
   8385c:	404b      	eors	r3, r1
   8385e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83862:	ea22 0303 	bic.w	r3, r2, r3
   83866:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8386a:	f100 0004 	add.w	r0, r0, #4
   8386e:	d103      	bne.n	83878 <memchr+0x80>
   83870:	3c04      	subs	r4, #4
   83872:	2c03      	cmp	r4, #3
   83874:	d8f0      	bhi.n	83858 <memchr+0x60>
   83876:	e7d8      	b.n	8382a <memchr+0x32>
   83878:	4630      	mov	r0, r6
   8387a:	e7d7      	b.n	8382c <memchr+0x34>
   8387c:	4614      	mov	r4, r2
   8387e:	e7d2      	b.n	83826 <memchr+0x2e>
   83880:	4620      	mov	r0, r4
   83882:	e7e2      	b.n	8384a <memchr+0x52>

00083884 <memmove>:
   83884:	4288      	cmp	r0, r1
   83886:	b5f0      	push	{r4, r5, r6, r7, lr}
   83888:	d90d      	bls.n	838a6 <memmove+0x22>
   8388a:	188b      	adds	r3, r1, r2
   8388c:	4298      	cmp	r0, r3
   8388e:	d20a      	bcs.n	838a6 <memmove+0x22>
   83890:	1884      	adds	r4, r0, r2
   83892:	2a00      	cmp	r2, #0
   83894:	d051      	beq.n	8393a <memmove+0xb6>
   83896:	4622      	mov	r2, r4
   83898:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   8389c:	4299      	cmp	r1, r3
   8389e:	f802 4d01 	strb.w	r4, [r2, #-1]!
   838a2:	d1f9      	bne.n	83898 <memmove+0x14>
   838a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   838a6:	2a0f      	cmp	r2, #15
   838a8:	d948      	bls.n	8393c <memmove+0xb8>
   838aa:	ea41 0300 	orr.w	r3, r1, r0
   838ae:	079b      	lsls	r3, r3, #30
   838b0:	d146      	bne.n	83940 <memmove+0xbc>
   838b2:	4615      	mov	r5, r2
   838b4:	f100 0410 	add.w	r4, r0, #16
   838b8:	f101 0310 	add.w	r3, r1, #16
   838bc:	f853 6c10 	ldr.w	r6, [r3, #-16]
   838c0:	3d10      	subs	r5, #16
   838c2:	f844 6c10 	str.w	r6, [r4, #-16]
   838c6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   838ca:	2d0f      	cmp	r5, #15
   838cc:	f844 6c0c 	str.w	r6, [r4, #-12]
   838d0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   838d4:	f104 0410 	add.w	r4, r4, #16
   838d8:	f844 6c18 	str.w	r6, [r4, #-24]
   838dc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   838e0:	f103 0310 	add.w	r3, r3, #16
   838e4:	f844 6c14 	str.w	r6, [r4, #-20]
   838e8:	d8e8      	bhi.n	838bc <memmove+0x38>
   838ea:	f1a2 0310 	sub.w	r3, r2, #16
   838ee:	f023 030f 	bic.w	r3, r3, #15
   838f2:	f002 0e0f 	and.w	lr, r2, #15
   838f6:	3310      	adds	r3, #16
   838f8:	f1be 0f03 	cmp.w	lr, #3
   838fc:	4419      	add	r1, r3
   838fe:	4403      	add	r3, r0
   83900:	d921      	bls.n	83946 <memmove+0xc2>
   83902:	460e      	mov	r6, r1
   83904:	4674      	mov	r4, lr
   83906:	1f1d      	subs	r5, r3, #4
   83908:	f856 7b04 	ldr.w	r7, [r6], #4
   8390c:	3c04      	subs	r4, #4
   8390e:	2c03      	cmp	r4, #3
   83910:	f845 7f04 	str.w	r7, [r5, #4]!
   83914:	d8f8      	bhi.n	83908 <memmove+0x84>
   83916:	f1ae 0404 	sub.w	r4, lr, #4
   8391a:	f024 0403 	bic.w	r4, r4, #3
   8391e:	3404      	adds	r4, #4
   83920:	4421      	add	r1, r4
   83922:	4423      	add	r3, r4
   83924:	f002 0203 	and.w	r2, r2, #3
   83928:	b162      	cbz	r2, 83944 <memmove+0xc0>
   8392a:	3b01      	subs	r3, #1
   8392c:	440a      	add	r2, r1
   8392e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83932:	428a      	cmp	r2, r1
   83934:	f803 4f01 	strb.w	r4, [r3, #1]!
   83938:	d1f9      	bne.n	8392e <memmove+0xaa>
   8393a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8393c:	4603      	mov	r3, r0
   8393e:	e7f3      	b.n	83928 <memmove+0xa4>
   83940:	4603      	mov	r3, r0
   83942:	e7f2      	b.n	8392a <memmove+0xa6>
   83944:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83946:	4672      	mov	r2, lr
   83948:	e7ee      	b.n	83928 <memmove+0xa4>
   8394a:	bf00      	nop

0008394c <__malloc_lock>:
   8394c:	4801      	ldr	r0, [pc, #4]	; (83954 <__malloc_lock+0x8>)
   8394e:	f7ff bc17 	b.w	83180 <__retarget_lock_acquire_recursive>
   83952:	bf00      	nop
   83954:	20070d58 	.word	0x20070d58

00083958 <__malloc_unlock>:
   83958:	4801      	ldr	r0, [pc, #4]	; (83960 <__malloc_unlock+0x8>)
   8395a:	f7ff bc13 	b.w	83184 <__retarget_lock_release_recursive>
   8395e:	bf00      	nop
   83960:	20070d58 	.word	0x20070d58

00083964 <_realloc_r>:
   83964:	2900      	cmp	r1, #0
   83966:	f000 8094 	beq.w	83a92 <_realloc_r+0x12e>
   8396a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8396e:	460c      	mov	r4, r1
   83970:	4615      	mov	r5, r2
   83972:	b083      	sub	sp, #12
   83974:	4680      	mov	r8, r0
   83976:	f105 060b 	add.w	r6, r5, #11
   8397a:	f7ff ffe7 	bl	8394c <__malloc_lock>
   8397e:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83982:	2e16      	cmp	r6, #22
   83984:	f02e 0703 	bic.w	r7, lr, #3
   83988:	f1a4 0908 	sub.w	r9, r4, #8
   8398c:	d83c      	bhi.n	83a08 <_realloc_r+0xa4>
   8398e:	2210      	movs	r2, #16
   83990:	4616      	mov	r6, r2
   83992:	42b5      	cmp	r5, r6
   83994:	d83d      	bhi.n	83a12 <_realloc_r+0xae>
   83996:	4297      	cmp	r7, r2
   83998:	da43      	bge.n	83a22 <_realloc_r+0xbe>
   8399a:	4bc6      	ldr	r3, [pc, #792]	; (83cb4 <_realloc_r+0x350>)
   8399c:	eb09 0007 	add.w	r0, r9, r7
   839a0:	6899      	ldr	r1, [r3, #8]
   839a2:	4288      	cmp	r0, r1
   839a4:	f000 80c3 	beq.w	83b2e <_realloc_r+0x1ca>
   839a8:	6843      	ldr	r3, [r0, #4]
   839aa:	f023 0101 	bic.w	r1, r3, #1
   839ae:	4401      	add	r1, r0
   839b0:	6849      	ldr	r1, [r1, #4]
   839b2:	07c9      	lsls	r1, r1, #31
   839b4:	d54d      	bpl.n	83a52 <_realloc_r+0xee>
   839b6:	f01e 0f01 	tst.w	lr, #1
   839ba:	f000 809b 	beq.w	83af4 <_realloc_r+0x190>
   839be:	4629      	mov	r1, r5
   839c0:	4640      	mov	r0, r8
   839c2:	f7ff fc61 	bl	83288 <_malloc_r>
   839c6:	4605      	mov	r5, r0
   839c8:	2800      	cmp	r0, #0
   839ca:	d03b      	beq.n	83a44 <_realloc_r+0xe0>
   839cc:	f854 3c04 	ldr.w	r3, [r4, #-4]
   839d0:	f1a0 0208 	sub.w	r2, r0, #8
   839d4:	f023 0301 	bic.w	r3, r3, #1
   839d8:	444b      	add	r3, r9
   839da:	429a      	cmp	r2, r3
   839dc:	f000 812b 	beq.w	83c36 <_realloc_r+0x2d2>
   839e0:	1f3a      	subs	r2, r7, #4
   839e2:	2a24      	cmp	r2, #36	; 0x24
   839e4:	f200 8118 	bhi.w	83c18 <_realloc_r+0x2b4>
   839e8:	2a13      	cmp	r2, #19
   839ea:	f200 80eb 	bhi.w	83bc4 <_realloc_r+0x260>
   839ee:	4603      	mov	r3, r0
   839f0:	4622      	mov	r2, r4
   839f2:	6811      	ldr	r1, [r2, #0]
   839f4:	6019      	str	r1, [r3, #0]
   839f6:	6851      	ldr	r1, [r2, #4]
   839f8:	6059      	str	r1, [r3, #4]
   839fa:	6892      	ldr	r2, [r2, #8]
   839fc:	609a      	str	r2, [r3, #8]
   839fe:	4621      	mov	r1, r4
   83a00:	4640      	mov	r0, r8
   83a02:	f7ff f923 	bl	82c4c <_free_r>
   83a06:	e01d      	b.n	83a44 <_realloc_r+0xe0>
   83a08:	f026 0607 	bic.w	r6, r6, #7
   83a0c:	2e00      	cmp	r6, #0
   83a0e:	4632      	mov	r2, r6
   83a10:	dabf      	bge.n	83992 <_realloc_r+0x2e>
   83a12:	2500      	movs	r5, #0
   83a14:	230c      	movs	r3, #12
   83a16:	4628      	mov	r0, r5
   83a18:	f8c8 3000 	str.w	r3, [r8]
   83a1c:	b003      	add	sp, #12
   83a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a22:	4625      	mov	r5, r4
   83a24:	1bbb      	subs	r3, r7, r6
   83a26:	2b0f      	cmp	r3, #15
   83a28:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83a2c:	d81d      	bhi.n	83a6a <_realloc_r+0x106>
   83a2e:	f002 0201 	and.w	r2, r2, #1
   83a32:	433a      	orrs	r2, r7
   83a34:	eb09 0107 	add.w	r1, r9, r7
   83a38:	f8c9 2004 	str.w	r2, [r9, #4]
   83a3c:	684b      	ldr	r3, [r1, #4]
   83a3e:	f043 0301 	orr.w	r3, r3, #1
   83a42:	604b      	str	r3, [r1, #4]
   83a44:	4640      	mov	r0, r8
   83a46:	f7ff ff87 	bl	83958 <__malloc_unlock>
   83a4a:	4628      	mov	r0, r5
   83a4c:	b003      	add	sp, #12
   83a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a52:	f023 0303 	bic.w	r3, r3, #3
   83a56:	18f9      	adds	r1, r7, r3
   83a58:	4291      	cmp	r1, r2
   83a5a:	db1d      	blt.n	83a98 <_realloc_r+0x134>
   83a5c:	68c3      	ldr	r3, [r0, #12]
   83a5e:	6882      	ldr	r2, [r0, #8]
   83a60:	4625      	mov	r5, r4
   83a62:	60d3      	str	r3, [r2, #12]
   83a64:	460f      	mov	r7, r1
   83a66:	609a      	str	r2, [r3, #8]
   83a68:	e7dc      	b.n	83a24 <_realloc_r+0xc0>
   83a6a:	f002 0201 	and.w	r2, r2, #1
   83a6e:	eb09 0106 	add.w	r1, r9, r6
   83a72:	f043 0301 	orr.w	r3, r3, #1
   83a76:	4332      	orrs	r2, r6
   83a78:	f8c9 2004 	str.w	r2, [r9, #4]
   83a7c:	444f      	add	r7, r9
   83a7e:	604b      	str	r3, [r1, #4]
   83a80:	687b      	ldr	r3, [r7, #4]
   83a82:	3108      	adds	r1, #8
   83a84:	f043 0301 	orr.w	r3, r3, #1
   83a88:	607b      	str	r3, [r7, #4]
   83a8a:	4640      	mov	r0, r8
   83a8c:	f7ff f8de 	bl	82c4c <_free_r>
   83a90:	e7d8      	b.n	83a44 <_realloc_r+0xe0>
   83a92:	4611      	mov	r1, r2
   83a94:	f7ff bbf8 	b.w	83288 <_malloc_r>
   83a98:	f01e 0f01 	tst.w	lr, #1
   83a9c:	d18f      	bne.n	839be <_realloc_r+0x5a>
   83a9e:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83aa2:	eba9 0a01 	sub.w	sl, r9, r1
   83aa6:	f8da 1004 	ldr.w	r1, [sl, #4]
   83aaa:	f021 0103 	bic.w	r1, r1, #3
   83aae:	440b      	add	r3, r1
   83ab0:	443b      	add	r3, r7
   83ab2:	4293      	cmp	r3, r2
   83ab4:	db26      	blt.n	83b04 <_realloc_r+0x1a0>
   83ab6:	4655      	mov	r5, sl
   83ab8:	68c1      	ldr	r1, [r0, #12]
   83aba:	6880      	ldr	r0, [r0, #8]
   83abc:	1f3a      	subs	r2, r7, #4
   83abe:	60c1      	str	r1, [r0, #12]
   83ac0:	6088      	str	r0, [r1, #8]
   83ac2:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83ac6:	f8da 100c 	ldr.w	r1, [sl, #12]
   83aca:	2a24      	cmp	r2, #36	; 0x24
   83acc:	60c1      	str	r1, [r0, #12]
   83ace:	6088      	str	r0, [r1, #8]
   83ad0:	d826      	bhi.n	83b20 <_realloc_r+0x1bc>
   83ad2:	2a13      	cmp	r2, #19
   83ad4:	f240 8081 	bls.w	83bda <_realloc_r+0x276>
   83ad8:	6821      	ldr	r1, [r4, #0]
   83ada:	2a1b      	cmp	r2, #27
   83adc:	f8ca 1008 	str.w	r1, [sl, #8]
   83ae0:	6861      	ldr	r1, [r4, #4]
   83ae2:	f8ca 100c 	str.w	r1, [sl, #12]
   83ae6:	f200 80ad 	bhi.w	83c44 <_realloc_r+0x2e0>
   83aea:	f104 0008 	add.w	r0, r4, #8
   83aee:	f10a 0210 	add.w	r2, sl, #16
   83af2:	e074      	b.n	83bde <_realloc_r+0x27a>
   83af4:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83af8:	eba9 0a03 	sub.w	sl, r9, r3
   83afc:	f8da 1004 	ldr.w	r1, [sl, #4]
   83b00:	f021 0103 	bic.w	r1, r1, #3
   83b04:	187b      	adds	r3, r7, r1
   83b06:	4293      	cmp	r3, r2
   83b08:	f6ff af59 	blt.w	839be <_realloc_r+0x5a>
   83b0c:	4655      	mov	r5, sl
   83b0e:	f8da 100c 	ldr.w	r1, [sl, #12]
   83b12:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83b16:	1f3a      	subs	r2, r7, #4
   83b18:	2a24      	cmp	r2, #36	; 0x24
   83b1a:	60c1      	str	r1, [r0, #12]
   83b1c:	6088      	str	r0, [r1, #8]
   83b1e:	d9d8      	bls.n	83ad2 <_realloc_r+0x16e>
   83b20:	4621      	mov	r1, r4
   83b22:	4628      	mov	r0, r5
   83b24:	461f      	mov	r7, r3
   83b26:	46d1      	mov	r9, sl
   83b28:	f7ff feac 	bl	83884 <memmove>
   83b2c:	e77a      	b.n	83a24 <_realloc_r+0xc0>
   83b2e:	6841      	ldr	r1, [r0, #4]
   83b30:	f106 0010 	add.w	r0, r6, #16
   83b34:	f021 0b03 	bic.w	fp, r1, #3
   83b38:	44bb      	add	fp, r7
   83b3a:	4583      	cmp	fp, r0
   83b3c:	da58      	bge.n	83bf0 <_realloc_r+0x28c>
   83b3e:	f01e 0f01 	tst.w	lr, #1
   83b42:	f47f af3c 	bne.w	839be <_realloc_r+0x5a>
   83b46:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83b4a:	eba9 0a01 	sub.w	sl, r9, r1
   83b4e:	f8da 1004 	ldr.w	r1, [sl, #4]
   83b52:	f021 0103 	bic.w	r1, r1, #3
   83b56:	448b      	add	fp, r1
   83b58:	4558      	cmp	r0, fp
   83b5a:	dcd3      	bgt.n	83b04 <_realloc_r+0x1a0>
   83b5c:	4655      	mov	r5, sl
   83b5e:	f8da 100c 	ldr.w	r1, [sl, #12]
   83b62:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83b66:	1f3a      	subs	r2, r7, #4
   83b68:	2a24      	cmp	r2, #36	; 0x24
   83b6a:	60c1      	str	r1, [r0, #12]
   83b6c:	6088      	str	r0, [r1, #8]
   83b6e:	f200 808d 	bhi.w	83c8c <_realloc_r+0x328>
   83b72:	2a13      	cmp	r2, #19
   83b74:	f240 8087 	bls.w	83c86 <_realloc_r+0x322>
   83b78:	6821      	ldr	r1, [r4, #0]
   83b7a:	2a1b      	cmp	r2, #27
   83b7c:	f8ca 1008 	str.w	r1, [sl, #8]
   83b80:	6861      	ldr	r1, [r4, #4]
   83b82:	f8ca 100c 	str.w	r1, [sl, #12]
   83b86:	f200 8088 	bhi.w	83c9a <_realloc_r+0x336>
   83b8a:	f104 0108 	add.w	r1, r4, #8
   83b8e:	f10a 0210 	add.w	r2, sl, #16
   83b92:	6808      	ldr	r0, [r1, #0]
   83b94:	6010      	str	r0, [r2, #0]
   83b96:	6848      	ldr	r0, [r1, #4]
   83b98:	6050      	str	r0, [r2, #4]
   83b9a:	6889      	ldr	r1, [r1, #8]
   83b9c:	6091      	str	r1, [r2, #8]
   83b9e:	ebab 0206 	sub.w	r2, fp, r6
   83ba2:	eb0a 0106 	add.w	r1, sl, r6
   83ba6:	f042 0201 	orr.w	r2, r2, #1
   83baa:	6099      	str	r1, [r3, #8]
   83bac:	604a      	str	r2, [r1, #4]
   83bae:	f8da 3004 	ldr.w	r3, [sl, #4]
   83bb2:	4640      	mov	r0, r8
   83bb4:	f003 0301 	and.w	r3, r3, #1
   83bb8:	431e      	orrs	r6, r3
   83bba:	f8ca 6004 	str.w	r6, [sl, #4]
   83bbe:	f7ff fecb 	bl	83958 <__malloc_unlock>
   83bc2:	e742      	b.n	83a4a <_realloc_r+0xe6>
   83bc4:	6823      	ldr	r3, [r4, #0]
   83bc6:	2a1b      	cmp	r2, #27
   83bc8:	6003      	str	r3, [r0, #0]
   83bca:	6863      	ldr	r3, [r4, #4]
   83bcc:	6043      	str	r3, [r0, #4]
   83bce:	d827      	bhi.n	83c20 <_realloc_r+0x2bc>
   83bd0:	f100 0308 	add.w	r3, r0, #8
   83bd4:	f104 0208 	add.w	r2, r4, #8
   83bd8:	e70b      	b.n	839f2 <_realloc_r+0x8e>
   83bda:	4620      	mov	r0, r4
   83bdc:	462a      	mov	r2, r5
   83bde:	6801      	ldr	r1, [r0, #0]
   83be0:	461f      	mov	r7, r3
   83be2:	6011      	str	r1, [r2, #0]
   83be4:	6841      	ldr	r1, [r0, #4]
   83be6:	46d1      	mov	r9, sl
   83be8:	6051      	str	r1, [r2, #4]
   83bea:	6883      	ldr	r3, [r0, #8]
   83bec:	6093      	str	r3, [r2, #8]
   83bee:	e719      	b.n	83a24 <_realloc_r+0xc0>
   83bf0:	ebab 0b06 	sub.w	fp, fp, r6
   83bf4:	eb09 0106 	add.w	r1, r9, r6
   83bf8:	f04b 0201 	orr.w	r2, fp, #1
   83bfc:	6099      	str	r1, [r3, #8]
   83bfe:	604a      	str	r2, [r1, #4]
   83c00:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83c04:	4640      	mov	r0, r8
   83c06:	f003 0301 	and.w	r3, r3, #1
   83c0a:	431e      	orrs	r6, r3
   83c0c:	f844 6c04 	str.w	r6, [r4, #-4]
   83c10:	f7ff fea2 	bl	83958 <__malloc_unlock>
   83c14:	4625      	mov	r5, r4
   83c16:	e718      	b.n	83a4a <_realloc_r+0xe6>
   83c18:	4621      	mov	r1, r4
   83c1a:	f7ff fe33 	bl	83884 <memmove>
   83c1e:	e6ee      	b.n	839fe <_realloc_r+0x9a>
   83c20:	68a3      	ldr	r3, [r4, #8]
   83c22:	2a24      	cmp	r2, #36	; 0x24
   83c24:	6083      	str	r3, [r0, #8]
   83c26:	68e3      	ldr	r3, [r4, #12]
   83c28:	60c3      	str	r3, [r0, #12]
   83c2a:	d018      	beq.n	83c5e <_realloc_r+0x2fa>
   83c2c:	f100 0310 	add.w	r3, r0, #16
   83c30:	f104 0210 	add.w	r2, r4, #16
   83c34:	e6dd      	b.n	839f2 <_realloc_r+0x8e>
   83c36:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83c3a:	4625      	mov	r5, r4
   83c3c:	f023 0303 	bic.w	r3, r3, #3
   83c40:	441f      	add	r7, r3
   83c42:	e6ef      	b.n	83a24 <_realloc_r+0xc0>
   83c44:	68a1      	ldr	r1, [r4, #8]
   83c46:	2a24      	cmp	r2, #36	; 0x24
   83c48:	f8ca 1010 	str.w	r1, [sl, #16]
   83c4c:	68e1      	ldr	r1, [r4, #12]
   83c4e:	f8ca 1014 	str.w	r1, [sl, #20]
   83c52:	d00d      	beq.n	83c70 <_realloc_r+0x30c>
   83c54:	f104 0010 	add.w	r0, r4, #16
   83c58:	f10a 0218 	add.w	r2, sl, #24
   83c5c:	e7bf      	b.n	83bde <_realloc_r+0x27a>
   83c5e:	6922      	ldr	r2, [r4, #16]
   83c60:	f100 0318 	add.w	r3, r0, #24
   83c64:	6102      	str	r2, [r0, #16]
   83c66:	6961      	ldr	r1, [r4, #20]
   83c68:	f104 0218 	add.w	r2, r4, #24
   83c6c:	6141      	str	r1, [r0, #20]
   83c6e:	e6c0      	b.n	839f2 <_realloc_r+0x8e>
   83c70:	6922      	ldr	r2, [r4, #16]
   83c72:	f104 0018 	add.w	r0, r4, #24
   83c76:	f8ca 2018 	str.w	r2, [sl, #24]
   83c7a:	6961      	ldr	r1, [r4, #20]
   83c7c:	f10a 0220 	add.w	r2, sl, #32
   83c80:	f8ca 101c 	str.w	r1, [sl, #28]
   83c84:	e7ab      	b.n	83bde <_realloc_r+0x27a>
   83c86:	4621      	mov	r1, r4
   83c88:	462a      	mov	r2, r5
   83c8a:	e782      	b.n	83b92 <_realloc_r+0x22e>
   83c8c:	4621      	mov	r1, r4
   83c8e:	4628      	mov	r0, r5
   83c90:	9301      	str	r3, [sp, #4]
   83c92:	f7ff fdf7 	bl	83884 <memmove>
   83c96:	9b01      	ldr	r3, [sp, #4]
   83c98:	e781      	b.n	83b9e <_realloc_r+0x23a>
   83c9a:	68a1      	ldr	r1, [r4, #8]
   83c9c:	2a24      	cmp	r2, #36	; 0x24
   83c9e:	f8ca 1010 	str.w	r1, [sl, #16]
   83ca2:	68e1      	ldr	r1, [r4, #12]
   83ca4:	f8ca 1014 	str.w	r1, [sl, #20]
   83ca8:	d006      	beq.n	83cb8 <_realloc_r+0x354>
   83caa:	f104 0110 	add.w	r1, r4, #16
   83cae:	f10a 0218 	add.w	r2, sl, #24
   83cb2:	e76e      	b.n	83b92 <_realloc_r+0x22e>
   83cb4:	200706e0 	.word	0x200706e0
   83cb8:	6922      	ldr	r2, [r4, #16]
   83cba:	f104 0118 	add.w	r1, r4, #24
   83cbe:	f8ca 2018 	str.w	r2, [sl, #24]
   83cc2:	6960      	ldr	r0, [r4, #20]
   83cc4:	f10a 0220 	add.w	r2, sl, #32
   83cc8:	f8ca 001c 	str.w	r0, [sl, #28]
   83ccc:	e761      	b.n	83b92 <_realloc_r+0x22e>
   83cce:	bf00      	nop

00083cd0 <_sbrk_r>:
   83cd0:	b538      	push	{r3, r4, r5, lr}
   83cd2:	2300      	movs	r3, #0
   83cd4:	4c06      	ldr	r4, [pc, #24]	; (83cf0 <_sbrk_r+0x20>)
   83cd6:	4605      	mov	r5, r0
   83cd8:	4608      	mov	r0, r1
   83cda:	6023      	str	r3, [r4, #0]
   83cdc:	f7fd fc1c 	bl	81518 <_sbrk>
   83ce0:	1c43      	adds	r3, r0, #1
   83ce2:	d000      	beq.n	83ce6 <_sbrk_r+0x16>
   83ce4:	bd38      	pop	{r3, r4, r5, pc}
   83ce6:	6823      	ldr	r3, [r4, #0]
   83ce8:	2b00      	cmp	r3, #0
   83cea:	d0fb      	beq.n	83ce4 <_sbrk_r+0x14>
   83cec:	602b      	str	r3, [r5, #0]
   83cee:	bd38      	pop	{r3, r4, r5, pc}
   83cf0:	20070d6c 	.word	0x20070d6c

00083cf4 <__sread>:
   83cf4:	b510      	push	{r4, lr}
   83cf6:	460c      	mov	r4, r1
   83cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83cfc:	f000 f9f4 	bl	840e8 <_read_r>
   83d00:	2800      	cmp	r0, #0
   83d02:	db03      	blt.n	83d0c <__sread+0x18>
   83d04:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83d06:	4403      	add	r3, r0
   83d08:	6523      	str	r3, [r4, #80]	; 0x50
   83d0a:	bd10      	pop	{r4, pc}
   83d0c:	89a3      	ldrh	r3, [r4, #12]
   83d0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83d12:	81a3      	strh	r3, [r4, #12]
   83d14:	bd10      	pop	{r4, pc}
   83d16:	bf00      	nop

00083d18 <__swrite>:
   83d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83d1c:	460c      	mov	r4, r1
   83d1e:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83d22:	461f      	mov	r7, r3
   83d24:	05cb      	lsls	r3, r1, #23
   83d26:	4616      	mov	r6, r2
   83d28:	4605      	mov	r5, r0
   83d2a:	d507      	bpl.n	83d3c <__swrite+0x24>
   83d2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83d30:	2302      	movs	r3, #2
   83d32:	2200      	movs	r2, #0
   83d34:	f000 f9c2 	bl	840bc <_lseek_r>
   83d38:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83d3c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83d40:	81a1      	strh	r1, [r4, #12]
   83d42:	463b      	mov	r3, r7
   83d44:	4632      	mov	r2, r6
   83d46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83d4a:	4628      	mov	r0, r5
   83d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83d50:	f000 b8a2 	b.w	83e98 <_write_r>

00083d54 <__sseek>:
   83d54:	b510      	push	{r4, lr}
   83d56:	460c      	mov	r4, r1
   83d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83d5c:	f000 f9ae 	bl	840bc <_lseek_r>
   83d60:	89a3      	ldrh	r3, [r4, #12]
   83d62:	1c42      	adds	r2, r0, #1
   83d64:	bf0e      	itee	eq
   83d66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83d6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83d6e:	6520      	strne	r0, [r4, #80]	; 0x50
   83d70:	81a3      	strh	r3, [r4, #12]
   83d72:	bd10      	pop	{r4, pc}

00083d74 <__sclose>:
   83d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83d78:	f000 b906 	b.w	83f88 <_close_r>

00083d7c <__swbuf_r>:
   83d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83d7e:	460d      	mov	r5, r1
   83d80:	4614      	mov	r4, r2
   83d82:	4606      	mov	r6, r0
   83d84:	b110      	cbz	r0, 83d8c <__swbuf_r+0x10>
   83d86:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83d88:	2b00      	cmp	r3, #0
   83d8a:	d04b      	beq.n	83e24 <__swbuf_r+0xa8>
   83d8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83d90:	69a3      	ldr	r3, [r4, #24]
   83d92:	b291      	uxth	r1, r2
   83d94:	0708      	lsls	r0, r1, #28
   83d96:	60a3      	str	r3, [r4, #8]
   83d98:	d539      	bpl.n	83e0e <__swbuf_r+0x92>
   83d9a:	6923      	ldr	r3, [r4, #16]
   83d9c:	2b00      	cmp	r3, #0
   83d9e:	d036      	beq.n	83e0e <__swbuf_r+0x92>
   83da0:	b2ed      	uxtb	r5, r5
   83da2:	0489      	lsls	r1, r1, #18
   83da4:	462f      	mov	r7, r5
   83da6:	d515      	bpl.n	83dd4 <__swbuf_r+0x58>
   83da8:	6822      	ldr	r2, [r4, #0]
   83daa:	6961      	ldr	r1, [r4, #20]
   83dac:	1ad3      	subs	r3, r2, r3
   83dae:	428b      	cmp	r3, r1
   83db0:	da1c      	bge.n	83dec <__swbuf_r+0x70>
   83db2:	3301      	adds	r3, #1
   83db4:	68a1      	ldr	r1, [r4, #8]
   83db6:	1c50      	adds	r0, r2, #1
   83db8:	3901      	subs	r1, #1
   83dba:	60a1      	str	r1, [r4, #8]
   83dbc:	6020      	str	r0, [r4, #0]
   83dbe:	7015      	strb	r5, [r2, #0]
   83dc0:	6962      	ldr	r2, [r4, #20]
   83dc2:	429a      	cmp	r2, r3
   83dc4:	d01a      	beq.n	83dfc <__swbuf_r+0x80>
   83dc6:	89a3      	ldrh	r3, [r4, #12]
   83dc8:	07db      	lsls	r3, r3, #31
   83dca:	d501      	bpl.n	83dd0 <__swbuf_r+0x54>
   83dcc:	2d0a      	cmp	r5, #10
   83dce:	d015      	beq.n	83dfc <__swbuf_r+0x80>
   83dd0:	4638      	mov	r0, r7
   83dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83dd4:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83dd6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83dda:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83dde:	81a2      	strh	r2, [r4, #12]
   83de0:	6822      	ldr	r2, [r4, #0]
   83de2:	6661      	str	r1, [r4, #100]	; 0x64
   83de4:	6961      	ldr	r1, [r4, #20]
   83de6:	1ad3      	subs	r3, r2, r3
   83de8:	428b      	cmp	r3, r1
   83dea:	dbe2      	blt.n	83db2 <__swbuf_r+0x36>
   83dec:	4621      	mov	r1, r4
   83dee:	4630      	mov	r0, r6
   83df0:	f7fe fdae 	bl	82950 <_fflush_r>
   83df4:	b940      	cbnz	r0, 83e08 <__swbuf_r+0x8c>
   83df6:	2301      	movs	r3, #1
   83df8:	6822      	ldr	r2, [r4, #0]
   83dfa:	e7db      	b.n	83db4 <__swbuf_r+0x38>
   83dfc:	4621      	mov	r1, r4
   83dfe:	4630      	mov	r0, r6
   83e00:	f7fe fda6 	bl	82950 <_fflush_r>
   83e04:	2800      	cmp	r0, #0
   83e06:	d0e3      	beq.n	83dd0 <__swbuf_r+0x54>
   83e08:	f04f 37ff 	mov.w	r7, #4294967295
   83e0c:	e7e0      	b.n	83dd0 <__swbuf_r+0x54>
   83e0e:	4621      	mov	r1, r4
   83e10:	4630      	mov	r0, r6
   83e12:	f7fe fc8d 	bl	82730 <__swsetup_r>
   83e16:	2800      	cmp	r0, #0
   83e18:	d1f6      	bne.n	83e08 <__swbuf_r+0x8c>
   83e1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83e1e:	6923      	ldr	r3, [r4, #16]
   83e20:	b291      	uxth	r1, r2
   83e22:	e7bd      	b.n	83da0 <__swbuf_r+0x24>
   83e24:	f7fe fdec 	bl	82a00 <__sinit>
   83e28:	e7b0      	b.n	83d8c <__swbuf_r+0x10>
   83e2a:	bf00      	nop

00083e2c <_wcrtomb_r>:
   83e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
   83e2e:	4606      	mov	r6, r0
   83e30:	b085      	sub	sp, #20
   83e32:	461f      	mov	r7, r3
   83e34:	b189      	cbz	r1, 83e5a <_wcrtomb_r+0x2e>
   83e36:	4c10      	ldr	r4, [pc, #64]	; (83e78 <_wcrtomb_r+0x4c>)
   83e38:	4d10      	ldr	r5, [pc, #64]	; (83e7c <_wcrtomb_r+0x50>)
   83e3a:	6824      	ldr	r4, [r4, #0]
   83e3c:	6b64      	ldr	r4, [r4, #52]	; 0x34
   83e3e:	2c00      	cmp	r4, #0
   83e40:	bf08      	it	eq
   83e42:	462c      	moveq	r4, r5
   83e44:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83e48:	47a0      	blx	r4
   83e4a:	1c43      	adds	r3, r0, #1
   83e4c:	d103      	bne.n	83e56 <_wcrtomb_r+0x2a>
   83e4e:	2200      	movs	r2, #0
   83e50:	238a      	movs	r3, #138	; 0x8a
   83e52:	603a      	str	r2, [r7, #0]
   83e54:	6033      	str	r3, [r6, #0]
   83e56:	b005      	add	sp, #20
   83e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83e5a:	460c      	mov	r4, r1
   83e5c:	4a06      	ldr	r2, [pc, #24]	; (83e78 <_wcrtomb_r+0x4c>)
   83e5e:	4d07      	ldr	r5, [pc, #28]	; (83e7c <_wcrtomb_r+0x50>)
   83e60:	6811      	ldr	r1, [r2, #0]
   83e62:	4622      	mov	r2, r4
   83e64:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83e66:	a901      	add	r1, sp, #4
   83e68:	2c00      	cmp	r4, #0
   83e6a:	bf08      	it	eq
   83e6c:	462c      	moveq	r4, r5
   83e6e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83e72:	47a0      	blx	r4
   83e74:	e7e9      	b.n	83e4a <_wcrtomb_r+0x1e>
   83e76:	bf00      	nop
   83e78:	20070144 	.word	0x20070144
   83e7c:	20070574 	.word	0x20070574

00083e80 <__ascii_wctomb>:
   83e80:	b119      	cbz	r1, 83e8a <__ascii_wctomb+0xa>
   83e82:	2aff      	cmp	r2, #255	; 0xff
   83e84:	d803      	bhi.n	83e8e <__ascii_wctomb+0xe>
   83e86:	700a      	strb	r2, [r1, #0]
   83e88:	2101      	movs	r1, #1
   83e8a:	4608      	mov	r0, r1
   83e8c:	4770      	bx	lr
   83e8e:	238a      	movs	r3, #138	; 0x8a
   83e90:	f04f 31ff 	mov.w	r1, #4294967295
   83e94:	6003      	str	r3, [r0, #0]
   83e96:	e7f8      	b.n	83e8a <__ascii_wctomb+0xa>

00083e98 <_write_r>:
   83e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83e9a:	460e      	mov	r6, r1
   83e9c:	2500      	movs	r5, #0
   83e9e:	4c08      	ldr	r4, [pc, #32]	; (83ec0 <_write_r+0x28>)
   83ea0:	4611      	mov	r1, r2
   83ea2:	4607      	mov	r7, r0
   83ea4:	461a      	mov	r2, r3
   83ea6:	4630      	mov	r0, r6
   83ea8:	6025      	str	r5, [r4, #0]
   83eaa:	f7fc fee7 	bl	80c7c <_write>
   83eae:	1c43      	adds	r3, r0, #1
   83eb0:	d000      	beq.n	83eb4 <_write_r+0x1c>
   83eb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83eb4:	6823      	ldr	r3, [r4, #0]
   83eb6:	2b00      	cmp	r3, #0
   83eb8:	d0fb      	beq.n	83eb2 <_write_r+0x1a>
   83eba:	603b      	str	r3, [r7, #0]
   83ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83ebe:	bf00      	nop
   83ec0:	20070d6c 	.word	0x20070d6c

00083ec4 <__register_exitproc>:
   83ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83ec8:	4d2c      	ldr	r5, [pc, #176]	; (83f7c <__register_exitproc+0xb8>)
   83eca:	4606      	mov	r6, r0
   83ecc:	6828      	ldr	r0, [r5, #0]
   83ece:	4698      	mov	r8, r3
   83ed0:	460f      	mov	r7, r1
   83ed2:	4691      	mov	r9, r2
   83ed4:	f7ff f954 	bl	83180 <__retarget_lock_acquire_recursive>
   83ed8:	4b29      	ldr	r3, [pc, #164]	; (83f80 <__register_exitproc+0xbc>)
   83eda:	681c      	ldr	r4, [r3, #0]
   83edc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83ee0:	2b00      	cmp	r3, #0
   83ee2:	d03e      	beq.n	83f62 <__register_exitproc+0x9e>
   83ee4:	685a      	ldr	r2, [r3, #4]
   83ee6:	2a1f      	cmp	r2, #31
   83ee8:	dc1c      	bgt.n	83f24 <__register_exitproc+0x60>
   83eea:	f102 0e01 	add.w	lr, r2, #1
   83eee:	b176      	cbz	r6, 83f0e <__register_exitproc+0x4a>
   83ef0:	2101      	movs	r1, #1
   83ef2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83ef6:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   83efa:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   83efe:	4091      	lsls	r1, r2
   83f00:	4308      	orrs	r0, r1
   83f02:	2e02      	cmp	r6, #2
   83f04:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83f08:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   83f0c:	d023      	beq.n	83f56 <__register_exitproc+0x92>
   83f0e:	3202      	adds	r2, #2
   83f10:	f8c3 e004 	str.w	lr, [r3, #4]
   83f14:	6828      	ldr	r0, [r5, #0]
   83f16:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   83f1a:	f7ff f933 	bl	83184 <__retarget_lock_release_recursive>
   83f1e:	2000      	movs	r0, #0
   83f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83f24:	4b17      	ldr	r3, [pc, #92]	; (83f84 <__register_exitproc+0xc0>)
   83f26:	b30b      	cbz	r3, 83f6c <__register_exitproc+0xa8>
   83f28:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83f2c:	f7ff f9a4 	bl	83278 <malloc>
   83f30:	4603      	mov	r3, r0
   83f32:	b1d8      	cbz	r0, 83f6c <__register_exitproc+0xa8>
   83f34:	2000      	movs	r0, #0
   83f36:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   83f3a:	f04f 0e01 	mov.w	lr, #1
   83f3e:	6058      	str	r0, [r3, #4]
   83f40:	6019      	str	r1, [r3, #0]
   83f42:	4602      	mov	r2, r0
   83f44:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83f48:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83f4c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   83f50:	2e00      	cmp	r6, #0
   83f52:	d0dc      	beq.n	83f0e <__register_exitproc+0x4a>
   83f54:	e7cc      	b.n	83ef0 <__register_exitproc+0x2c>
   83f56:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   83f5a:	4301      	orrs	r1, r0
   83f5c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   83f60:	e7d5      	b.n	83f0e <__register_exitproc+0x4a>
   83f62:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   83f66:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   83f6a:	e7bb      	b.n	83ee4 <__register_exitproc+0x20>
   83f6c:	6828      	ldr	r0, [r5, #0]
   83f6e:	f7ff f909 	bl	83184 <__retarget_lock_release_recursive>
   83f72:	f04f 30ff 	mov.w	r0, #4294967295
   83f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83f7a:	bf00      	nop
   83f7c:	20070570 	.word	0x20070570
   83f80:	0008447c 	.word	0x0008447c
   83f84:	00083279 	.word	0x00083279

00083f88 <_close_r>:
   83f88:	b538      	push	{r3, r4, r5, lr}
   83f8a:	2300      	movs	r3, #0
   83f8c:	4c06      	ldr	r4, [pc, #24]	; (83fa8 <_close_r+0x20>)
   83f8e:	4605      	mov	r5, r0
   83f90:	4608      	mov	r0, r1
   83f92:	6023      	str	r3, [r4, #0]
   83f94:	f7fd fadc 	bl	81550 <_close>
   83f98:	1c43      	adds	r3, r0, #1
   83f9a:	d000      	beq.n	83f9e <_close_r+0x16>
   83f9c:	bd38      	pop	{r3, r4, r5, pc}
   83f9e:	6823      	ldr	r3, [r4, #0]
   83fa0:	2b00      	cmp	r3, #0
   83fa2:	d0fb      	beq.n	83f9c <_close_r+0x14>
   83fa4:	602b      	str	r3, [r5, #0]
   83fa6:	bd38      	pop	{r3, r4, r5, pc}
   83fa8:	20070d6c 	.word	0x20070d6c

00083fac <_fclose_r>:
   83fac:	b570      	push	{r4, r5, r6, lr}
   83fae:	b159      	cbz	r1, 83fc8 <_fclose_r+0x1c>
   83fb0:	4605      	mov	r5, r0
   83fb2:	460c      	mov	r4, r1
   83fb4:	b110      	cbz	r0, 83fbc <_fclose_r+0x10>
   83fb6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83fb8:	2b00      	cmp	r3, #0
   83fba:	d03c      	beq.n	84036 <_fclose_r+0x8a>
   83fbc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   83fbe:	07d8      	lsls	r0, r3, #31
   83fc0:	d505      	bpl.n	83fce <_fclose_r+0x22>
   83fc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83fc6:	b92b      	cbnz	r3, 83fd4 <_fclose_r+0x28>
   83fc8:	2600      	movs	r6, #0
   83fca:	4630      	mov	r0, r6
   83fcc:	bd70      	pop	{r4, r5, r6, pc}
   83fce:	89a3      	ldrh	r3, [r4, #12]
   83fd0:	0599      	lsls	r1, r3, #22
   83fd2:	d53c      	bpl.n	8404e <_fclose_r+0xa2>
   83fd4:	4621      	mov	r1, r4
   83fd6:	4628      	mov	r0, r5
   83fd8:	f7fe fc1e 	bl	82818 <__sflush_r>
   83fdc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83fde:	4606      	mov	r6, r0
   83fe0:	b133      	cbz	r3, 83ff0 <_fclose_r+0x44>
   83fe2:	69e1      	ldr	r1, [r4, #28]
   83fe4:	4628      	mov	r0, r5
   83fe6:	4798      	blx	r3
   83fe8:	2800      	cmp	r0, #0
   83fea:	bfb8      	it	lt
   83fec:	f04f 36ff 	movlt.w	r6, #4294967295
   83ff0:	89a3      	ldrh	r3, [r4, #12]
   83ff2:	061a      	lsls	r2, r3, #24
   83ff4:	d422      	bmi.n	8403c <_fclose_r+0x90>
   83ff6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83ff8:	b141      	cbz	r1, 8400c <_fclose_r+0x60>
   83ffa:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83ffe:	4299      	cmp	r1, r3
   84000:	d002      	beq.n	84008 <_fclose_r+0x5c>
   84002:	4628      	mov	r0, r5
   84004:	f7fe fe22 	bl	82c4c <_free_r>
   84008:	2300      	movs	r3, #0
   8400a:	6323      	str	r3, [r4, #48]	; 0x30
   8400c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8400e:	b121      	cbz	r1, 8401a <_fclose_r+0x6e>
   84010:	4628      	mov	r0, r5
   84012:	f7fe fe1b 	bl	82c4c <_free_r>
   84016:	2300      	movs	r3, #0
   84018:	6463      	str	r3, [r4, #68]	; 0x44
   8401a:	f7fe fd21 	bl	82a60 <__sfp_lock_acquire>
   8401e:	2200      	movs	r2, #0
   84020:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84022:	81a2      	strh	r2, [r4, #12]
   84024:	07db      	lsls	r3, r3, #31
   84026:	d50e      	bpl.n	84046 <_fclose_r+0x9a>
   84028:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8402a:	f7ff f8a7 	bl	8317c <__retarget_lock_close_recursive>
   8402e:	f7fe fd1d 	bl	82a6c <__sfp_lock_release>
   84032:	4630      	mov	r0, r6
   84034:	bd70      	pop	{r4, r5, r6, pc}
   84036:	f7fe fce3 	bl	82a00 <__sinit>
   8403a:	e7bf      	b.n	83fbc <_fclose_r+0x10>
   8403c:	6921      	ldr	r1, [r4, #16]
   8403e:	4628      	mov	r0, r5
   84040:	f7fe fe04 	bl	82c4c <_free_r>
   84044:	e7d7      	b.n	83ff6 <_fclose_r+0x4a>
   84046:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84048:	f7ff f89c 	bl	83184 <__retarget_lock_release_recursive>
   8404c:	e7ec      	b.n	84028 <_fclose_r+0x7c>
   8404e:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84050:	f7ff f896 	bl	83180 <__retarget_lock_acquire_recursive>
   84054:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84058:	2b00      	cmp	r3, #0
   8405a:	d1bb      	bne.n	83fd4 <_fclose_r+0x28>
   8405c:	6e66      	ldr	r6, [r4, #100]	; 0x64
   8405e:	f016 0601 	ands.w	r6, r6, #1
   84062:	d1b1      	bne.n	83fc8 <_fclose_r+0x1c>
   84064:	6da0      	ldr	r0, [r4, #88]	; 0x58
   84066:	f7ff f88d 	bl	83184 <__retarget_lock_release_recursive>
   8406a:	4630      	mov	r0, r6
   8406c:	bd70      	pop	{r4, r5, r6, pc}
   8406e:	bf00      	nop

00084070 <_fstat_r>:
   84070:	b570      	push	{r4, r5, r6, lr}
   84072:	460d      	mov	r5, r1
   84074:	2300      	movs	r3, #0
   84076:	4c07      	ldr	r4, [pc, #28]	; (84094 <_fstat_r+0x24>)
   84078:	4606      	mov	r6, r0
   8407a:	4611      	mov	r1, r2
   8407c:	4628      	mov	r0, r5
   8407e:	6023      	str	r3, [r4, #0]
   84080:	f7fd fa69 	bl	81556 <_fstat>
   84084:	1c43      	adds	r3, r0, #1
   84086:	d000      	beq.n	8408a <_fstat_r+0x1a>
   84088:	bd70      	pop	{r4, r5, r6, pc}
   8408a:	6823      	ldr	r3, [r4, #0]
   8408c:	2b00      	cmp	r3, #0
   8408e:	d0fb      	beq.n	84088 <_fstat_r+0x18>
   84090:	6033      	str	r3, [r6, #0]
   84092:	bd70      	pop	{r4, r5, r6, pc}
   84094:	20070d6c 	.word	0x20070d6c

00084098 <_isatty_r>:
   84098:	b538      	push	{r3, r4, r5, lr}
   8409a:	2300      	movs	r3, #0
   8409c:	4c06      	ldr	r4, [pc, #24]	; (840b8 <_isatty_r+0x20>)
   8409e:	4605      	mov	r5, r0
   840a0:	4608      	mov	r0, r1
   840a2:	6023      	str	r3, [r4, #0]
   840a4:	f7fd fa5c 	bl	81560 <_isatty>
   840a8:	1c43      	adds	r3, r0, #1
   840aa:	d000      	beq.n	840ae <_isatty_r+0x16>
   840ac:	bd38      	pop	{r3, r4, r5, pc}
   840ae:	6823      	ldr	r3, [r4, #0]
   840b0:	2b00      	cmp	r3, #0
   840b2:	d0fb      	beq.n	840ac <_isatty_r+0x14>
   840b4:	602b      	str	r3, [r5, #0]
   840b6:	bd38      	pop	{r3, r4, r5, pc}
   840b8:	20070d6c 	.word	0x20070d6c

000840bc <_lseek_r>:
   840bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840be:	460e      	mov	r6, r1
   840c0:	2500      	movs	r5, #0
   840c2:	4c08      	ldr	r4, [pc, #32]	; (840e4 <_lseek_r+0x28>)
   840c4:	4611      	mov	r1, r2
   840c6:	4607      	mov	r7, r0
   840c8:	461a      	mov	r2, r3
   840ca:	4630      	mov	r0, r6
   840cc:	6025      	str	r5, [r4, #0]
   840ce:	f7fd fa49 	bl	81564 <_lseek>
   840d2:	1c43      	adds	r3, r0, #1
   840d4:	d000      	beq.n	840d8 <_lseek_r+0x1c>
   840d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840d8:	6823      	ldr	r3, [r4, #0]
   840da:	2b00      	cmp	r3, #0
   840dc:	d0fb      	beq.n	840d6 <_lseek_r+0x1a>
   840de:	603b      	str	r3, [r7, #0]
   840e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840e2:	bf00      	nop
   840e4:	20070d6c 	.word	0x20070d6c

000840e8 <_read_r>:
   840e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   840ea:	460e      	mov	r6, r1
   840ec:	2500      	movs	r5, #0
   840ee:	4c08      	ldr	r4, [pc, #32]	; (84110 <_read_r+0x28>)
   840f0:	4611      	mov	r1, r2
   840f2:	4607      	mov	r7, r0
   840f4:	461a      	mov	r2, r3
   840f6:	4630      	mov	r0, r6
   840f8:	6025      	str	r5, [r4, #0]
   840fa:	f7fc f831 	bl	80160 <_read>
   840fe:	1c43      	adds	r3, r0, #1
   84100:	d000      	beq.n	84104 <_read_r+0x1c>
   84102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84104:	6823      	ldr	r3, [r4, #0]
   84106:	2b00      	cmp	r3, #0
   84108:	d0fb      	beq.n	84102 <_read_r+0x1a>
   8410a:	603b      	str	r3, [r7, #0]
   8410c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8410e:	bf00      	nop
   84110:	20070d6c 	.word	0x20070d6c

00084114 <__aeabi_uldivmod>:
   84114:	b953      	cbnz	r3, 8412c <__aeabi_uldivmod+0x18>
   84116:	b94a      	cbnz	r2, 8412c <__aeabi_uldivmod+0x18>
   84118:	2900      	cmp	r1, #0
   8411a:	bf08      	it	eq
   8411c:	2800      	cmpeq	r0, #0
   8411e:	bf1c      	itt	ne
   84120:	f04f 31ff 	movne.w	r1, #4294967295
   84124:	f04f 30ff 	movne.w	r0, #4294967295
   84128:	f000 b97a 	b.w	84420 <__aeabi_idiv0>
   8412c:	f1ad 0c08 	sub.w	ip, sp, #8
   84130:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   84134:	f000 f806 	bl	84144 <__udivmoddi4>
   84138:	f8dd e004 	ldr.w	lr, [sp, #4]
   8413c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84140:	b004      	add	sp, #16
   84142:	4770      	bx	lr

00084144 <__udivmoddi4>:
   84144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84148:	468c      	mov	ip, r1
   8414a:	460e      	mov	r6, r1
   8414c:	4604      	mov	r4, r0
   8414e:	9d08      	ldr	r5, [sp, #32]
   84150:	2b00      	cmp	r3, #0
   84152:	d150      	bne.n	841f6 <__udivmoddi4+0xb2>
   84154:	428a      	cmp	r2, r1
   84156:	4617      	mov	r7, r2
   84158:	d96c      	bls.n	84234 <__udivmoddi4+0xf0>
   8415a:	fab2 fe82 	clz	lr, r2
   8415e:	f1be 0f00 	cmp.w	lr, #0
   84162:	d00b      	beq.n	8417c <__udivmoddi4+0x38>
   84164:	f1ce 0c20 	rsb	ip, lr, #32
   84168:	fa01 f60e 	lsl.w	r6, r1, lr
   8416c:	fa20 fc0c 	lsr.w	ip, r0, ip
   84170:	fa02 f70e 	lsl.w	r7, r2, lr
   84174:	ea4c 0c06 	orr.w	ip, ip, r6
   84178:	fa00 f40e 	lsl.w	r4, r0, lr
   8417c:	0c3a      	lsrs	r2, r7, #16
   8417e:	fbbc f9f2 	udiv	r9, ip, r2
   84182:	b2bb      	uxth	r3, r7
   84184:	fb02 cc19 	mls	ip, r2, r9, ip
   84188:	fb09 fa03 	mul.w	sl, r9, r3
   8418c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84190:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   84194:	45b2      	cmp	sl, r6
   84196:	d90a      	bls.n	841ae <__udivmoddi4+0x6a>
   84198:	19f6      	adds	r6, r6, r7
   8419a:	f109 31ff 	add.w	r1, r9, #4294967295
   8419e:	f080 8125 	bcs.w	843ec <__udivmoddi4+0x2a8>
   841a2:	45b2      	cmp	sl, r6
   841a4:	f240 8122 	bls.w	843ec <__udivmoddi4+0x2a8>
   841a8:	f1a9 0902 	sub.w	r9, r9, #2
   841ac:	443e      	add	r6, r7
   841ae:	eba6 060a 	sub.w	r6, r6, sl
   841b2:	fbb6 f0f2 	udiv	r0, r6, r2
   841b6:	fb02 6610 	mls	r6, r2, r0, r6
   841ba:	fb00 f303 	mul.w	r3, r0, r3
   841be:	b2a4      	uxth	r4, r4
   841c0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   841c4:	42a3      	cmp	r3, r4
   841c6:	d909      	bls.n	841dc <__udivmoddi4+0x98>
   841c8:	19e4      	adds	r4, r4, r7
   841ca:	f100 32ff 	add.w	r2, r0, #4294967295
   841ce:	f080 810b 	bcs.w	843e8 <__udivmoddi4+0x2a4>
   841d2:	42a3      	cmp	r3, r4
   841d4:	f240 8108 	bls.w	843e8 <__udivmoddi4+0x2a4>
   841d8:	3802      	subs	r0, #2
   841da:	443c      	add	r4, r7
   841dc:	2100      	movs	r1, #0
   841de:	1ae4      	subs	r4, r4, r3
   841e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   841e4:	2d00      	cmp	r5, #0
   841e6:	d062      	beq.n	842ae <__udivmoddi4+0x16a>
   841e8:	2300      	movs	r3, #0
   841ea:	fa24 f40e 	lsr.w	r4, r4, lr
   841ee:	602c      	str	r4, [r5, #0]
   841f0:	606b      	str	r3, [r5, #4]
   841f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   841f6:	428b      	cmp	r3, r1
   841f8:	d907      	bls.n	8420a <__udivmoddi4+0xc6>
   841fa:	2d00      	cmp	r5, #0
   841fc:	d055      	beq.n	842aa <__udivmoddi4+0x166>
   841fe:	2100      	movs	r1, #0
   84200:	e885 0041 	stmia.w	r5, {r0, r6}
   84204:	4608      	mov	r0, r1
   84206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8420a:	fab3 f183 	clz	r1, r3
   8420e:	2900      	cmp	r1, #0
   84210:	f040 808f 	bne.w	84332 <__udivmoddi4+0x1ee>
   84214:	42b3      	cmp	r3, r6
   84216:	d302      	bcc.n	8421e <__udivmoddi4+0xda>
   84218:	4282      	cmp	r2, r0
   8421a:	f200 80fc 	bhi.w	84416 <__udivmoddi4+0x2d2>
   8421e:	1a84      	subs	r4, r0, r2
   84220:	eb66 0603 	sbc.w	r6, r6, r3
   84224:	2001      	movs	r0, #1
   84226:	46b4      	mov	ip, r6
   84228:	2d00      	cmp	r5, #0
   8422a:	d040      	beq.n	842ae <__udivmoddi4+0x16a>
   8422c:	e885 1010 	stmia.w	r5, {r4, ip}
   84230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84234:	b912      	cbnz	r2, 8423c <__udivmoddi4+0xf8>
   84236:	2701      	movs	r7, #1
   84238:	fbb7 f7f2 	udiv	r7, r7, r2
   8423c:	fab7 fe87 	clz	lr, r7
   84240:	f1be 0f00 	cmp.w	lr, #0
   84244:	d135      	bne.n	842b2 <__udivmoddi4+0x16e>
   84246:	2101      	movs	r1, #1
   84248:	1bf6      	subs	r6, r6, r7
   8424a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8424e:	fa1f f887 	uxth.w	r8, r7
   84252:	fbb6 f2fc 	udiv	r2, r6, ip
   84256:	fb0c 6612 	mls	r6, ip, r2, r6
   8425a:	fb08 f002 	mul.w	r0, r8, r2
   8425e:	0c23      	lsrs	r3, r4, #16
   84260:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   84264:	42b0      	cmp	r0, r6
   84266:	d907      	bls.n	84278 <__udivmoddi4+0x134>
   84268:	19f6      	adds	r6, r6, r7
   8426a:	f102 33ff 	add.w	r3, r2, #4294967295
   8426e:	d202      	bcs.n	84276 <__udivmoddi4+0x132>
   84270:	42b0      	cmp	r0, r6
   84272:	f200 80d2 	bhi.w	8441a <__udivmoddi4+0x2d6>
   84276:	461a      	mov	r2, r3
   84278:	1a36      	subs	r6, r6, r0
   8427a:	fbb6 f0fc 	udiv	r0, r6, ip
   8427e:	fb0c 6610 	mls	r6, ip, r0, r6
   84282:	fb08 f800 	mul.w	r8, r8, r0
   84286:	b2a3      	uxth	r3, r4
   84288:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   8428c:	45a0      	cmp	r8, r4
   8428e:	d907      	bls.n	842a0 <__udivmoddi4+0x15c>
   84290:	19e4      	adds	r4, r4, r7
   84292:	f100 33ff 	add.w	r3, r0, #4294967295
   84296:	d202      	bcs.n	8429e <__udivmoddi4+0x15a>
   84298:	45a0      	cmp	r8, r4
   8429a:	f200 80b9 	bhi.w	84410 <__udivmoddi4+0x2cc>
   8429e:	4618      	mov	r0, r3
   842a0:	eba4 0408 	sub.w	r4, r4, r8
   842a4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   842a8:	e79c      	b.n	841e4 <__udivmoddi4+0xa0>
   842aa:	4629      	mov	r1, r5
   842ac:	4628      	mov	r0, r5
   842ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   842b2:	fa07 f70e 	lsl.w	r7, r7, lr
   842b6:	f1ce 0320 	rsb	r3, lr, #32
   842ba:	fa26 f203 	lsr.w	r2, r6, r3
   842be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   842c2:	fbb2 f1fc 	udiv	r1, r2, ip
   842c6:	fa1f f887 	uxth.w	r8, r7
   842ca:	fb0c 2211 	mls	r2, ip, r1, r2
   842ce:	fa06 f60e 	lsl.w	r6, r6, lr
   842d2:	fa20 f303 	lsr.w	r3, r0, r3
   842d6:	fb01 f908 	mul.w	r9, r1, r8
   842da:	4333      	orrs	r3, r6
   842dc:	0c1e      	lsrs	r6, r3, #16
   842de:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   842e2:	45b1      	cmp	r9, r6
   842e4:	fa00 f40e 	lsl.w	r4, r0, lr
   842e8:	d909      	bls.n	842fe <__udivmoddi4+0x1ba>
   842ea:	19f6      	adds	r6, r6, r7
   842ec:	f101 32ff 	add.w	r2, r1, #4294967295
   842f0:	f080 808c 	bcs.w	8440c <__udivmoddi4+0x2c8>
   842f4:	45b1      	cmp	r9, r6
   842f6:	f240 8089 	bls.w	8440c <__udivmoddi4+0x2c8>
   842fa:	3902      	subs	r1, #2
   842fc:	443e      	add	r6, r7
   842fe:	eba6 0609 	sub.w	r6, r6, r9
   84302:	fbb6 f0fc 	udiv	r0, r6, ip
   84306:	fb0c 6210 	mls	r2, ip, r0, r6
   8430a:	fb00 f908 	mul.w	r9, r0, r8
   8430e:	b29e      	uxth	r6, r3
   84310:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   84314:	45b1      	cmp	r9, r6
   84316:	d907      	bls.n	84328 <__udivmoddi4+0x1e4>
   84318:	19f6      	adds	r6, r6, r7
   8431a:	f100 33ff 	add.w	r3, r0, #4294967295
   8431e:	d271      	bcs.n	84404 <__udivmoddi4+0x2c0>
   84320:	45b1      	cmp	r9, r6
   84322:	d96f      	bls.n	84404 <__udivmoddi4+0x2c0>
   84324:	3802      	subs	r0, #2
   84326:	443e      	add	r6, r7
   84328:	eba6 0609 	sub.w	r6, r6, r9
   8432c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   84330:	e78f      	b.n	84252 <__udivmoddi4+0x10e>
   84332:	f1c1 0720 	rsb	r7, r1, #32
   84336:	fa22 f807 	lsr.w	r8, r2, r7
   8433a:	408b      	lsls	r3, r1
   8433c:	ea48 0303 	orr.w	r3, r8, r3
   84340:	fa26 f407 	lsr.w	r4, r6, r7
   84344:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   84348:	fbb4 f9fe 	udiv	r9, r4, lr
   8434c:	fa1f fc83 	uxth.w	ip, r3
   84350:	fb0e 4419 	mls	r4, lr, r9, r4
   84354:	408e      	lsls	r6, r1
   84356:	fa20 f807 	lsr.w	r8, r0, r7
   8435a:	fb09 fa0c 	mul.w	sl, r9, ip
   8435e:	ea48 0806 	orr.w	r8, r8, r6
   84362:	ea4f 4618 	mov.w	r6, r8, lsr #16
   84366:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   8436a:	45a2      	cmp	sl, r4
   8436c:	fa02 f201 	lsl.w	r2, r2, r1
   84370:	fa00 f601 	lsl.w	r6, r0, r1
   84374:	d908      	bls.n	84388 <__udivmoddi4+0x244>
   84376:	18e4      	adds	r4, r4, r3
   84378:	f109 30ff 	add.w	r0, r9, #4294967295
   8437c:	d244      	bcs.n	84408 <__udivmoddi4+0x2c4>
   8437e:	45a2      	cmp	sl, r4
   84380:	d942      	bls.n	84408 <__udivmoddi4+0x2c4>
   84382:	f1a9 0902 	sub.w	r9, r9, #2
   84386:	441c      	add	r4, r3
   84388:	eba4 040a 	sub.w	r4, r4, sl
   8438c:	fbb4 f0fe 	udiv	r0, r4, lr
   84390:	fb0e 4410 	mls	r4, lr, r0, r4
   84394:	fb00 fc0c 	mul.w	ip, r0, ip
   84398:	fa1f f888 	uxth.w	r8, r8
   8439c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   843a0:	45a4      	cmp	ip, r4
   843a2:	d907      	bls.n	843b4 <__udivmoddi4+0x270>
   843a4:	18e4      	adds	r4, r4, r3
   843a6:	f100 3eff 	add.w	lr, r0, #4294967295
   843aa:	d229      	bcs.n	84400 <__udivmoddi4+0x2bc>
   843ac:	45a4      	cmp	ip, r4
   843ae:	d927      	bls.n	84400 <__udivmoddi4+0x2bc>
   843b0:	3802      	subs	r0, #2
   843b2:	441c      	add	r4, r3
   843b4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   843b8:	fba0 8902 	umull	r8, r9, r0, r2
   843bc:	eba4 0c0c 	sub.w	ip, r4, ip
   843c0:	45cc      	cmp	ip, r9
   843c2:	46c2      	mov	sl, r8
   843c4:	46ce      	mov	lr, r9
   843c6:	d315      	bcc.n	843f4 <__udivmoddi4+0x2b0>
   843c8:	d012      	beq.n	843f0 <__udivmoddi4+0x2ac>
   843ca:	b155      	cbz	r5, 843e2 <__udivmoddi4+0x29e>
   843cc:	ebb6 030a 	subs.w	r3, r6, sl
   843d0:	eb6c 060e 	sbc.w	r6, ip, lr
   843d4:	fa06 f707 	lsl.w	r7, r6, r7
   843d8:	40cb      	lsrs	r3, r1
   843da:	431f      	orrs	r7, r3
   843dc:	40ce      	lsrs	r6, r1
   843de:	602f      	str	r7, [r5, #0]
   843e0:	606e      	str	r6, [r5, #4]
   843e2:	2100      	movs	r1, #0
   843e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843e8:	4610      	mov	r0, r2
   843ea:	e6f7      	b.n	841dc <__udivmoddi4+0x98>
   843ec:	4689      	mov	r9, r1
   843ee:	e6de      	b.n	841ae <__udivmoddi4+0x6a>
   843f0:	4546      	cmp	r6, r8
   843f2:	d2ea      	bcs.n	843ca <__udivmoddi4+0x286>
   843f4:	ebb8 0a02 	subs.w	sl, r8, r2
   843f8:	eb69 0e03 	sbc.w	lr, r9, r3
   843fc:	3801      	subs	r0, #1
   843fe:	e7e4      	b.n	843ca <__udivmoddi4+0x286>
   84400:	4670      	mov	r0, lr
   84402:	e7d7      	b.n	843b4 <__udivmoddi4+0x270>
   84404:	4618      	mov	r0, r3
   84406:	e78f      	b.n	84328 <__udivmoddi4+0x1e4>
   84408:	4681      	mov	r9, r0
   8440a:	e7bd      	b.n	84388 <__udivmoddi4+0x244>
   8440c:	4611      	mov	r1, r2
   8440e:	e776      	b.n	842fe <__udivmoddi4+0x1ba>
   84410:	3802      	subs	r0, #2
   84412:	443c      	add	r4, r7
   84414:	e744      	b.n	842a0 <__udivmoddi4+0x15c>
   84416:	4608      	mov	r0, r1
   84418:	e706      	b.n	84228 <__udivmoddi4+0xe4>
   8441a:	3a02      	subs	r2, #2
   8441c:	443e      	add	r6, r7
   8441e:	e72b      	b.n	84278 <__udivmoddi4+0x134>

00084420 <__aeabi_idiv0>:
   84420:	4770      	bx	lr
   84422:	bf00      	nop
   84424:	00000001 	.word	0x00000001
   84428:	00000002 	.word	0x00000002
   8442c:	00000004 	.word	0x00000004
   84430:	00000008 	.word	0x00000008
   84434:	00000010 	.word	0x00000010
   84438:	00000020 	.word	0x00000020
   8443c:	00000040 	.word	0x00000040
   84440:	00000080 	.word	0x00000080
   84444:	00000100 	.word	0x00000100
   84448:	00000200 	.word	0x00000200
   8444c:	00000400 	.word	0x00000400
   84450:	736e6f43 	.word	0x736e6f43
   84454:	20656c6f 	.word	0x20656c6f
   84458:	64616572 	.word	0x64616572
   8445c:	00000a79 	.word	0x00000a79
   84460:	3d3d3d3d 	.word	0x3d3d3d3d
   84464:	3d3d3d3d 	.word	0x3d3d3d3d
   84468:	3d3d3d3d 	.word	0x3d3d3d3d
   8446c:	00000a3d 	.word	0x00000a3d
   84470:	5f334354 	.word	0x5f334354
   84474:	646e6148 	.word	0x646e6148
   84478:	0072656c 	.word	0x0072656c

0008447c <_global_impure_ptr>:
   8447c:	20070148 33323130 37363534 42413938     H.. 0123456789AB
   8448c:	46454443 00000000 33323130 37363534     CDEF....01234567
   8449c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   844ac:	0000296c                                l)..

000844b0 <blanks.7217>:
   844b0:	20202020 20202020 20202020 20202020                     

000844c0 <zeroes.7218>:
   844c0:	30303030 30303030 30303030 30303030     0000000000000000
   844d0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

000844e0 <_ctype_>:
   844e0:	20202000 20202020 28282020 20282828     .         ((((( 
   844f0:	20202020 20202020 20202020 20202020                     
   84500:	10108820 10101010 10101010 10101010      ...............
   84510:	04040410 04040404 10040404 10101010     ................
   84520:	41411010 41414141 01010101 01010101     ..AAAAAA........
   84530:	01010101 01010101 01010101 10101010     ................
   84540:	42421010 42424242 02020202 02020202     ..BBBBBB........
   84550:	02020202 02020202 02020202 10101010     ................
   84560:	00000020 00000000 00000000 00000000      ...............
	...

000845e4 <_init>:
   845e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   845e6:	bf00      	nop
   845e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   845ea:	bc08      	pop	{r3}
   845ec:	469e      	mov	lr, r3
   845ee:	4770      	bx	lr

000845f0 <__init_array_start>:
   845f0:	000827f9 	.word	0x000827f9

000845f4 <__frame_dummy_init_array_entry>:
   845f4:	00080119                                ....

000845f8 <_fini>:
   845f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   845fa:	bf00      	nop
   845fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   845fe:	bc08      	pop	{r3}
   84600:	469e      	mov	lr, r3
   84602:	4770      	bx	lr

00084604 <__fini_array_start>:
   84604:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
	...

2007000c <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070140 	.word	0x20070140

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d915      	bls.n	200700e2 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b6:	4b1b      	ldr	r3, [pc, #108]	; (20070124 <system_init_flash+0x74>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d919      	bls.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700bc:	4b1a      	ldr	r3, [pc, #104]	; (20070128 <system_init_flash+0x78>)
200700be:	4298      	cmp	r0, r3
200700c0:	d91e      	bls.n	20070100 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700c2:	4b1a      	ldr	r3, [pc, #104]	; (2007012c <system_init_flash+0x7c>)
200700c4:	4298      	cmp	r0, r3
200700c6:	d923      	bls.n	20070110 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700c8:	4b19      	ldr	r3, [pc, #100]	; (20070130 <system_init_flash+0x80>)
200700ca:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700cc:	bf94      	ite	ls
200700ce:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700d2:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700d6:	4a17      	ldr	r2, [pc, #92]	; (20070134 <system_init_flash+0x84>)
200700d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700da:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700de:	6013      	str	r3, [r2, #0]
200700e0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e2:	2300      	movs	r3, #0
200700e4:	4a13      	ldr	r2, [pc, #76]	; (20070134 <system_init_flash+0x84>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f0:	f44f 7380 	mov.w	r3, #256	; 0x100
200700f4:	4a0f      	ldr	r2, [pc, #60]	; (20070134 <system_init_flash+0x84>)
200700f6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700fc:	6013      	str	r3, [r2, #0]
200700fe:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070100:	f44f 7300 	mov.w	r3, #512	; 0x200
20070104:	4a0b      	ldr	r2, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070106:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070108:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007010c:	6013      	str	r3, [r2, #0]
2007010e:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070110:	f44f 7340 	mov.w	r3, #768	; 0x300
20070114:	4a07      	ldr	r2, [pc, #28]	; (20070134 <system_init_flash+0x84>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	02faf07f 	.word	0x02faf07f
20070128:	03d08fff 	.word	0x03d08fff
2007012c:	04c4b3ff 	.word	0x04c4b3ff
20070130:	055d4a7f 	.word	0x055d4a7f
20070134:	400e0a00 	.word	0x400e0a00

20070138 <xNextTaskUnblockTime>:
20070138:	ffffffff                                ....

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900                                ..=.

20070144 <_impure_ptr>:
20070144:	20070148                                H.. 

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <__atexit_recursive_mutex>:
20070570:	20070d48                                H.. 

20070574 <__global_locale>:
20070574:	00000043 00000000 00000000 00000000     C...............
	...
20070594:	00000043 00000000 00000000 00000000     C...............
	...
200705b4:	00000043 00000000 00000000 00000000     C...............
	...
200705d4:	00000043 00000000 00000000 00000000     C...............
	...
200705f4:	00000043 00000000 00000000 00000000     C...............
	...
20070614:	00000043 00000000 00000000 00000000     C...............
	...
20070634:	00000043 00000000 00000000 00000000     C...............
	...
20070654:	00083e81 000837cd 00000000 000844e0     .>...7.......D..
20070664:	000844dc 00084490 00084490 00084490     .D...D...D...D..
20070674:	00084490 00084490 00084490 00084490     .D...D...D...D..
20070684:	00084490 00084490 ffffffff ffffffff     .D...D..........
20070694:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706bc:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706e0 <__malloc_av_>:
	...
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 
20070ad8:	20070ad0 20070ad0 20070ad8 20070ad8     ... ... ... ... 

20070ae8 <__malloc_sbrk_base>:
20070ae8:	ffffffff                                ....

20070aec <__malloc_trim_threshold>:
20070aec:	00020000                                ....
