Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  cont.vho
Sim SDF file          :  cont__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do cont_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {cont.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 16:34:24 on Feb 17,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work cont.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package fiftyfivenm_atom_pack
ModelSim-Altera Info: # -- Loading package fiftyfivenm_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Compiling entity cont
ModelSim-Altera Info: # -- Compiling architecture structure of cont
ModelSim-Altera Info: # End time: 16:34:25 on Feb 17,2021, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim work.cont
ModelSim-Altera Info: # vsim work.cont 
ModelSim-Altera Info: # Start time: 16:34:52 on Feb 17,2021
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading altera.dffeas_pack
ModelSim-Altera Info: # Loading altera.altera_primitives_components
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_components
ModelSim-Altera Info: # Loading work.cont(structure)
ModelSim-Altera Info: # Loading work.hard_block(structure)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
ModelSim-Altera Info: # Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
ModelSim-Altera Info: add wave -position end  sim:/cont/CLK
ModelSim-Altera Info: add wave -position end  sim:/cont/RST
ModelSim-Altera Info: add wave -position end  sim:/cont/salida
ModelSim-Altera Info: force clc 0 0,1 2 -repeat 4
ModelSim-Altera Info: # ** Error (suppressible): (vsim-4008) Object 'clc' not found.
ModelSim-Altera Info: # 
ModelSim-Altera Info: force clk 0 0,1 2 -repeat 4
ModelSim-Altera Info: force rst 0 0, 1 1, 0 37, 1 51
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 17:23:36 on Feb 17,2021, Elapsed time: 0:48:44
ModelSim-Altera Info: # Errors: 1, Warnings: 0
Info: NativeLink simulation flow was successful
