# Processor-Verilog-Simulation
This project is implemented in the extent of CENG 3010 Computer Organization as a part of the term project 2.
The other part of the project can be found [here](https://github.com/SevcanDogramaci/Processor-Simulator/), and further details can be found [here](https://github.com/SevcanDogramaci/Processor-Simulator/blob/master/docs/Report.pdf).
