\hypertarget{struct_g_p_i_o___type_def}{}\doxysection{G\+P\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f103x6.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a218d21e9ca712cec4ca8f00406b2ec29}{C\+RL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_afe53502a3dbf9e7dcf9ac83f67ac481d}{C\+RH}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{I\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{O\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{B\+S\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{B\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{L\+C\+KR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}\label{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+B\+RR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}\label{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+B\+S\+RR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_afe53502a3dbf9e7dcf9ac83f67ac481d}\label{struct_g_p_i_o___type_def_afe53502a3dbf9e7dcf9ac83f67ac481d}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CRH@{CRH}}
\index{CRH@{CRH}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRH}{CRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+C\+RH}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a218d21e9ca712cec4ca8f00406b2ec29}\label{struct_g_p_i_o___type_def_a218d21e9ca712cec4ca8f00406b2ec29}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!CRL@{CRL}}
\index{CRL@{CRL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRL}{CRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+C\+RL}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}\label{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+I\+DR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}\label{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+L\+C\+KR}

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}\label{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+O\+DR}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F1xx/\+Include/\mbox{\hyperlink{stm32f103x6_8h}{stm32f103x6.\+h}}\end{DoxyCompactItemize}
