<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 171.901 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fcc_combined/main.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 3.93 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.65 seconds; current allocated memory: 173.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:9:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:9:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:9:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:9:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;VITIS_LOOP_39_2&apos;(fcc_combined/main.cpp:39:21) has been inferred on port &apos;gmem&apos; (fcc_combined/main.cpp:39:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;VITIS_LOOP_45_3&apos;(fcc_combined/main.cpp:45:20) has been inferred on port &apos;gmem&apos; (fcc_combined/main.cpp:45:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:52:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:63:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.ap_fixeds&apos; into &apos;fcc_combined(ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;32, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, int, int, bool)&apos; (fcc_combined/main.cpp:55:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.37 seconds; current allocated memory: 175.594 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 175.595 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 180.253 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 184.735 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_39_2&apos; (fcc_combined/main.cpp:39) in function &apos;fcc_combined&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_3&apos; (fcc_combined/main.cpp:45) in function &apos;fcc_combined&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;LOOP2&apos; (fcc_combined/main.cpp:54) in function &apos;fcc_combined&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_62_5&apos; (fcc_combined/main.cpp:62) in function &apos;fcc_combined&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_69_6&apos; (fcc_combined/main.cpp:69) in function &apos;fcc_combined&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 210.885 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_38_1&apos; (fcc_combined/main.cpp:38:27) in function &apos;fcc_combined&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;LOOP1&apos; (fcc_combined/main.cpp:50:16) in function &apos;fcc_combined&apos; the outer loop is not a perfect loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_61_4&apos; (fcc_combined/main.cpp:61:28) in function &apos;fcc_combined&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;wbuf.V&apos; (fcc_combined/main.cpp:40:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;bbuf.V&apos; (fcc_combined/main.cpp:46:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;y&apos; (fcc_combined/main.cpp:55:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dx&apos; (fcc_combined/main.cpp:63:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dwbuf.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dbbuf.V&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 206.985 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;fcc_combined&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;fcc_combined&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln40) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1116) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_39_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_39_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_45_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_61_4_VITIS_LOOP_62_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_61_4_VITIS_LOOP_62_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_69_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_69_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;LOOP2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 207.841 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 208.843 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;fcc_combined&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/x&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/dx&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/w&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/dw&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/b&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/db&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/y&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/dy&apos; to &apos;bram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/xdim&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/ydim&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;fcc_combined/fwprop&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;fcc_combined&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;w&apos;, &apos;dw&apos;, &apos;b&apos;, &apos;db&apos;, &apos;xdim&apos;, &apos;ydim&apos;, &apos;fwprop&apos; and &apos;return&apos; to AXI-Lite port CRTL_BUS." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;fcc_combined/x_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;fcc_combined/x_Din_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;fcc_combined/dy_WEN_A&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;fcc_combined/dy_Din_A&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_10ns_11ns_20ns_20_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_30s_30s_30_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_31ns_32ns_63_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_55_2_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_10ns_11ns_20_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;fcc_combined&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 211.040 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;fcc_combined_mul_30s_30s_30_2_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;fcc_combined_mul_31ns_32ns_63_2_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;fcc_combined_mul_32s_32s_55_2_1_Multiplier_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;fcc_combined_wbuf_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;fcc_combined_bbuf_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;fcc_combined_dwbuf_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;fcc_combined_dbbuf_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 223.503 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for fcc_combined." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for fcc_combined." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 10.63 seconds. CPU system time: 0.59 seconds. Elapsed time: 11.06 seconds; current allocated memory: 224.215 MB." resolution=""/>
</Messages>
