<root><simulation><result_generated_time />2023-05-16 17:44:34<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [200, 1, 1], 'O': [200, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OY', 2)]], [[], [('C', 4), ('K', 4)]], [], []]<I />[[[], [('K', 4)]], [[('OY', 25)], [('OY', 2), ('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 25)], [('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 2)], [('C', 16), ('FY', 3), ('FX', 3), ('C', 4), ('OX', 5), ('OX', 10)], []]<I />[[('K', 2), ('K', 2)], [('C', 16), ('FY', 3), ('FX', 3), ('C', 4), ('OX', 5)], [('OX', 10)]]<O />[[('K', 2), ('K', 2), ('C', 16), ('FY', 3), ('FX', 3), ('C', 4)], [('OX', 5)], [('OX', 10)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [50.0, 1, 50, 1], 'I': [4.0, 4.0, 1.0, 1.0], 'O': [4.0, 576, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [8, 4608000, 46080000], 'O': [32, 32000, 320000], 'O_partial': [32, 0, 0], 'O_final': [0, 32000, 320000]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.02, 0.14, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.15, 0.0], 'I': [0.02, 0.15, 0.0], 'O': [0.06, 0.15, 0.0]}<effective_mem_size_bit />{'W': [16, 294912, 294912], 'I': [8, 4608000, 46080000], 'O': [32, 6400, 32000], 'O_partial': [32, 0, 0], 'O_final': [0, 6400, 32000]}<total_unit_count />{'W': [800, 16, 1, 1], 'I': [800, 200, 1, 1], 'O': [800, 200, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [200, 200, 1, 1], 'O': [200, 200, 1, 1]}<duplicate_unit_count />{'W': [50.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1843200, 1843200], [1843200, 36864], [36864, 0]]<I />[[5760000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(23000000, 23040000), (40000, 0)], [(0, 40000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(23000000, 23040000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (40000, 0)], [(0, 40000), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[230400, 230400], [28800, 576], [144, 0]]<I />[[720000, 720000], [90000, 90000], [22500, 0]]<O />[[(2875000, 2880000), (5000, 0)], [(0, 625), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([2875000, 2880000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5000, 0]), ([0, 625], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />25804800</mac_count></basic_info><energy><total_energy />202806096.3<mem_energy_breakdown><W />[161.4, 3085.6, 191.8]<I />[504.4, 17836.9, 29966.6]<O />[2017.7, 123.9, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />1290240.0<total />202752000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7213<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.9232<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />124777<latency_cycle_without_data_loading />115200<ideal_computing_cycle />115200<data_loading><load_cycle_total />9577<load_cycle_individual />{'W': [1, 576, 0], 'I': [4, 9000, 0]}<load_cycle_combined />{'W': 576, 'I': 9000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-115199], [-115196, -86397], [-115200, -115200]], 'I': [[-115199], [-115196, -28799], [-22680, -83430]], 'O': [[-115200], [-115200, -114600], [-114580, -115040]]}<mem_stall_cycle_shared />{'W': [[-115199], [-115196, 0], [0, 0]], 'I': [[-115199], [-115196, 0], [0, 0]], 'O': [[-115200], [-115200, -114600], [-114580, -115040]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [8, 4608000, 46080000], 'O': [32, 32000, 320000], 'O_partial': [32, 0, 0], 'O_final': [0, 32000, 320000]}<data_size_each_level_total />{'W': [512, 294912, 294912], 'I': [1600, 4608000, 46080000], 'O': [6400, 32000, 320000]}<loop_cycles_each_level />{'W': [4, 115200, 115200], 'I': [4, 11520, 115200], 'O': [2304, 11520, 115200]}<top_ir_loop_size />{'W': [1, 50, 1], 'I': [4, 1, 1], 'O': [576, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [128.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 2.0], [400.0, 400.0], [400.0, 400.0]], 'O': [[8.0, 0.0], [2.8, 2.8], [2.8, 2.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 128.0], [128.0, 2.6]], 'I': [[8.0, 8.0], [1600.0, 400.0], [400.0, 400.0]], 'O': [[8.0, 8.0], [1600.0, 2.8], [2.8, 2.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 2.6], [2.6, 0]], 'I': [[8.0, 2.0], [400.0, 400.0], [400.0, 0]], 'O': [[8.0, 0.0], [2.8, 2.8], [2.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [530.8, 405.3], [402.6, 2.8]], 'I': [[8.0, 2.0], [530.8, 405.3], [402.6, 2.8]], 'O': [[8.0, 0.0], [530.8, 405.3], [402.6, 2.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 115200], [4, 4, 28800], [115200, 115200, 1]], 'I': [[1, 1, 115200], [4, 4, 28800], [11520, 11520, 10]], 'O': [[1, 1, 115200], [2304, 2304, 50], [11520, 11520, 10]]}<trans_time_real />{'W': [[0, 1, 115200], [[0, 4, 28800], [1, 4, 28800]], [[576, 115200, 1], [144, 115200, 1]]], 'I': [[0, 1, 115200], [[0, 4, 28800], [3, 4, 28800]], [[9000, 11520, 10], [2250, 11520, 10]]], 'O': [[0, 1, 115200], [[0, 2304, 50], [12, 2304, 50]], [[62, 11520, 10], [16, 11520, 10]]]}<single_stall_cycle />{'W': [[-1], [-4, -3], [-114624, -115056]], 'I': [[-1], [-4, -1], [-2520, -9270]], 'O': [[-1], [-2304, -2292], [-11458, -11504]]}<single_stall_count />{'W': [115199, 28799, 0], 'I': [115199, 28799, 9], 'O': [115200, 50, 10]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [81000, 0], 'O': [620, 0]}, 1: {'W': [28799, 0], 'I': [86397, 81000], 'O': [600, 620]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-34200, -115200], [-114580, -115200]], 1: [[-4, -34200], [-114600, -114580]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>