Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 27 09:04:35 2024
| Host         : Wheatley running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.315        0.000                      0                 8388        0.050        0.000                      0                 8388        2.000        0.000                       0                  3353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
clk_in1_0                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             2.114        0.000                      0                 6768        0.069        0.000                      0                 6768        4.020        0.000                       0                  2749  
clk_in1_0                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        1.564        0.000                      0                 1364        0.050        0.000                      0                 1364        4.500        0.000                       0                   600  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                           2.572        0.000                      0                  160        0.060        0.000                      0                  160  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        1.315        0.000                      0                  480        1.947        0.000                      0                  480  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_fpga_0                     
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.262ns (19.359%)  route 5.257ns (80.641%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.907     3.201    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X66Y105        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     3.719 f  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=6, routed)           0.832     4.551    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X66Y105        LUT6 (Prop_lut6_I1_O)        0.124     4.675 f  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           1.078     5.754    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     5.878 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.671     6.549    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.673 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.711     7.384    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_8_n_0
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.124     7.508 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.457     7.965    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_3
    SLICE_X44Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.089 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.609     8.698    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.822 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.898     9.720    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.562    12.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 1.763ns (23.935%)  route 5.603ns (76.065%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/Q
                         net (fo=126, routed)         2.026     5.390    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_0
    SLICE_X54Y111        LUT4 (Prop_lut4_I3_O)        0.321     5.711 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_10/O
                         net (fo=7, routed)           1.349     7.060    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_2
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.328     7.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.728     8.116    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_3
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.240 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.448     8.688    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.812 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.545     9.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.506     9.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.327    10.311 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    10.311    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.029    12.794    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 1.763ns (23.944%)  route 5.600ns (76.056%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/Q
                         net (fo=126, routed)         2.026     5.390    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_0
    SLICE_X54Y111        LUT4 (Prop_lut4_I3_O)        0.321     5.711 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_10/O
                         net (fo=7, routed)           1.349     7.060    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_2
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.328     7.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.728     8.116    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_3
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.240 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.448     8.688    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.812 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.545     9.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.503     9.981    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y90         LUT4 (Prop_lut4_I2_O)        0.327    10.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    10.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031    12.796    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 1.450ns (20.632%)  route 5.578ns (79.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=35, routed)          5.578    10.059    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[7]
    SLICE_X56Y82         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.529    12.708    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.101    12.582    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 1.574ns (22.557%)  route 5.404ns (77.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=35, routed)          5.404     9.885    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_wdata[5]
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.009 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.009    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.459    12.638    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X51Y83         FDRE (Setup_fdre_C_D)        0.031    12.644    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 1.698ns (24.202%)  route 5.318ns (75.798%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=46, routed)          4.863     9.344    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.468 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.455     9.923    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond
    SLICE_X48Y84         LUT2 (Prop_lut2_I0_O)        0.124    10.047 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.000    10.047    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig0
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.471    12.650    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.029    12.754    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.600ns (23.018%)  route 5.351ns (76.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=19, routed)          5.351     9.832    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X50Y86         LUT4 (Prop_lut4_I0_O)        0.150     9.982 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ipif_glbl_irpt_enable_reg_i_1/O
                         net (fo=1, routed)           0.000     9.982    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg_0
    SLICE_X50Y86         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.461    12.640    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X50Y86         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/C
                         clock pessimism              0.129    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.092    12.707    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.574ns (23.035%)  route 5.259ns (76.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=46, routed)          4.863     9.344    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X48Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.468 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.396     9.864    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.471    12.650    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X48Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.047    12.678    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 1.698ns (24.414%)  route 5.257ns (75.586%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=46, routed)          4.654     9.135    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.259 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1/O
                         net (fo=2, routed)           0.603     9.862    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Error
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.124     9.986 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.986    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.476    12.655    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.081    12.811    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.436ns (21.302%)  route 5.305ns (78.698%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X39Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]_rep/Q
                         net (fo=126, routed)         2.026     5.390    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1]_0
    SLICE_X54Y111        LUT4 (Prop_lut4_I3_O)        0.321     5.711 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_10/O
                         net (fo=7, routed)           1.349     7.060    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2_2
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.328     7.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.728     8.116    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_3
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.240 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.448     8.688    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X40Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.812 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.545     9.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.120     9.478 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.208     9.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X36Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)       -0.234    12.531    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  2.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.355ns (68.552%)  route 0.163ns (31.449%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.557     0.893    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I/Q
                         net (fo=2, routed)           0.163     1.183    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[29]
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.099     1.282 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.410 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.410    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[2]
    SLICE_X39Y100        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.100     1.342    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.877%)  route 0.205ns (58.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.549     0.885    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           0.205     1.238    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2
    SLICE_X48Y87         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.820     1.186    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X48Y87         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.017     1.168    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.558%)  route 0.147ns (39.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.662     0.998    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X65Y100        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.128     1.126 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/Q
                         net (fo=5, routed)           0.147     1.273    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[31]
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.098     1.371 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_2/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_2_n_0
    SLICE_X66Y99         FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.849     1.215    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X66Y99         FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.121     1.301    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.262%)  route 0.198ns (54.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.198     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.265    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.188%)  route 0.138ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.553     0.889    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=8, routed)           0.138     1.154    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X50Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.818     1.184    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)       -0.070     1.079    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.188%)  route 0.138ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.553     0.889    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=8, routed)           0.138     1.154    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X50Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.818     1.184    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)       -0.070     1.079    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.188%)  route 0.138ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.553     0.889    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=8, routed)           0.138     1.154    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X50Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.818     1.184    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_CE)       -0.070     1.079    design_1_i/Motors/Motor_2/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.798%)  route 0.181ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.551     0.887    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=34, routed)          0.181     1.209    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X51Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.814     1.180    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_R)        -0.018     1.127    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.798%)  route 0.181ns (56.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.551     0.887    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=34, routed)          0.181     1.209    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X51Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.814     1.180    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_R)        -0.018     1.127    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X55Y93    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X55Y94    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X55Y94    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y94    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y91    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y93    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y91    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y93    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y105   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X62Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.425%)  route 2.103ns (77.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.048     1.641    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.480     3.311    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.600     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.634     3.205    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.425%)  route 2.103ns (77.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.048     1.641    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.480     3.311    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.600     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.634     3.205    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.425%)  route 2.103ns (77.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.048     1.641    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.480     3.311    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.600     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.634     3.205    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.608ns (22.425%)  route 2.103ns (77.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.048     1.641    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.480     3.311    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.600     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X40Y99         FDRE (Setup_fdre_C_R)       -0.634     3.205    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]
  -------------------------------------------------------------------
                         required time                          3.205    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.608ns (23.526%)  route 1.976ns (76.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 3.304 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          0.921     1.514    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X45Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473     3.304    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.871    
                         clock uncertainty           -0.072     3.799    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.634     3.165    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.608ns (23.752%)  route 1.952ns (76.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 3.304 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          0.896     1.489    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473     3.304    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.871    
                         clock uncertainty           -0.072     3.799    
    SLICE_X45Y85         FDRE (Setup_fdre_C_R)       -0.634     3.165    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.608ns (23.752%)  route 1.952ns (76.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 3.304 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          0.896     1.489    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473     3.304    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.871    
                         clock uncertainty           -0.072     3.799    
    SLICE_X45Y85         FDRE (Setup_fdre_C_R)       -0.634     3.165    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.608ns (23.752%)  route 1.952ns (76.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 3.304 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          0.896     1.489    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473     3.304    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.871    
                         clock uncertainty           -0.072     3.799    
    SLICE_X45Y85         FDRE (Setup_fdre_C_R)       -0.634     3.165    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.608ns (23.752%)  route 1.952ns (76.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 3.304 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          0.896     1.489    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.473     3.304    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X45Y85         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.871    
                         clock uncertainty           -0.072     3.799    
    SLICE_X45Y85         FDRE (Setup_fdre_C_R)       -0.634     3.165    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.608ns (23.935%)  route 1.932ns (76.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 3.305 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.070ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646    -1.070    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.614 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[0]/Q
                         net (fo=25, routed)          1.055     0.441    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[0]
    SLICE_X41Y89         LUT2 (Prop_lut2_I0_O)        0.152     0.593 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          0.877     1.470    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X45Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.474     3.305    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X45Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.567     3.872    
                         clock uncertainty           -0.072     3.800    
    SLICE_X45Y87         FDRE (Setup_fdre_C_R)       -0.634     3.166    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.166    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  1.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.315%)  route 0.224ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.634    -0.597    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]/Q
                         net (fo=2, routed)           0.224    -0.209    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]
    SLICE_X48Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[5]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.070    -0.260    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.633%)  route 0.221ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.634    -0.597    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/Q
                         net (fo=2, routed)           0.221    -0.212    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]
    SLICE_X48Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.047    -0.283    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.734%)  route 0.249ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.634    -0.597    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[9]/Q
                         net (fo=2, routed)           0.249    -0.184    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[9]
    SLICE_X48Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[9]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.071    -0.259    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[9]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.772%)  route 0.107ns (43.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.657    -0.574    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X56Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]/Q
                         net (fo=2, routed)           0.107    -0.326    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]
    SLICE_X58Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.932    -0.808    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X58Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.076    -0.481    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.639%)  route 0.324ns (66.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.634    -0.597    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y104        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/Q
                         net (fo=2, routed)           0.324    -0.109    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.061    -0.269    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.251%)  route 0.114ns (44.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.658    -0.573    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X56Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[11]/Q
                         net (fo=2, routed)           0.114    -0.318    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[11]
    SLICE_X58Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.932    -0.808    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X58Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[11]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.076    -0.481    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.640    -0.591    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.323    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]
    SLICE_X33Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X33Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]/C
                         clock pessimism              0.271    -0.558    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.072    -0.486    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.751%)  route 0.126ns (47.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.640    -0.591    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/Q
                         net (fo=2, routed)           0.126    -0.324    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]
    SLICE_X33Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X33Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/C
                         clock pessimism              0.271    -0.558    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.070    -0.488    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.633    -0.598    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]/Q
                         net (fo=2, routed)           0.061    -0.373    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[13]
    SLICE_X51Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.905    -0.835    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X51Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.047    -0.538    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[13]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.640    -0.591    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.323    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]
    SLICE_X33Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X33Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]/C
                         clock pessimism              0.271    -0.558    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.070    -0.488    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y106    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y110    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y106    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y106    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y106    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y106    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y108    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y109    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 0.580ns (5.300%)  route 10.364ns (94.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.840    -0.876    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y111        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]/Q
                         net (fo=2, routed)          10.364     9.944    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]
    SLICE_X46Y113        LUT4 (Prop_lut4_I1_O)        0.124    10.068 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    10.068    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X46Y113        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.647    12.826    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y113        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.263    12.563    
    SLICE_X46Y113        FDRE (Setup_fdre_C_D)        0.077    12.640    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.369ns  (logic 0.718ns (6.924%)  route 9.651ns (93.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.843    -0.873    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X47Y105        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.454 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/Q
                         net (fo=1, routed)           9.651     9.197    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[6]
    SLICE_X45Y105        LUT4 (Prop_lut4_I0_O)        0.299     9.496 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.496    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X45Y105        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.652    12.831    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y105        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.831    
                         clock uncertainty           -0.263    12.568    
    SLICE_X45Y105        FDRE (Setup_fdre_C_D)        0.031    12.599    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.343ns  (logic 0.580ns (5.607%)  route 9.763ns (94.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.839    -0.877    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y112        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]/Q
                         net (fo=2, routed)           9.763     9.342    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.466 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     9.466    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X47Y112        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648    12.827    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y112        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.263    12.564    
    SLICE_X47Y112        FDRE (Setup_fdre_C_D)        0.031    12.595    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 0.642ns (6.236%)  route 9.653ns (93.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.827    -0.889    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y112        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[24]/Q
                         net (fo=1, routed)           9.653     9.282    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[24]
    SLICE_X47Y110        LUT4 (Prop_lut4_I0_O)        0.124     9.406 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     9.406    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X47Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.650    12.829    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    12.829    
                         clock uncertainty           -0.263    12.566    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)        0.031    12.597    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 0.580ns (5.652%)  route 9.682ns (94.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.838    -0.878    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y113        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/Q
                         net (fo=2, routed)           9.682     9.259    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]
    SLICE_X48Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.383 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.383    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X48Y111        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648    12.827    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.263    12.564    
    SLICE_X48Y111        FDRE (Setup_fdre_C_D)        0.031    12.595    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.272ns  (logic 0.715ns (6.961%)  route 9.557ns (93.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.830    -0.886    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X51Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[16]/Q
                         net (fo=1, routed)           9.557     9.089    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[16]
    SLICE_X47Y107        LUT4 (Prop_lut4_I0_O)        0.296     9.385 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     9.385    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X47Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651    12.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    12.830    
                         clock uncertainty           -0.263    12.567    
    SLICE_X47Y107        FDRE (Setup_fdre_C_D)        0.031    12.598    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 0.642ns (6.280%)  route 9.581ns (93.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.842    -0.874    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y109        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/Q
                         net (fo=2, routed)           9.581     9.225    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]
    SLICE_X32Y111        LUT4 (Prop_lut4_I1_O)        0.124     9.349 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.349    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X32Y111        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.650    12.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y111        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    12.829    
                         clock uncertainty           -0.263    12.566    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.081    12.647    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.141ns  (logic 0.642ns (6.331%)  route 9.499ns (93.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.844    -0.872    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/Q
                         net (fo=2, routed)           9.499     9.145    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]
    SLICE_X35Y104        LUT4 (Prop_lut4_I1_O)        0.124     9.269 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     9.269    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X35Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.654    12.833    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.833    
                         clock uncertainty           -0.263    12.570    
    SLICE_X35Y104        FDRE (Setup_fdre_C_D)        0.031    12.601    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.171ns  (logic 0.580ns (5.703%)  route 9.591ns (94.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.839    -0.877    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y112        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/Q
                         net (fo=2, routed)           9.591     9.170    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]
    SLICE_X46Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.294 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     9.294    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X46Y112        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.648    12.827    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y112        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.263    12.564    
    SLICE_X46Y112        FDRE (Setup_fdre_C_D)        0.077    12.641    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.078ns  (logic 0.580ns (5.755%)  route 9.498ns (94.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.899    -0.817    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y113        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/Q
                         net (fo=2, routed)           9.498     9.136    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]
    SLICE_X60Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.260 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.260    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X60Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.710    12.889    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    12.889    
                         clock uncertainty           -0.263    12.626    
    SLICE_X60Y112        FDRE (Setup_fdre_C_D)        0.029    12.655    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  3.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.467ns (8.900%)  route 4.780ns (91.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    -1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.707    -1.462    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y112        FDRE (Prop_fdre_C_Q)         0.367    -1.095 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]/Q
                         net (fo=2, routed)           4.780     3.686    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]
    SLICE_X59Y113        LUT4 (Prop_lut4_I1_O)        0.100     3.786 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     3.786    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X59Y113        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.899     3.193    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y113        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     3.193    
                         clock uncertainty            0.263     3.456    
    SLICE_X59Y113        FDRE (Hold_fdre_C_D)         0.270     3.726    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.726    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.467ns (8.883%)  route 4.790ns (91.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.710    -1.459    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.367    -1.092 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/Q
                         net (fo=2, routed)           4.790     3.698    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.100     3.798 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     3.798    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X59Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.903     3.197    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     3.197    
                         clock uncertainty            0.263     3.460    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.269     3.729    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.467ns (8.869%)  route 4.798ns (91.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.650    -1.519    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.367    -1.152 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/Q
                         net (fo=2, routed)           4.798     3.647    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]
    SLICE_X48Y107        LUT4 (Prop_lut4_I1_O)        0.100     3.747 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.747    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X48Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.841     3.135    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     3.135    
                         clock uncertainty            0.263     3.398    
    SLICE_X48Y107        FDRE (Hold_fdre_C_D)         0.269     3.667    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.624ns (11.823%)  route 4.654ns (88.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.636    -1.533    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y112        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.385    -1.148 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/Q
                         net (fo=1, routed)           4.654     3.506    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[31]
    SLICE_X49Y113        LUT4 (Prop_lut4_I0_O)        0.239     3.745 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     3.745    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X49Y113        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.837     3.131    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y113        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000     3.131    
                         clock uncertainty            0.263     3.394    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.270     3.664    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.467ns (8.759%)  route 4.865ns (91.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.710    -1.459    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.367    -1.092 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[8]/Q
                         net (fo=2, routed)           4.865     3.773    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[8]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.100     3.873 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.873    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X58Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.903     3.197    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     3.197    
                         clock uncertainty            0.263     3.460    
    SLICE_X58Y108        FDRE (Hold_fdre_C_D)         0.331     3.791    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.791    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.467ns (8.857%)  route 4.806ns (91.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.706    -1.463    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y113        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.367    -1.096 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/Q
                         net (fo=2, routed)           4.806     3.710    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]
    SLICE_X57Y115        LUT4 (Prop_lut4_I1_O)        0.100     3.810 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     3.810    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X57Y115        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.897     3.191    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y115        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000     3.191    
                         clock uncertainty            0.263     3.454    
    SLICE_X57Y115        FDRE (Hold_fdre_C_D)         0.270     3.724    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.467ns (8.848%)  route 4.811ns (91.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.651    -1.518    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.367    -1.151 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/Q
                         net (fo=2, routed)           4.811     3.660    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]
    SLICE_X47Y106        LUT4 (Prop_lut4_I1_O)        0.100     3.760 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.760    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X47Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.843     3.137    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.263     3.400    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.270     3.670    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.760    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.518ns (9.706%)  route 4.819ns (90.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.653    -1.516    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y107        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_fdre_C_Q)         0.418    -1.098 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[15]/Q
                         net (fo=2, routed)           4.819     3.721    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[15]
    SLICE_X32Y107        LUT4 (Prop_lut4_I1_O)        0.100     3.821 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.821    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X32Y107        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.843     3.137    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y107        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.263     3.400    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.331     3.731    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 0.467ns (8.743%)  route 4.875ns (91.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.711    -1.458    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y106        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.367    -1.091 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/Q
                         net (fo=2, routed)           4.875     3.784    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]
    SLICE_X58Y105        LUT4 (Prop_lut4_I1_O)        0.100     3.884 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.884    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X58Y105        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.904     3.198    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y105        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     3.198    
                         clock uncertainty            0.263     3.461    
    SLICE_X58Y105        FDRE (Hold_fdre_C_D)         0.331     3.792    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.792    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 0.467ns (8.699%)  route 4.901ns (91.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    -1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.710    -1.459    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X57Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.367    -1.092 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/Q
                         net (fo=2, routed)           4.901     3.810    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]
    SLICE_X58Y108        LUT4 (Prop_lut4_I1_O)        0.100     3.910 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     3.910    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X58Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.903     3.197    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     3.197    
                         clock uncertainty            0.263     3.460    
    SLICE_X58Y108        FDRE (Hold_fdre_C_D)         0.330     3.790    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.790    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.947ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.580ns (16.414%)  route 2.954ns (83.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.113     6.479    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y105        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.580ns (16.414%)  route 2.954ns (83.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.113     6.479    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y105        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.580ns (16.414%)  route 2.954ns (83.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.113     6.479    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y105        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.580ns (16.414%)  route 2.954ns (83.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.113     6.479    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y105        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y105        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.580ns (16.645%)  route 2.905ns (83.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.064     6.430    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y106        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.580ns (16.645%)  route 2.905ns (83.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.064     6.430    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y106        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.580ns (16.645%)  route 2.905ns (83.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.064     6.430    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y106        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.580ns (16.645%)  route 2.905ns (83.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.841     5.242    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X35Y117        LUT6 (Prop_lut6_I5_O)        0.124     5.366 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.064     6.430    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.654     8.485    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]/C
                         clock pessimism              0.000     8.485    
                         clock uncertainty           -0.263     8.222    
    SLICE_X35Y106        FDRE (Setup_fdre_C_R)       -0.429     7.793    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.580ns (17.567%)  route 2.722ns (82.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.588     4.989    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X51Y118        LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.133     6.247    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X50Y104        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.640     8.471    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y104        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.263     8.208    
    SLICE_X50Y104        FDRE (Setup_fdre_C_R)       -0.524     7.684    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.580ns (17.567%)  route 2.722ns (82.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          1.588     4.989    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X51Y118        LUT6 (Prop_lut6_I5_O)        0.124     5.113 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1/O
                         net (fo=56, routed)          1.133     6.247    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/timer_sig[0]_i_1_n_0
    SLICE_X50Y104        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.640     8.471    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y104        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C
                         clock pessimism              0.000     8.471    
                         clock uncertainty           -0.263     8.208    
    SLICE_X50Y104        FDRE (Setup_fdre_C_R)       -0.524     7.684    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.330     1.363    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X48Y103        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.330     1.363    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X48Y103        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.330     1.363    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[2]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X48Y103        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.909%)  route 0.330ns (70.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.330     1.363    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X48Y103        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[3]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X48Y103        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.625%)  route 0.335ns (70.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.335     1.368    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X49Y105        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.625%)  route 0.335ns (70.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.335     1.368    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X49Y105        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.625%)  route 0.335ns (70.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.335     1.368    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X49Y105        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.625%)  route 0.335ns (70.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.335     1.368    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y105        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.263    -0.566    
    SLICE_X49Y105        FDRE (Hold_fdre_C_R)        -0.018    -0.584    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.891%)  route 0.365ns (72.109%))
  Logic Levels:           0  
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.365     1.397    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X34Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.263    -0.565    
    SLICE_X34Y104        FDRE (Hold_fdre_C_R)         0.009    -0.556    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.891%)  route 0.365ns (72.109%))
  Logic Levels:           0  
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.365     1.397    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X34Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.263    -0.565    
    SLICE_X34Y104        FDRE (Hold_fdre_C_R)         0.009    -0.556    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  1.954    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.124ns (5.864%)  route 1.991ns (94.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.991     1.991    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.115    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466     2.645    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.045ns (5.321%)  route 0.801ns (94.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.801     0.801    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.846 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.846    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.814     1.180    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.994ns  (logic 4.197ns (38.177%)  route 6.797ns (61.823%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.702     2.996    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X60Y80         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.456     3.452 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=25, routed)          1.023     4.475    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.599 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           5.774    10.373    IIC_0_sda_iobuf/T
    Y12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.617    13.990 r  IIC_0_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.990    IIC_0_sda_io
    Y12                                                               r  IIC_0_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.848ns  (logic 4.183ns (38.563%)  route 6.665ns (61.437%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.703     2.997    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X61Y81         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.866     4.319    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X61Y81         LUT4 (Prop_lut4_I3_O)        0.124     4.443 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           5.798    10.242    IIC_0_scl_iobuf/T
    Y11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.603    13.845 r  IIC_0_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.845    IIC_0_scl_io
    Y11                                                               r  IIC_0_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.029ns (46.210%)  route 4.690ns (53.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.652     2.946    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X43Y98         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.690     8.092    PWM_3_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    11.666 r  PWM_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.666    PWM_3
    Y19                                                               r  PWM_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.072ns (49.742%)  route 4.114ns (50.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.716     3.010    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X66Y97         FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.114     7.642    PWM_0_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554    11.195 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.195    PWM_0
    W16                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_2_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.001ns (49.309%)  route 4.113ns (50.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.709     3.003    design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           4.113     7.572    Direction_2_tri_o_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.545    11.117 r  Direction_2_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.117    Direction_2_tri_o[1]
    W18                                                               r  Direction_2_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_2_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 3.998ns (49.346%)  route 4.104ns (50.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.709     3.003    design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.104     7.563    Direction_2_tri_o_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         3.542    11.104 r  Direction_2_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.104    Direction_2_tri_o[0]
    W19                                                               r  Direction_2_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.014ns (50.840%)  route 3.881ns (49.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.638     2.932    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X53Y91         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.881     7.269    PWM_2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.558    10.827 r  PWM_2_OBUF_inst/O
                         net (fo=0)                   0.000    10.827    PWM_2
    U19                                                               r  PWM_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_1_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 4.061ns (54.378%)  route 3.407ns (45.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.713     3.007    design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     3.463 r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.407     6.870    Direction_1_tri_o_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.605    10.474 r  Direction_1_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.474    Direction_1_tri_o[1]
    T11                                                               r  Direction_1_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_3_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 4.080ns (54.631%)  route 3.388ns (45.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.711     3.005    design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y91         FDRE                                         r  design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.388     6.849    Direction_3_tri_o_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    10.473 r  Direction_3_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.473    Direction_3_tri_o[1]
    Y16                                                               r  Direction_3_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.384ns  (logic 4.100ns (55.522%)  route 3.284ns (44.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.715     3.009    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X64Y95         FDRE                                         r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.284     6.749    PWM_1_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644    10.393 r  PWM_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.393    PWM_1
    Y14                                                               r  PWM_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_0_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.442ns (57.115%)  route 1.083ns (42.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.576     0.912    design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y90         FDRE                                         r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.083     2.136    Direction_0_tri_o_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.301     3.437 r  Direction_0_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.437    Direction_0_tri_o[1]
    V12                                                               r  Direction_0_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_0_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.428ns (56.217%)  route 1.112ns (43.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.578     0.914    design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y90         FDRE                                         r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.112     2.166    Direction_0_tri_o_OBUF[0]
    W13                  OBUF (Prop_obuf_I_O)         1.287     3.453 r  Direction_0_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.453    Direction_0_tri_o[0]
    W13                                                               r  Direction_0_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_3_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.463ns (56.065%)  route 1.146ns (43.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.576     0.912    design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y91         FDRE                                         r  design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.146     2.199    Direction_3_tri_o_OBUF[0]
    Y17                  OBUF (Prop_obuf_I_O)         1.322     3.520 r  Direction_3_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.520    Direction_3_tri_o[0]
    Y17                                                               r  Direction_3_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_1_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.439ns (55.125%)  route 1.172ns (44.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.577     0.913    design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.172     2.225    Direction_1_tri_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.523 r  Direction_1_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.523    Direction_1_tri_o[0]
    T10                                                               r  Direction_1_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_3_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.465ns (55.214%)  route 1.188ns (44.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.576     0.912    design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y91         FDRE                                         r  design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/Motors/Motor_3/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.188     2.241    Direction_3_tri_o_OBUF[1]
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.565 r  Direction_3_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.565    Direction_3_tri_o[1]
    Y16                                                               r  Direction_3_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.484ns (55.770%)  route 1.177ns (44.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.579     0.915    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X64Y95         FDRE                                         r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.177     2.233    PWM_1_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.576 r  PWM_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.576    PWM_1
    Y14                                                               r  PWM_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_1_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.446ns (53.875%)  route 1.238ns (46.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.577     0.913    design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.238     2.291    Direction_1_tri_o_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.596 r  Direction_1_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.596    Direction_1_tri_o[1]
    T11                                                               r  Direction_1_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.400ns (48.887%)  route 1.463ns (51.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.551     0.887    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X53Y91         FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.463     2.491    PWM_2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.259     3.750 r  PWM_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.750    PWM_2
    U19                                                               r  PWM_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_2_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.383ns (47.376%)  route 1.537ns (52.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.575     0.911    design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.537     2.588    Direction_2_tri_o_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.242     3.830 r  Direction_2_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.830    Direction_2_tri_o[0]
    W19                                                               r  Direction_2_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_2_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.950ns  (logic 1.387ns (47.010%)  route 1.563ns (52.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.575     0.911    design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y88         FDRE                                         r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.563     2.615    Direction_2_tri_o_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.246     3.861 r  Direction_2_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.861    Direction_2_tri_o[1]
    W18                                                               r  Direction_2_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.812ns  (logic 4.086ns (41.642%)  route 5.726ns (58.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.885     4.169    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X26Y110        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y110        FDRE (Prop_fdre_C_Q)         0.524     4.693 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/Q
                         net (fo=2, routed)           5.726    10.419    sonar_trig_1_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.562    13.980 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000    13.980    sonar_trig_1
    U10                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 4.085ns (42.178%)  route 5.601ns (57.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.646     3.930    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.524     4.454 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/Q
                         net (fo=2, routed)           5.601    10.054    sonar_trig_0_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.561    13.616 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.616    sonar_trig_0
    V11                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.638ns  (logic 1.429ns (39.284%)  route 2.209ns (60.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.552     4.321    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.167     4.488 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/Q
                         net (fo=2, routed)           2.209     6.696    sonar_trig_0_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.262     7.958 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.958    sonar_trig_0
    V11                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.625ns  (logic 1.429ns (39.428%)  route 2.196ns (60.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.653     4.422    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X26Y110        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y110        FDRE (Prop_fdre_C_Q)         0.167     4.589 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/Q
                         net (fo=2, routed)           2.196     6.785    sonar_trig_1_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.262     8.047 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.047    sonar_trig_1
    U10                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_0_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.334ns  (logic 1.547ns (24.427%)  route 4.787ns (75.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  IIC_0_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_sda_iobuf/IO
    Y12                  IBUF (Prop_ibuf_I_O)         1.547     1.547 r  IIC_0_sda_iobuf/IBUF/O
                         net (fo=1, routed)           4.787     6.334    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X57Y77         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.523     2.702    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X57Y77         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_0_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.533ns (24.933%)  route 4.617ns (75.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  IIC_0_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_scl_iobuf/IO
    Y11                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  IIC_0_scl_iobuf/IBUF/O
                         net (fo=1, routed)           4.617     6.150    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X58Y74         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.520     2.699    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X58Y74         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_0_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.415ns  (logic 0.301ns (12.447%)  route 2.115ns (87.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  IIC_0_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_scl_iobuf/IO
    Y11                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  IIC_0_scl_iobuf/IBUF/O
                         net (fo=1, routed)           2.115     2.415    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X58Y74         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.831     1.197    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X58Y74         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_0_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.549ns  (logic 0.314ns (12.331%)  route 2.235ns (87.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  IIC_0_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_sda_iobuf/IO
    Y12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  IIC_0_sda_iobuf/IBUF/O
                         net (fo=1, routed)           2.235     2.549    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X57Y77         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.834     1.200    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X57Y77         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.649ns (21.859%)  route 5.893ns (78.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.443     7.542    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.650    -1.519    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.649ns (21.859%)  route 5.893ns (78.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.443     7.542    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.650    -1.519    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[29]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.649ns (21.859%)  route 5.893ns (78.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.443     7.542    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.650    -1.519    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[30]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.649ns (21.859%)  route 5.893ns (78.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.443     7.542    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.650    -1.519    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y112        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[31]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 1.649ns (22.276%)  route 5.752ns (77.724%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.302     7.401    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[20]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 1.649ns (22.276%)  route 5.752ns (77.724%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.302     7.401    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[21]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 1.649ns (22.276%)  route 5.752ns (77.724%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.302     7.401    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[22]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 1.649ns (22.276%)  route 5.752ns (77.724%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.302     7.401    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X35Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[23]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.649ns (22.359%)  route 5.725ns (77.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.275     7.374    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X34Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.374ns  (logic 1.649ns (22.359%)  route 5.725ns (77.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           4.450     5.975    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X37Y105        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.275     7.374    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X34Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X34Y110        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.266ns (18.291%)  route 1.188ns (81.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.188     1.454    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.904    -0.836    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X53Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.311ns (18.284%)  route 1.390ns (81.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.176     1.701    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.905    -0.835    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[16]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.311ns (18.284%)  route 1.390ns (81.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.176     1.701    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.905    -0.835    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[17]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.311ns (18.284%)  route 1.390ns (81.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.176     1.701    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.905    -0.835    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[18]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.311ns (18.284%)  route 1.390ns (81.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.176     1.701    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.905    -0.835    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[19]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.311ns (18.142%)  route 1.403ns (81.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.189     1.714    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.904    -0.836    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[24]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.311ns (18.142%)  route 1.403ns (81.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.189     1.714    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.904    -0.836    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[25]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.311ns (18.142%)  route 1.403ns (81.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.189     1.714    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.904    -0.836    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[26]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.311ns (18.142%)  route 1.403ns (81.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.189     1.714    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.904    -0.836    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[27]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.311ns (18.142%)  route 1.403ns (81.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.214     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.045     1.525 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.189     1.714    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X50Y111        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.904    -0.836    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y111        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/C





