<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Siddesh Patil — Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <style>
    /* About layout refinements */
    .about-grid{display:grid;grid-template-columns:1fr 1fr;gap:2rem;align-items:center}
    .about-photo{display:flex;justify-content:center;align-items:center;height:100%}
    .profile-img{max-width:350px;width:100%;height:auto;border-radius:12px;box-shadow:0 8px 24px rgba(0,0,0,.25);padding-left:16px;border-left:16px solid transparent}
    @media (max-width:800px){.about-grid{grid-template-columns:1fr}}

    /* Experience timeline */
    .tech-tag,.skill-chip,.tag{display:inline-block;margin:.2rem .3rem;padding:.2rem .5rem;border-radius:999px;background:#eef;font-size:.85rem}
    .timeline{display:grid;gap:1.25rem}
    .timeline-item{display:grid;grid-template-columns:140px 1fr;gap:1rem}
    .timeline-date{font-weight:600}
    @media (max-width:700px){.timeline-item{grid-template-columns:1fr}}

    /* Simple lists */
    .achievements{margin:0.5rem 0 0 1rem}
    .achievements li{margin:0.25rem 0}
  </style>
</head>
<body>
  <header class="navbar">
    <div class="nav-container">
      <h1 class="logo">Siddesh<span class="accent">.</span></h1>
      <nav class="nav-menu" aria-label="Section navigation">
        <a class="nav-link" href="#about">About</a>
        <a class="nav-link" href="#experience">Experience</a>
        <a class="nav-link" href="#projects">Projects</a>
        <a class="nav-link" href="#publications">Publications &amp; Achievements</a>
        <a class="nav-link" href="#education">Education</a>
        <a class="nav-link" href="#contact">Contact</a>
      </nav>
    </div>
  </header>

  <main class="main-content">
    <!-- RESTORED ABOUT -->
    <section class="section" id="about">
      <div class="page-header">
        <h2 class="page-title">About Me</h2>
        <p class="page-subtitle">Design Verification &amp; Validation Enthusiast</p>
      </div>
      <div class="about-grid">
        <div class="about-photo">
          <img src="IMG_20240928_183821_470.jpg" alt="Siddesh Patil profile photo" class="profile-img"/>
        </div>
        <div class="about-text">
          <p>What draws me to silicon is a simple question: how do architecture choices turn into real performance, and how does speed scale as everything shrinks under Dennard scaling?</p>
          <p>In undergrad, that question moved from textbooks to the bench—RISC‑V and FPGAs became the sandbox where building, testing, and catching edge cases made theory feel real.</p>
          <p>Currently pursuing my M.S. in Electrical and Computer Engineering at Portland State University, focused on Computer Architecture and Design Verification &amp; Validation. Building depth in latest architectures, reusable testbenches, exhaustive verification, constrained‑random stimulus, and coverage‑driven closure.</p>
        </div>
      </div>
    </section>

    <!-- RESTORED EXPERIENCE (before Projects) -->
    <section class="section" id="experience">
      <div class="page-header">
        <h2 class="page-title">Professional Experience</h2>
        <p class="page-subtitle">Semiconductor design, DV, and silicon validation</p>
      </div>
      <div class="timeline">
        <article class="timeline-item">
          <div class="timeline-date">June 2025 – Sept 2025</div>
          <div class="timeline-content">
            <h3 class="job-title">DSP Silicon Validation Intern</h3>
            <h4 class="company">Qualcomm — Austin, TX</h4>
            <p class="job-description">Low-level bring‑up and validation of DSP SoC blocks; assembly‑level test vectors, lab workflows, and HW/SW debug.</p>
            <ul class="achievements">
              <li>Developed assembly test vectors and targeted diagnostics</li>
              <li>Used T‑32 and Python to automate validation flows</li>
              <li>Configured clocks/resets and validated boot flows</li>
              <li>Captured golden logs; performed diff‑based analysis</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">DSP</span><span class="tech-tag">Assembly</span><span class="tech-tag">T‑32</span><span class="tech-tag">Python</span>
            </div>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">Dec 2022 – June 2024</div>
          <div class="timeline-content">
            <h3 class="job-title">Design Verification Intern</h3>
            <h4 class="company">Vyoma Systems — SHAKTI Group, IIT Madras — India</h4>
            <p class="job-description">RISC‑V SoC verification, automated test generation, and performance verification planning.</p>
            <ul class="achievements">
              <li>Generated tests for RV64IMAFDC using MicroTESK</li>
              <li>Ran DV regressions on open simulators; waveform debug</li>
              <li>Built Python/Ruby tooling for triage and reporting</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">RISC‑V</span><span class="tech-tag">DV</span><span class="tech-tag">MicroTESK</span><span class="tech-tag">Python</span>
            </div>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">June 2023 – Sept 2023</div>
          <div class="timeline-content">
            <h3 class="job-title">Performance Verification Research Intern</h3>
            <h4 class="company">CASL — University of Maryland — College Park, MD</h4>
            <p class="job-description">RTL design, modeling, and verification for a sparse‑matrix accelerator (ALRESCHA) with kernel‑level optimizations.</p>
            <ul class="achievements">
              <li>Designed RTL in Verilog; built and simulated 15+ verification test cases.</li>
              <li>Implemented Sym‑GS and GeM‑V kernels; optimized sparse matrix paths.</li>
              <li>Achieved 20% throughput increase using GPU architecture principles.</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">Verilog</span><span class="tech-tag">RTL</span><span class="tech-tag">Accelerators</span><span class="tech-tag">HPC</span>
            </div>
          </div>
        </article>
      </div>
    </section>

        <!-- PROJECTS -->
    <section class="section" id="projects">
      <div class="page-header">
        <h2 class="page-title">Technical Projects</h2>
        <p class="page-subtitle">Design verification, validation, and computer architecture</p>
      </div>
      <div class="timeline">
        <article class="timeline-item">
          <div class="timeline-date">Sept 2025 – Present</div>
          <div class="timeline-content">
            <h3 class="job-title">Class-Based APB Protocol Verification</h3>
            <p class="job-description">SystemVerilog constraint-randomized sequences generating APB transactions including burst transfers, achieving 95% functional coverage via covergroups.</p>
            <ul class="achievements">
              <li>Implemented virtual interfaces and SystemVerilog UVM Agent</li>
              <li>Built Generator, Driver, Monitor, and Scoreboard components</li>
              <li>Achieved bring-up on Zynq-7000 SoC FPGA</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">SystemVerilog</span><span class="tech-tag">UVM</span><span class="tech-tag">APB</span><span class="tech-tag">FPGA</span>
            </div>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">Jan 2025 – Mar 2025</div>
          <div class="timeline-content">
            <h3 class="job-title">RISC-V RV32IM Instruction Set Simulator</h3>
            <p class="job-description">Validated 40 RV32IM instructions using 50+ C/assembly test cases covering edge conditions and correctness.</p>
            <ul class="achievements">
              <li>Traced register and memory state against ISA spec</li>
              <li>Used GCC-generated .mem and .s files for verification</li>
              <li>Modeled complete 5-stage RISC-V pipeline (IF, ID, EX, MEM, WB)</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">RISC-V</span><span class="tech-tag">C</span><span class="tech-tag">Assembly</span><span class="tech-tag">ISA</span>
            </div>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">Oct 2024 – Dec 2024</div>
          <div class="timeline-content">
            <h3 class="job-title">Multi-Core MESI Last-Level Cache Simulator</h3>
            <p class="job-description">Modeled and verified 16-way associative LLC RTL modules with MESI protocol for coherency.</p>
            <ul class="achievements">
              <li>Leveraged Pseudo-LRU Replacement policy</li>
              <li>Simulated 16 MB LLC with 64-byte lines to evaluate evictions</li>
              <li>Conducted exhaustive case analysis of MESI protocol</li>
              <li>Verified coherence including invalidations, snooped reads, write-backs</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">SystemVerilog</span><span class="tech-tag">MESI</span><span class="tech-tag">Cache</span><span class="tech-tag">RTL</span>
            </div>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">Aug 2023 – June 2024</div>
          <div class="timeline-content">
            <h3 class="job-title">Verification Support for RISC-V Vector Enabled Processors</h3>
            <p class="job-description">Developed comprehensive test suite for RISC-V vector extensions with extensive coverage.</p>
            <ul class="achievements">
              <li>Developed 1000+ assembly tests with 2000+ cases</li>
              <li>Coverage for 200+ vector instructions using Spike simulator</li>
              <li>Configured, debugged and documented open-source generators (Tenstorrent, MicroTESK, Yangs)</li>
              <li>Configured ZEDBOARD Zynq-7000 SoC FPGA for end-to-end validation</li>
            </ul>
            <div class="tech-stack">
              <span class="tech-tag">RISC-V</span><span class="tech-tag">Vector</span><span class="tech-tag">Assembly</span><span class="tech-tag">FPGA</span>
            </div>
          </div>
        </article>
      </div>
    </section>

    <!-- PUBLICATIONS & ACHIEVEMENTS -->
    <section class="section" id="publications">
      <div class="page-header">
        <h2 class="page-title">Publications & Achievements</h2>
        <p class="page-subtitle">Research contributions and academic recognition</p>
      </div>
      <div class="timeline">
        <article class="timeline-item">
          <div class="timeline-date">2023</div>
          <div class="timeline-content">
            <h3 class="job-title">32-bit RISC-V CPU Core on Logisim</h3>
            <h4 class="company">ArXiv Preprint arXiv:2312.01455</h4>
            <p class="job-description">
              Patil, S., Jadhav, P. (2023). Published preprint documenting the design and implementation of a 32-bit RISC-V CPU core using Logisim simulation environment.
            </p>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">2023</div>
          <div class="timeline-content">
            <h3 class="job-title">Teaching Assistant - Processor Design Verification Hackathon</h3>
            <h4 class="company">RISC-V International & IIT Madras</h4>
            <p class="job-description">
              Served as Teaching Assistant for the Processor Design Verification Hackathon, supported by RISC-V International and IIT-Madras. Mentored participants in processor verification methodologies.
            </p>
            <div class="tech-stack">
              <span class="tech-tag">RISC-V</span><span class="tech-tag">Design Verification</span><span class="tech-tag">Mentorship</span>
            </div>
          </div>
        </article>
      </div>
    </section>

    <!-- EDUCATION -->
    <section class="section" id="education">
      <div class="page-header">
        <h2 class="page-title">Education</h2>
        <p class="page-subtitle">Academic background and specializations</p>
      </div>
      <div class="timeline">
        <article class="timeline-item">
          <div class="timeline-date">Expected May 2026</div>
          <div class="timeline-content">
            <h3 class="job-title">M.S. in Electrical and Computer Engineering</h3>
            <h4 class="company">Portland State University — Portland, OR</h4>
            <p class="job-description">GPA: 3.8/4.0</p>
            <ul class="achievements">
              <li>Computer Architecture</li>
              <li>Microprocessor System Design</li>
              <li>SystemVerilog for Design and Verification</li>
              <li>Pre-Silicon and Post-Silicon Validation</li>
              <li>Hardware for AI</li>
              <li>Python Scripting and Assertions</li>
            </ul>
          </div>
        </article>

        <article class="timeline-item">
          <div class="timeline-date">June 2024</div>
          <div class="timeline-content">
            <h3 class="job-title">B.Tech. in Electronics Engineering</h3>
            <h4 class="company">Veermata Jijabai Technological Institute (VJTI) — Mumbai, India</h4>
            <p class="job-description">GPA: 3.2/4.0</p>
          </div>
        </article>
      </div>
    </section>

    <!-- CONTACT -->
    <section class="section" id="contact">
      <div class="page-header">
        <h2 class="page-title">Contact</h2>
        <p class="page-subtitle">Get in touch</p>
      </div>
      <div class="about-grid">
        <div class="about-text">
          <p><strong>Location:</strong> Portland, OR</p>
          <p><strong>Email:</strong> siddesh1patil@gmail.com</p>
          <p><strong>Phone:</strong> 503-753-4669</p>
          <p><strong>LinkedIn:</strong> <a href="https://www.linkedin.com/in/sidshx" class="nav-link">linkedin.com/in/sidshx</a></p>
          <p><strong>GitHub:</strong> <a href="https://github.com/Sidshx" class="nav-link">github.com/Sidshx</a></p>
        </div>
      </div>
    </section>


  </main>

  <footer class="footer">© 2025 Siddesh Patil. All rights reserved.</footer>

  <script>
    const links = document.querySelectorAll('.nav-link');
    const sections = [...document.querySelectorAll('section')];
    const setActive = () => {
      const y = window.scrollY + 100;
      let activeId = sections[0]?.id;
      for (const s of sections) {
        const top = s.offsetTop; const bottom = top + s.offsetHeight;
        if (y >= top && y < bottom) activeId = s.id;
      }
      links.forEach(a => a.classList.toggle('active', a.getAttribute('href') === '#' + activeId));
    };
    window.addEventListener('scroll', setActive);
    window.addEventListener('load', setActive);
  </script>
</body>
</html>
