(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h49):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire13;
  wire [(4'h9):(1'h0)] wire12;
  wire [(3'h7):(1'h0)] wire11;
  wire [(4'h8):(1'h0)] wire10;
  wire signed [(4'ha):(1'h0)] wire9;
  wire signed [(2'h3):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire6;
  wire [(2'h3):(1'h0)] wire5;
  wire signed [(3'h4):(1'h0)] wire4;
  assign y = {wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = (8'hb0);
  assign wire5 = wire1;
  assign wire6 = $unsigned((^(wire4 ?
                     $signed(wire1) : ((8'haa) ? wire0 : wire3))));
  assign wire7 = wire5;
  assign wire8 = wire4;
  assign wire9 = $unsigned(wire7);
  assign wire10 = $signed((&(+$unsigned(wire6))));
  assign wire11 = (wire5[(2'h3):(1'h1)] | wire9[(3'h7):(3'h4)]);
  assign wire12 = $unsigned($signed($unsigned($signed(wire9))));
  assign wire13 = wire3[(2'h2):(2'h2)];
endmodule