[1] Balaprakash, P., Gomez, L.A.B., Bouguerra, M.-S., Wild, S.M., Cappello, F.,

Hovland, P.D.: Analysis of the tradeoﬀs between energy and run time for

multilevel checkpointing. In: Jarvis, S.A., Wright, S.A., Hammond, S.D. (eds.)

PMBS 2014. LNCS, vol. 8966, pp. 249–263. Springer, Cham (2015). doi:10.1007/

978-3-319-17248-4 13

[2] Balaprakash, P., Tiwari, A., Wild, S.M.: Multi objective optimization of HPC

kernels for performance, power, and energy. In: International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer

Systems, pp. 239–260 (2013)

[3] Bekas, C., Curioni, A.: A new energy aware performance metric. Comput. Sci.-Res.

Dev. 25(3–4), 187–195 (2010)

[4] Bingham, B.D., Greenstreet, M.R.: Computation with energy-time trade-oﬀs: models, algorithms and lower bounds. In: IEEE International Symposium on Parallel

and Distributed Processing with Applications, pp. 143–152 (2008)

[5] Choi, J.W., Bedard, D., Fowler, R., Vuduc, R.: A Rooﬂine model of energy. In: Proceedings of the IEEE International Symposium on Parallel & Distributed Processing (IPDPS), pp. 661–672, May 2013

[6] Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., Burger, D.: Dark

silicon and the end of multicore scaling. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 365–376. ACM, New York, NY,

June 2011

[7] Fahmy, S.A., Vipin, K., Shreejith, S.: Virtualized FPGA accelerators for eﬃcient

cloud computing. In: Proceedings of the IEEE International Conference on Cloud

Computing Technology and Science, pp. 430–435 (2015)

[8] Freeh, V.W., Lowenthal, D.K., Pan, F., Kappiah, N., Springer, R., Rountree, B.L.,

Femal, M.E.: Analyzing the energy-time trade-oﬀ in high-performance computing

applications. IEEE Trans. Parallel Distrib. Syst. 18(6), 835–848 (2007)

[9] Gonzales, R., Horowitz, M.: Energy dissipation in general purpose processors. IEEE

J. Solid State Circuits 31, 1277–1284 (1996)

[10]  Hackenberg, D., Ilsche, T., Schöne, R., Molka, D., Schmidt, M., Nagel, W.E.: Power

measurement techniques on standard compute nodes: a quantitative comparison.

In: Proceedings of the IEEE International Symposium on Performance Analysis of

Systems and Software (ISPASS), pp. 194–204, March 2013

[11]  Hackenberg, D., Ilsche, T., Schuchart, J., Schöne, R., Nagel, W.E., Simon, M.,

Georgiou, Y.: HDEEM: high deﬁnition energy eﬃciency monitoring. In: Energy

Eﬃcient Supercomputing Workshop (E2SC), pp. 1–10, November 2014

[12]  Harman, M., Clark, J.: Metrics are ﬁtness functions too. In: Proceedings of the

International Symposium on Software Metrics, pp. 58–69, September 2004

[13]  Heroux, M.A., Doerﬂer, D.W., Crozier, P.S., Willenbring, J.M., Edwards, H.C.,

Williams, A., Rajan, M., Keiter, E.R., Thornquist, H.K., Numrich, R.W.: Improving performance via mini-applications. SNL Technical report SAND2009-5574

(2009)

[14]  Hsu, C.H., Feng, W.C., Archuleta, J.S.: Towards eﬃcient supercomputing: a quest

for the right metric. In: Proceedings of the IEEE International Parallel and Distributed Processing Symposium (2005)

[15]  Kurd, N., Chowdhury, M., Burton, E., Thomas, T.P., Mozak, C., Boswell, B., Lal,

M., Deval, A., Douglas, J., Elassal, M., Nalamalpu, A., Wilson, T.M., Merten,

M., Chennupaty, S., Gomes, W., Kumar, R.: 5.9 Haswell: A Family of IA 22 nm

Processors. In: IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 112–113. IEEE, February 2014

[16]  Laros, J.H., Pedretti, K., Kelly, S.M., Shu, W., Ferreira, K., Vandyke, J., Vaughan,

C.: Energy delay product. In: Laros, J.H., Pedretti, K., Kelly, S.M., Shu, W.,

Ferreira, K., Vandyke, J., Vaughan, C. (eds.) Energy-Eﬃcient High Performance

Computing: Measurement and Tuning, pp. 51–55. Springer, Heidelberg (2013)

[17]  Martin, A.J., Nyström, M., Pénzes, P.: ET 2 : a metric for time and energy eﬃciency

of computation. In: Graybill, R., Melhem, R. (eds.) Power Aware Computing, pp.

293–315. Springer, Heidelberg (2002)

[18]  Roberts, S., Wright, S., Lecomber, D., January, C., Byrd, J., Oró, X., Jarvis,

S.: POSE: a mathematical and visual modelling tool to guide energy aware code

optimisation. In: Proceedings of the 6th International Green and Sustainable Computing Conference (IGSC 2015), December 2015

[19]  Rodero, I., Viswanathan, H., Lee, E.K., Gamell, M., Pompili, D., Parashar, M.:

Energy-eﬃcient thermal-aware autonomic management of virtualized HPC cloud

infrastructure. J. Grid Comput. 10(3), 447–473 (2012)

[20]  Shalf, J., Dosanjh, S., Morrison, J.: Exascale computing technology challenges.

In: Palma, J.M.L.M., Daydé, M., Marques, O., Lopes, J.C. (eds.) VECPAR

2010. LNCS, vol. 6449, pp. 1–25. Springer, Heidelberg (2011). doi:10.1007/

978-3-642-19328-6 1

[21]  Shao, Y.S., Brooks, D.: Energy characterization and instruction-level energy model

of Intel’s Xeon Phi processor. In: Proceedings of the IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp. 389–394, September

2013

[22]  Srinivasan, V., Brooks, D., Gschwind, M., Bose, P., Zyuban, V., Strenski, P.N.,

Emma, P.G.: Optimizing pipelines for power and performance. In: Proceedings of

the International Symposium on Microarchitecture (MICRO), pp. 333–344 (2002)

[23]  Sutter, H.: The free lunch is over: a fundamental turn toward concurrency in software. Dr. Dobb’s J. 30(3), 202–210 (2005)

[24]  Yeo, S., Lee, H.: Using mathematical modeling in provisioning a heterogeneous

cloud computing environment. Computer 44(8), 55–62 (2011)
