<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7v585t-ffg1761-2</Part>
        <TopModelName>mm3</TopModelName>
        <TargetClockPeriod>13.33</TargetClockPeriod>
        <ClockUncertainty>3.60</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>9.733</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>35339</Best-caseLatency>
            <Average-caseLatency>35339</Average-caseLatency>
            <Worst-caseLatency>35339</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.471 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.471 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.471 ms</Worst-caseRealTimeLatency>
            <Interval-min>35340</Interval-min>
            <Interval-max>35340</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>144</DSP>
            <FF>12328</FF>
            <LUT>14527</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1590</BRAM_18K>
            <DSP>1260</DSP>
            <FF>728400</FF>
            <LUT>364200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mm3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mm3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_112</InstName>
                    <ModuleName>mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>112</ID>
                    <BindInstances>empty_132_fu_621_p2 indvar_flatten_next_fu_643_p2 indvars_iv_next56_dup605_fu_666_p2 p_mid1326_fu_688_p2 empty_137_fu_791_p2 empty_138_fu_807_p2 empty_139_fu_822_p2 empty_140_fu_837_p2 empty_141_fu_852_p2 empty_142_fu_867_p2 empty_143_fu_882_p2 empty_144_fu_897_p2 empty_145_fu_912_p2 empty_146_fu_927_p2 empty_147_fu_942_p2 empty_148_fu_957_p2 empty_149_fu_972_p2 empty_150_fu_987_p2 empty_151_fu_1002_p2 empty_153_fu_742_p2 empty_154_fu_1028_p2 mul_32s_32s_48_1_1_U1 empty_156_fu_1066_p2 mul_32s_32s_48_1_1_U2 add30_u0_32fixp_1_fu_1428_p2 empty_158_fu_1104_p2 mul_32s_32s_48_1_1_U3 add30_u0_32fixp_2_fu_1511_p2 empty_160_fu_1136_p2 mul_32s_32s_48_1_1_U4 add30_u0_32fixp_3_fu_1594_p2 empty_162_fu_1174_p2 mul_32s_32s_48_1_1_U5 add30_u0_32fixp_4_fu_1671_p2 empty_164_fu_1212_p2 mul_32s_32s_48_1_1_U6 add30_u0_32fixp_5_fu_1812_p2 empty_166_fu_1244_p2 mul_32s_32s_48_1_1_U7 add30_u0_32fixp_6_fu_1857_p2 empty_168_fu_1276_p2 mul_32s_32s_48_1_1_U8 add30_u0_32fixp_7_fu_1902_p2 empty_170_fu_1314_p2 mul_32s_32s_48_1_1_U9 add30_u0_32fixp_8_fu_1947_p2 empty_172_fu_1374_p2 mul_32s_32s_48_1_1_U10 add30_u0_32fixp_9_fu_1992_p2 empty_174_fu_1457_p2 mul_32s_32s_48_1_1_U11 add30_u0_32fixp_10_fu_2037_p2 empty_176_fu_1540_p2 mul_32s_32s_48_1_1_U12 add30_u0_32fixp_11_fu_2082_p2 empty_178_fu_1617_p2 mul_32s_32s_48_1_1_U13 add30_u0_32fixp_12_fu_2127_p2 empty_180_fu_1694_p2 mul_32s_32s_48_1_1_U14 add30_u0_32fixp_13_fu_2172_p2 empty_182_fu_1726_p2 mul_32s_32s_48_1_1_U15 add30_u0_32fixp_14_fu_2217_p2 empty_184_fu_1758_p2 mul_32s_32s_48_1_1_U16 add30_u0_32fixp_15_fu_2262_p2 indvars_iv_next52_fu_2282_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5_fu_124</InstName>
                    <ModuleName>mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                    <BindInstances>empty_78_fu_621_p2 indvar_flatten_next435_fu_643_p2 indvars_iv_next42_dup625_fu_666_p2 p_mid1400_fu_688_p2 empty_83_fu_791_p2 empty_84_fu_807_p2 empty_85_fu_822_p2 empty_86_fu_837_p2 empty_87_fu_852_p2 empty_88_fu_867_p2 empty_89_fu_882_p2 empty_90_fu_897_p2 empty_91_fu_912_p2 empty_92_fu_927_p2 empty_93_fu_942_p2 empty_94_fu_957_p2 empty_95_fu_972_p2 empty_96_fu_987_p2 empty_97_fu_1002_p2 empty_99_fu_742_p2 empty_100_fu_1028_p2 mul_32s_32s_48_1_1_U22 empty_102_fu_1066_p2 mul_32s_32s_48_1_1_U23 add63_u0_32fixp_1_fu_1428_p2 empty_104_fu_1104_p2 mul_32s_32s_48_1_1_U24 add63_u0_32fixp_2_fu_1511_p2 empty_106_fu_1136_p2 mul_32s_32s_48_1_1_U25 add63_u0_32fixp_3_fu_1594_p2 empty_108_fu_1174_p2 mul_32s_32s_48_1_1_U26 add63_u0_32fixp_4_fu_1671_p2 empty_110_fu_1212_p2 mul_32s_32s_48_1_1_U27 add63_u0_32fixp_5_fu_1812_p2 empty_112_fu_1244_p2 mul_32s_32s_48_1_1_U28 add63_u0_32fixp_6_fu_1857_p2 empty_114_fu_1276_p2 mul_32s_32s_48_1_1_U29 add63_u0_32fixp_7_fu_1902_p2 empty_116_fu_1314_p2 mul_32s_32s_48_1_1_U30 add63_u0_32fixp_8_fu_1947_p2 empty_118_fu_1374_p2 mul_32s_32s_48_1_1_U31 add63_u0_32fixp_9_fu_1992_p2 empty_120_fu_1457_p2 mul_32s_32s_48_1_1_U32 add63_u0_32fixp_10_fu_2037_p2 empty_122_fu_1540_p2 mul_32s_32s_48_1_1_U33 add63_u0_32fixp_11_fu_2082_p2 empty_124_fu_1617_p2 mul_32s_32s_48_1_1_U34 add63_u0_32fixp_12_fu_2127_p2 empty_126_fu_1694_p2 mul_32s_32s_48_1_1_U35 add63_u0_32fixp_13_fu_2172_p2 empty_128_fu_1726_p2 mul_32s_32s_48_1_1_U36 add63_u0_32fixp_14_fu_2217_p2 empty_130_fu_1758_p2 mul_32s_32s_48_1_1_U37 add63_u0_32fixp_15_fu_2262_p2 indvars_iv_next38_fu_2282_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8_fu_133</InstName>
                    <ModuleName>mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>133</ID>
                    <BindInstances>empty_24_fu_613_p2 indvar_flatten_next512_fu_635_p2 indvars_iv_next28_dup645_fu_658_p2 p_mid1477_fu_680_p2 empty_29_fu_783_p2 empty_30_fu_799_p2 empty_31_fu_814_p2 empty_32_fu_829_p2 empty_33_fu_844_p2 empty_34_fu_859_p2 empty_35_fu_874_p2 empty_36_fu_889_p2 empty_37_fu_904_p2 empty_38_fu_919_p2 empty_39_fu_934_p2 empty_40_fu_949_p2 empty_41_fu_964_p2 empty_42_fu_979_p2 empty_43_fu_994_p2 empty_45_fu_734_p2 empty_46_fu_1020_p2 mul_32s_32s_32_1_1_U42 empty_48_fu_1058_p2 mul_32s_32s_32_1_1_U43 add99_u0_32fixp_1_fu_1394_p2 empty_50_fu_1096_p2 mul_32s_32s_32_1_1_U44 add99_u0_32fixp_2_fu_1459_p2 empty_52_fu_1128_p2 mul_32s_32s_32_1_1_U45 add99_u0_32fixp_3_fu_1524_p2 empty_54_fu_1166_p2 mul_32s_32s_32_1_1_U46 add99_u0_32fixp_4_fu_1583_p2 empty_56_fu_1204_p2 mul_32s_32s_32_1_1_U47 add99_u0_32fixp_5_fu_1706_p2 empty_58_fu_1236_p2 mul_32s_32s_32_1_1_U48 add99_u0_32fixp_6_fu_1733_p2 empty_60_fu_1268_p2 mul_32s_32s_32_1_1_U49 add99_u0_32fixp_7_fu_1760_p2 empty_62_fu_1306_p2 mul_32s_32s_32_1_1_U50 add99_u0_32fixp_8_fu_1787_p2 empty_64_fu_1358_p2 mul_32s_32s_32_1_1_U51 add99_u0_32fixp_9_fu_1814_p2 empty_66_fu_1423_p2 mul_32s_32s_32_1_1_U52 add99_u0_32fixp_10_fu_1841_p2 empty_68_fu_1488_p2 mul_32s_32s_32_1_1_U53 add99_u0_32fixp_11_fu_1868_p2 empty_70_fu_1547_p2 mul_32s_32s_32_1_1_U54 add99_u0_32fixp_12_fu_1895_p2 empty_72_fu_1606_p2 mul_32s_32s_32_1_1_U55 add99_u0_32fixp_13_fu_1922_p2 empty_74_fu_1638_p2 mul_32s_32s_32_1_1_U56 add99_u0_32fixp_14_fu_1949_p2 empty_76_fu_1670_p2 mul_32s_32s_32_1_1_U57 add99_u0_32fixp_15_fu_1976_p2 indvars_iv_next24_fu_1996_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2</Name>
            <Loops>
                <VITIS_LOOP_63_1_VITIS_LOOP_65_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.33</TargetClockPeriod>
                    <ClockUncertainty>3.60</ClockUncertainty>
                    <EstimatedClockPeriod>9.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11778</Best-caseLatency>
                    <Average-caseLatency>11778</Average-caseLatency>
                    <Worst-caseLatency>11778</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.157 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.157 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.157 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11778</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1_VITIS_LOOP_65_2>
                        <Name>VITIS_LOOP_63_1_VITIS_LOOP_65_2</Name>
                        <Slack>9.73</Slack>
                        <TripCount>256</TripCount>
                        <Latency>11776</Latency>
                        <AbsoluteTimeLatency>0.157 ms</AbsoluteTimeLatency>
                        <PipelineII>46</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_1_VITIS_LOOP_65_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3547</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4033</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_621_p2" SOURCE="" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_643_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next56_dup605_fu_666_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next56_dup605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1326_fu_688_p2" SOURCE="" URAM="0" VARIABLE="p_mid1326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_791_p2" SOURCE="" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_807_p2" SOURCE="" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_822_p2" SOURCE="" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_837_p2" SOURCE="" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_852_p2" SOURCE="" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_867_p2" SOURCE="" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_882_p2" SOURCE="" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_897_p2" SOURCE="" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_912_p2" SOURCE="" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_927_p2" SOURCE="" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_942_p2" SOURCE="" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_957_p2" SOURCE="" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_972_p2" SOURCE="" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_987_p2" SOURCE="" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_1002_p2" SOURCE="" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_742_p2" SOURCE="" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_1028_p2" SOURCE="" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U1" SOURCE="" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_1066_p2" SOURCE="" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U2" SOURCE="" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_1_fu_1428_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_1104_p2" SOURCE="" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U3" SOURCE="" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_2_fu_1511_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_1136_p2" SOURCE="" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_3_fu_1594_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_1174_p2" SOURCE="" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_4_fu_1671_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_1212_p2" SOURCE="" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_5_fu_1812_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_1244_p2" SOURCE="" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_6_fu_1857_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_1276_p2" SOURCE="" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_7_fu_1902_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_1314_p2" SOURCE="" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_8_fu_1947_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_1374_p2" SOURCE="" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="" URAM="0" VARIABLE="empty_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_9_fu_1992_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_174_fu_1457_p2" SOURCE="" URAM="0" VARIABLE="empty_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="" URAM="0" VARIABLE="empty_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_10_fu_2037_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_1540_p2" SOURCE="" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_11_fu_2082_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_1617_p2" SOURCE="" URAM="0" VARIABLE="empty_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_12_fu_2127_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_1694_p2" SOURCE="" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="" URAM="0" VARIABLE="empty_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_13_fu_2172_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_1726_p2" SOURCE="" URAM="0" VARIABLE="empty_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="" URAM="0" VARIABLE="empty_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_14_fu_2217_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_1758_p2" SOURCE="" URAM="0" VARIABLE="empty_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="" URAM="0" VARIABLE="empty_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="add30_u0_32fixp_15_fu_2262_p2" SOURCE="" URAM="0" VARIABLE="add30_u0_32fixp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_65_2" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52_fu_2282_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5</Name>
            <Loops>
                <VITIS_LOOP_75_4_VITIS_LOOP_77_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.33</TargetClockPeriod>
                    <ClockUncertainty>3.60</ClockUncertainty>
                    <EstimatedClockPeriod>9.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11778</Best-caseLatency>
                    <Average-caseLatency>11778</Average-caseLatency>
                    <Worst-caseLatency>11778</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.157 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.157 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.157 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11778</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_4_VITIS_LOOP_77_5>
                        <Name>VITIS_LOOP_75_4_VITIS_LOOP_77_5</Name>
                        <Slack>9.73</Slack>
                        <TripCount>256</TripCount>
                        <Latency>11776</Latency>
                        <AbsoluteTimeLatency>0.157 ms</AbsoluteTimeLatency>
                        <PipelineII>46</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_4_VITIS_LOOP_77_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3547</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4033</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_621_p2" SOURCE="" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next435_fu_643_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next42_dup625_fu_666_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next42_dup625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1400_fu_688_p2" SOURCE="" URAM="0" VARIABLE="p_mid1400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_791_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_807_p2" SOURCE="" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_822_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_837_p2" SOURCE="" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_852_p2" SOURCE="" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_867_p2" SOURCE="" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_882_p2" SOURCE="" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_897_p2" SOURCE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_912_p2" SOURCE="" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_927_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_942_p2" SOURCE="" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_957_p2" SOURCE="" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_972_p2" SOURCE="" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_987_p2" SOURCE="" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_1002_p2" SOURCE="" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_742_p2" SOURCE="" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_1028_p2" SOURCE="" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U22" SOURCE="" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_1066_p2" SOURCE="" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U23" SOURCE="" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_1_fu_1428_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_1104_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U24" SOURCE="" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_2_fu_1511_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_1136_p2" SOURCE="" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U25" SOURCE="" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_3_fu_1594_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_1174_p2" SOURCE="" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U26" SOURCE="" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_4_fu_1671_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_1212_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U27" SOURCE="" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_5_fu_1812_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_1244_p2" SOURCE="" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U28" SOURCE="" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_6_fu_1857_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_1276_p2" SOURCE="" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U29" SOURCE="" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_7_fu_1902_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_1314_p2" SOURCE="" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U30" SOURCE="" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_8_fu_1947_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_1374_p2" SOURCE="" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U31" SOURCE="" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_9_fu_1992_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_1457_p2" SOURCE="" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U32" SOURCE="" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_10_fu_2037_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_1540_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U33" SOURCE="" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_11_fu_2082_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_1617_p2" SOURCE="" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U34" SOURCE="" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_12_fu_2127_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_1694_p2" SOURCE="" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U35" SOURCE="" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_13_fu_2172_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_1726_p2" SOURCE="" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U36" SOURCE="" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_14_fu_2217_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_1758_p2" SOURCE="" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U37" SOURCE="" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="add63_u0_32fixp_15_fu_2262_p2" SOURCE="" URAM="0" VARIABLE="add63_u0_32fixp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_4_VITIS_LOOP_77_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next38_fu_2282_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8</Name>
            <Loops>
                <VITIS_LOOP_88_7_VITIS_LOOP_90_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.33</TargetClockPeriod>
                    <ClockUncertainty>3.60</ClockUncertainty>
                    <EstimatedClockPeriod>9.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11778</Best-caseLatency>
                    <Average-caseLatency>11778</Average-caseLatency>
                    <Worst-caseLatency>11778</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.157 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.157 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.157 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11778</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_7_VITIS_LOOP_90_8>
                        <Name>VITIS_LOOP_88_7_VITIS_LOOP_90_8</Name>
                        <Slack>9.73</Slack>
                        <TripCount>256</TripCount>
                        <Latency>11776</Latency>
                        <AbsoluteTimeLatency>0.157 ms</AbsoluteTimeLatency>
                        <PipelineII>46</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_7_VITIS_LOOP_90_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3547</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4033</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_613_p2" SOURCE="" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next512_fu_635_p2" SOURCE="" URAM="0" VARIABLE="indvar_flatten_next512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next28_dup645_fu_658_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next28_dup645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1477_fu_680_p2" SOURCE="" URAM="0" VARIABLE="p_mid1477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_783_p2" SOURCE="" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_799_p2" SOURCE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_814_p2" SOURCE="" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_829_p2" SOURCE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_844_p2" SOURCE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_859_p2" SOURCE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_874_p2" SOURCE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_889_p2" SOURCE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_904_p2" SOURCE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_919_p2" SOURCE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_934_p2" SOURCE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_949_p2" SOURCE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_964_p2" SOURCE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_979_p2" SOURCE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_994_p2" SOURCE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_734_p2" SOURCE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1020_p2" SOURCE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U42" SOURCE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_1058_p2" SOURCE="" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U43" SOURCE="" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_1_fu_1394_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_1096_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U44" SOURCE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_2_fu_1459_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_1128_p2" SOURCE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U45" SOURCE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_3_fu_1524_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_1166_p2" SOURCE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U46" SOURCE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_4_fu_1583_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_1204_p2" SOURCE="" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U47" SOURCE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_5_fu_1706_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_1236_p2" SOURCE="" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U48" SOURCE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_6_fu_1733_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_1268_p2" SOURCE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U49" SOURCE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_7_fu_1760_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_1306_p2" SOURCE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U50" SOURCE="" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_8_fu_1787_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_1358_p2" SOURCE="" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U51" SOURCE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_9_fu_1814_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_1423_p2" SOURCE="" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U52" SOURCE="" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_10_fu_1841_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_1488_p2" SOURCE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U53" SOURCE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_11_fu_1868_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_1547_p2" SOURCE="" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U54" SOURCE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_12_fu_1895_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_1606_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U55" SOURCE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_13_fu_1922_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_1638_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U56" SOURCE="" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_14_fu_1949_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_1670_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U57" SOURCE="" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="add99_u0_32fixp_15_fu_1976_p2" SOURCE="" URAM="0" VARIABLE="add99_u0_32fixp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7_VITIS_LOOP_90_8" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next24_fu_1996_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mm3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>13.33</TargetClockPeriod>
                    <ClockUncertainty>3.60</ClockUncertainty>
                    <EstimatedClockPeriod>9.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35339</Best-caseLatency>
                    <Average-caseLatency>35339</Average-caseLatency>
                    <Worst-caseLatency>35339</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.471 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.471 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.471 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35340</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1590</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>144</DSP>
                    <AVAIL_DSP>1260</AVAIL_DSP>
                    <UTIL_DSP>11</UTIL_DSP>
                    <FF>12328</FF>
                    <AVAIL_FF>728400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>14527</LUT>
                    <AVAIL_LUT>364200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="3" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="E" index="4" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="E_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="E_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="F" index="5" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="F_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="F_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="G" index="6" direction="inout" srcType="" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="G_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="G_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x34" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x38" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
                <register offset="0x40" name="E_1" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 31 to 0 of E"/>
                    </fields>
                </register>
                <register offset="0x44" name="E_2" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 63 to 32 of E"/>
                    </fields>
                </register>
                <register offset="0x4c" name="F_1" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 31 to 0 of F"/>
                    </fields>
                </register>
                <register offset="0x50" name="F_2" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 63 to 32 of F"/>
                    </fields>
                </register>
                <register offset="0x58" name="G_1" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 31 to 0 of G"/>
                    </fields>
                </register>
                <register offset="0x5c" name="G_2" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 63 to 32 of G"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="D"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="E"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="F"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="B"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="D"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="E"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="E"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="F"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="F"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="G"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="G"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x34, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x38, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">E_1, 0x40, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">E_2, 0x44, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">F_1, 0x4c, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">F_2, 0x50, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">G_1, 0x58, 32, W, Data signal of G, </column>
                    <column name="s_axi_control">G_2, 0x5c, 32, W, Data signal of G, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="2">Argument, Direction</keys>
                    <column name="A">inout, </column>
                    <column name="B">inout, </column>
                    <column name="C">inout, </column>
                    <column name="D">inout, </column>
                    <column name="E">inout, </column>
                    <column name="F">inout, </column>
                    <column name="G">inout, </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                    <column name="D">m_axi_gmem, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x34 range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x38 range=32</column>
                    <column name="E">m_axi_gmem, interface, , </column>
                    <column name="E">s_axi_control, register, offset, name=E_1 offset=0x40 range=32</column>
                    <column name="E">s_axi_control, register, offset, name=E_2 offset=0x44 range=32</column>
                    <column name="F">m_axi_gmem, interface, , </column>
                    <column name="F">s_axi_control, register, offset, name=F_1 offset=0x4c range=32</column>
                    <column name="F">s_axi_control, register, offset, name=F_2 offset=0x50 range=32</column>
                    <column name="G">m_axi_gmem, interface, , </column>
                    <column name="G">s_axi_control, register, offset, name=G_1 offset=0x58 range=32</column>
                    <column name="G">s_axi_control, register, offset, name=G_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="mm3_taffo.c:28" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = A depth = 16*16"/>
        <Pragma type="interface" location="mm3_taffo.c:29" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = B depth = 16*16"/>
        <Pragma type="interface" location="mm3_taffo.c:30" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = C depth = 16*16"/>
        <Pragma type="interface" location="mm3_taffo.c:31" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = D depth = 16*16"/>
        <Pragma type="interface" location="mm3_taffo.c:32" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = E depth = 16*16"/>
        <Pragma type="interface" location="mm3_taffo.c:33" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = F depth = 16*16"/>
        <Pragma type="interface" location="mm3_taffo.c:34" status="valid" parentFunction="mm3" variable="" isDirective="0" options="m_axi port = G depth = 16*16"/>
    </PragmaReport>
</profile>

