Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/dh/work/cb_cv_som_bsp/soc_files --output-directory=/home/dh/work/cb_cv_som_bsp/soc_files/soc --report-file=bsf:/home/dh/work/cb_cv_som_bsp/soc_files/soc/soc.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA4U19C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/dh/work/cb_cv_som_bsp/soc_files/soc.qsys
Progress: Loading soc_files/soc.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 14.0]
Progress: Parameterizing module hps_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 14.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding pll_0 [altera_pll 14.0]
Progress: Parameterizing module pll_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_led [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.soc: There are recommended upgrades for: pll_0
Info: soc.hps_0: HLGPI is not available for Device 5CSEBA4U19C8 (484 pins)
Info: soc.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: soc.pll_0: Able to implement PLL with user settings
Info: soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/dh/work/cb_cv_som_bsp/soc_files --output-directory=/home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/dh/work/cb_cv_som_bsp/soc_files/soc/soc.html --report-file=sopcinfo:/home/dh/work/cb_cv_som_bsp/soc_files/soc.sopcinfo --report-file=cmp:/home/dh/work/cb_cv_som_bsp/soc_files/soc/soc.cmp --report-file=qip:/home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/soc.qip --report-file=svd:/home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/soc.svd --report-file=regmap:/home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/soc.regmap --report-file=xml:/home/dh/work/cb_cv_som_bsp/soc_files/soc/soc.xml --report-file=debuginfo:/home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/soc.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA4U19C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=/home/dh/work/cb_cv_som_bsp/soc_files/soc.qsys --language=VERILOG
Progress: Loading soc_files/soc.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 14.0]
Progress: Parameterizing module hps_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 14.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding pll_0 [altera_pll 14.0]
Progress: Parameterizing module pll_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_led [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc.soc: There are recommended upgrades for: pll_0
Info: soc.hps_0: HLGPI is not available for Device 5CSEBA4U19C8 (484 pins)
Info: soc.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: soc.pll_0: Able to implement PLL with user settings
Info: soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: soc: Generating soc "soc" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HLGPI is not available for Device 5CSEBA4U19C8 (484 pins)
Info: hps_0: "soc" instantiated altera_hps "hps_0"
Info: pll_0: "soc" instantiated altera_pll "pll_0"
Info: onchip_memory: Starting RTL generation for module 'soc_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/altera/quartus14.0/quartus/linux64/perl/bin/perl -I /opt/altera/quartus14.0/quartus/linux64/perl/lib -I /opt/altera/quartus14.0/quartus/sopc_builder/bin/europa -I /opt/altera/quartus14.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus14.0/quartus/sopc_builder/bin -I /opt/altera/quartus14.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/quartus14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/quartus14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_onchip_memory --dir=/tmp/alt7107_1369315368650877638.dir/0002_onchip_memory_gen/ --quartus_dir=/opt/altera/quartus14.0/quartus --verilog --config=/tmp/alt7107_1369315368650877638.dir/0002_onchip_memory_gen//soc_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'soc_onchip_memory'
Info: onchip_memory: "soc" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_led: Starting RTL generation for module 'soc_pio_led'
Info: pio_led:   Generation command is [exec /opt/altera/quartus14.0/quartus/linux64/perl/bin/perl -I /opt/altera/quartus14.0/quartus/linux64/perl/lib -I /opt/altera/quartus14.0/quartus/sopc_builder/bin/europa -I /opt/altera/quartus14.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus14.0/quartus/sopc_builder/bin -I /opt/altera/quartus14.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/quartus14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/quartus14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_pio_led --dir=/tmp/alt7107_1369315368650877638.dir/0003_pio_led_gen/ --quartus_dir=/opt/altera/quartus14.0/quartus --verilog --config=/tmp/alt7107_1369315368650877638.dir/0003_pio_led_gen//soc_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'soc_pio_led'
Info: pio_led: "soc" instantiated altera_avalon_pio "pio_led"
Info: sysid_qsys_0: "soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: mm_interconnect_0: "soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: onchip_memory_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: onchip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory_s1_burst_adapter"
Info: Reusing file /home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/dh/work/cb_cv_som_bsp/soc_files/soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc: Done "soc" with 24 modules, 80 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
