
Lab04_ActuatorECU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fa8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000029c  080050b4  080050b4  000060b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005350  08005350  0000706c  2**0
                  CONTENTS
  4 .ARM          00000000  08005350  08005350  0000706c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005350  08005350  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005350  08005350  00006350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005354  08005354  00006354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005358  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  2000006c  080053c4  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  080053c4  00007368  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b0b4  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002298  00000000  00000000  00012149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  000143e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000733  00000000  00000000  00014d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c2c  00000000  00000000  000154ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6fb  00000000  00000000  0002e0d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000873a2  00000000  00000000  0003a7d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1b74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003094  00000000  00000000  000c1bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  000c4c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800509c 	.word	0x0800509c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	0800509c 	.word	0x0800509c

0800014c <CanTP_Init>:
#define CANTP_BUFF_SIZE			100

uint8_t SendBuffer[CANTP_BUFF_SIZE];
uint8_t RecvBuffer[CANTP_BUFF_SIZE];

uint8_t CanTP_Init(uint16_t SendId, uint16_t RecvId) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b08e      	sub	sp, #56	@ 0x38
 8000150:	af02      	add	r7, sp, #8
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	80fb      	strh	r3, [r7, #6]
 8000158:	4613      	mov	r3, r2
 800015a:	80bb      	strh	r3, [r7, #4]
	CAN_FilterTypeDef Can_Filter;
	Can_Filter.FilterActivation = CAN_FILTER_ENABLE;
 800015c:	2301      	movs	r3, #1
 800015e:	62bb      	str	r3, [r7, #40]	@ 0x28
	Can_Filter.FilterBank = 0;
 8000160:	2300      	movs	r3, #0
 8000162:	61fb      	str	r3, [r7, #28]
	Can_Filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000164:	2300      	movs	r3, #0
 8000166:	61bb      	str	r3, [r7, #24]
	Can_Filter.FilterMode = CAN_FILTERMODE_IDLIST;
 8000168:	2301      	movs	r3, #1
 800016a:	623b      	str	r3, [r7, #32]
	Can_Filter.FilterScale = CAN_FILTERSCALE_16BIT;
 800016c:	2300      	movs	r3, #0
 800016e:	627b      	str	r3, [r7, #36]	@ 0x24
	Can_Filter.FilterIdHigh = RecvId << 5;
 8000170:	88bb      	ldrh	r3, [r7, #4]
 8000172:	015b      	lsls	r3, r3, #5
 8000174:	60bb      	str	r3, [r7, #8]
	HAL_ERR(HAL_CAN_ConfigFilter(&hcan, &Can_Filter));
 8000176:	f107 0308 	add.w	r3, r7, #8
 800017a:	4619      	mov	r1, r3
 800017c:	481a      	ldr	r0, [pc, #104]	@ (80001e8 <CanTP_Init+0x9c>)
 800017e:	f001 f9dc 	bl	800153a <HAL_CAN_ConfigFilter>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	d007      	beq.n	8000198 <CanTP_Init+0x4c>
 8000188:	f107 0308 	add.w	r3, r7, #8
 800018c:	4619      	mov	r1, r3
 800018e:	4816      	ldr	r0, [pc, #88]	@ (80001e8 <CanTP_Init+0x9c>)
 8000190:	f001 f9d3 	bl	800153a <HAL_CAN_ConfigFilter>
 8000194:	4603      	mov	r3, r0
 8000196:	e022      	b.n	80001de <CanTP_Init+0x92>

	HAL_ERR(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING));
 8000198:	2102      	movs	r1, #2
 800019a:	4813      	ldr	r0, [pc, #76]	@ (80001e8 <CanTP_Init+0x9c>)
 800019c:	f001 fcfe 	bl	8001b9c <HAL_CAN_ActivateNotification>
 80001a0:	4603      	mov	r3, r0
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d005      	beq.n	80001b2 <CanTP_Init+0x66>
 80001a6:	2102      	movs	r1, #2
 80001a8:	480f      	ldr	r0, [pc, #60]	@ (80001e8 <CanTP_Init+0x9c>)
 80001aa:	f001 fcf7 	bl	8001b9c <HAL_CAN_ActivateNotification>
 80001ae:	4603      	mov	r3, r0
 80001b0:	e015      	b.n	80001de <CanTP_Init+0x92>

	HAL_ERR(HAL_CAN_Start(&hcan));
 80001b2:	480d      	ldr	r0, [pc, #52]	@ (80001e8 <CanTP_Init+0x9c>)
 80001b4:	f001 fa8a 	bl	80016cc <HAL_CAN_Start>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d004      	beq.n	80001c8 <CanTP_Init+0x7c>
 80001be:	480a      	ldr	r0, [pc, #40]	@ (80001e8 <CanTP_Init+0x9c>)
 80001c0:	f001 fa84 	bl	80016cc <HAL_CAN_Start>
 80001c4:	4603      	mov	r3, r0
 80001c6:	e00a      	b.n	80001de <CanTP_Init+0x92>
//	uint8_t status = 0;
	isotp_init_link(&isoTP, SendId, SendBuffer, CANTP_BUFF_SIZE, RecvBuffer,
 80001c8:	88f9      	ldrh	r1, [r7, #6]
 80001ca:	2364      	movs	r3, #100	@ 0x64
 80001cc:	9301      	str	r3, [sp, #4]
 80001ce:	4b07      	ldr	r3, [pc, #28]	@ (80001ec <CanTP_Init+0xa0>)
 80001d0:	9300      	str	r3, [sp, #0]
 80001d2:	2364      	movs	r3, #100	@ 0x64
 80001d4:	4a06      	ldr	r2, [pc, #24]	@ (80001f0 <CanTP_Init+0xa4>)
 80001d6:	4807      	ldr	r0, [pc, #28]	@ (80001f4 <CanTP_Init+0xa8>)
 80001d8:	f003 fc9c 	bl	8003b14 <isotp_init_link>
	CANTP_BUFF_SIZE);
	return HAL_OK;
 80001dc:	2300      	movs	r3, #0
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3730      	adds	r7, #48	@ 0x30
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bd80      	pop	{r7, pc}
 80001e6:	bf00      	nop
 80001e8:	20000190 	.word	0x20000190
 80001ec:	2000012c 	.word	0x2000012c
 80001f0:	200000c8 	.word	0x200000c8
 80001f4:	20000088 	.word	0x20000088

080001f8 <CanTP_Transmit>:

uint8_t CanTP_Transmit(uint8_t *pData, uint16_t len) {
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	460b      	mov	r3, r1
 8000202:	807b      	strh	r3, [r7, #2]
	HAL_ERR(isotp_send(&isoTP, pData, len));
 8000204:	887b      	ldrh	r3, [r7, #2]
 8000206:	461a      	mov	r2, r3
 8000208:	6879      	ldr	r1, [r7, #4]
 800020a:	4814      	ldr	r0, [pc, #80]	@ (800025c <CanTP_Transmit+0x64>)
 800020c:	f003 fa7d 	bl	800370a <isotp_send>
 8000210:	4603      	mov	r3, r0
 8000212:	2b00      	cmp	r3, #0
 8000214:	d00b      	beq.n	800022e <CanTP_Transmit+0x36>
 8000216:	887b      	ldrh	r3, [r7, #2]
 8000218:	461a      	mov	r2, r3
 800021a:	6879      	ldr	r1, [r7, #4]
 800021c:	480f      	ldr	r0, [pc, #60]	@ (800025c <CanTP_Transmit+0x64>)
 800021e:	f003 fa74 	bl	800370a <isotp_send>
 8000222:	4603      	mov	r3, r0
 8000224:	b2db      	uxtb	r3, r3
 8000226:	e014      	b.n	8000252 <CanTP_Transmit+0x5a>
	while (isoTP.send_status == ISOTP_SEND_STATUS_INPROGRESS) {
		isotp_poll(&isoTP);
 8000228:	480c      	ldr	r0, [pc, #48]	@ (800025c <CanTP_Transmit+0x64>)
 800022a:	f003 fc9a 	bl	8003b62 <isotp_poll>
	while (isoTP.send_status == ISOTP_SEND_STATUS_INPROGRESS) {
 800022e:	4b0b      	ldr	r3, [pc, #44]	@ (800025c <CanTP_Transmit+0x64>)
 8000230:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d0f7      	beq.n	8000228 <CanTP_Transmit+0x30>
	}
	if (ISOTP_SEND_STATUS_IDLE != isoTP.send_status) {
 8000238:	4b08      	ldr	r3, [pc, #32]	@ (800025c <CanTP_Transmit+0x64>)
 800023a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d006      	beq.n	8000250 <CanTP_Transmit+0x58>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8000242:	2201      	movs	r2, #1
 8000244:	2110      	movs	r1, #16
 8000246:	4806      	ldr	r0, [pc, #24]	@ (8000260 <CanTP_Transmit+0x68>)
 8000248:	f002 f982 	bl	8002550 <HAL_GPIO_WritePin>
		return HAL_ERROR;
 800024c:	2301      	movs	r3, #1
 800024e:	e000      	b.n	8000252 <CanTP_Transmit+0x5a>
	}
	return HAL_OK;
 8000250:	2300      	movs	r3, #0
}
 8000252:	4618      	mov	r0, r3
 8000254:	3708      	adds	r7, #8
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	20000088 	.word	0x20000088
 8000260:	40010c00 	.word	0x40010c00

08000264 <CanTP_Receive>:

uint8_t CanTP_Receive(uint8_t *pData, uint16_t *len, uint32_t timeout) {
 8000264:	b580      	push	{r7, lr}
 8000266:	b088      	sub	sp, #32
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	60b9      	str	r1, [r7, #8]
 800026e:	607a      	str	r2, [r7, #4]
	uint32_t startTime = HAL_GetTick();
 8000270:	f001 f85e 	bl	8001330 <HAL_GetTick>
 8000274:	6178      	str	r0, [r7, #20]
	while ((HAL_GetTick() - startTime) < timeout) {
 8000276:	e007      	b.n	8000288 <CanTP_Receive+0x24>
		isotp_poll(&isoTP);
 8000278:	4825      	ldr	r0, [pc, #148]	@ (8000310 <CanTP_Receive+0xac>)
 800027a:	f003 fc72 	bl	8003b62 <isotp_poll>
		if (isoTP.receive_status == ISOTP_RECEIVE_STATUS_FULL) {
 800027e:	4b24      	ldr	r3, [pc, #144]	@ (8000310 <CanTP_Receive+0xac>)
 8000280:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000284:	2b02      	cmp	r3, #2
 8000286:	d008      	beq.n	800029a <CanTP_Receive+0x36>
	while ((HAL_GetTick() - startTime) < timeout) {
 8000288:	f001 f852 	bl	8001330 <HAL_GetTick>
 800028c:	4602      	mov	r2, r0
 800028e:	697b      	ldr	r3, [r7, #20]
 8000290:	1ad3      	subs	r3, r2, r3
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	429a      	cmp	r2, r3
 8000296:	d8ef      	bhi.n	8000278 <CanTP_Receive+0x14>
 8000298:	e000      	b.n	800029c <CanTP_Receive+0x38>
//			HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin,0);
			break;
 800029a:	bf00      	nop
		}
	}
	uint8_t status = 0;
 800029c:	2300      	movs	r3, #0
 800029e:	74fb      	strb	r3, [r7, #19]
	if (ISOTP_RECEIVE_STATUS_FULL == isoTP.receive_status) {
 80002a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000310 <CanTP_Receive+0xac>)
 80002a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80002a6:	2b02      	cmp	r3, #2
 80002a8:	d128      	bne.n	80002fc <CanTP_Receive+0x98>
//		char PrintBuf[20] = "";
//		uint16_t printSize = 0;
//		printSize = sprintf(PrintBuf, "%x %x %x\r\n", isoTP.receive_buffer[0],
//				isoTP.receive_buffer[1], isoTP.receive_buffer[2]);
//		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
		status = isotp_receive(&isoTP, pData, *len, len);
 80002aa:	68bb      	ldr	r3, [r7, #8]
 80002ac:	881a      	ldrh	r2, [r3, #0]
 80002ae:	68bb      	ldr	r3, [r7, #8]
 80002b0:	68f9      	ldr	r1, [r7, #12]
 80002b2:	4817      	ldr	r0, [pc, #92]	@ (8000310 <CanTP_Receive+0xac>)
 80002b4:	f003 fc02 	bl	8003abc <isotp_receive>
 80002b8:	4603      	mov	r3, r0
 80002ba:	74fb      	strb	r3, [r7, #19]
		uint16_t copylen = isoTP.receive_size;
 80002bc:	4b14      	ldr	r3, [pc, #80]	@ (8000310 <CanTP_Receive+0xac>)
 80002be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80002c0:	83fb      	strh	r3, [r7, #30]
		if (copylen > *len) {
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	881b      	ldrh	r3, [r3, #0]
 80002c6:	8bfa      	ldrh	r2, [r7, #30]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d902      	bls.n	80002d2 <CanTP_Receive+0x6e>
			copylen = *len;
 80002cc:	68bb      	ldr	r3, [r7, #8]
 80002ce:	881b      	ldrh	r3, [r3, #0]
 80002d0:	83fb      	strh	r3, [r7, #30]
		}
		for (int i = 0;i < copylen;i++) {
 80002d2:	2300      	movs	r3, #0
 80002d4:	61bb      	str	r3, [r7, #24]
 80002d6:	e00b      	b.n	80002f0 <CanTP_Receive+0x8c>
			pData[i] = isoTP.receive_buffer[i];
 80002d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000310 <CanTP_Receive+0xac>)
 80002da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80002dc:	69bb      	ldr	r3, [r7, #24]
 80002de:	441a      	add	r2, r3
 80002e0:	69bb      	ldr	r3, [r7, #24]
 80002e2:	68f9      	ldr	r1, [r7, #12]
 80002e4:	440b      	add	r3, r1
 80002e6:	7812      	ldrb	r2, [r2, #0]
 80002e8:	701a      	strb	r2, [r3, #0]
		for (int i = 0;i < copylen;i++) {
 80002ea:	69bb      	ldr	r3, [r7, #24]
 80002ec:	3301      	adds	r3, #1
 80002ee:	61bb      	str	r3, [r7, #24]
 80002f0:	8bfb      	ldrh	r3, [r7, #30]
 80002f2:	69ba      	ldr	r2, [r7, #24]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	dbef      	blt.n	80002d8 <CanTP_Receive+0x74>
//		}
//		char PrintBuf[20] = "";
//		uint16_t printSize = 0;
//		printSize = sprintf(PrintBuf, "Rsuccessful\r\n");
//		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
		return HAL_OK;
 80002f8:	2300      	movs	r3, #0
 80002fa:	e005      	b.n	8000308 <CanTP_Receive+0xa4>
	}
	HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, 1);
 80002fc:	2201      	movs	r2, #1
 80002fe:	2108      	movs	r1, #8
 8000300:	4804      	ldr	r0, [pc, #16]	@ (8000314 <CanTP_Receive+0xb0>)
 8000302:	f002 f925 	bl	8002550 <HAL_GPIO_WritePin>
//	char PrintBuf[20] = "";
//	uint16_t printSize = 0;
//	printSize = sprintf(PrintBuf, "Rtimeout\r\n");
//	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
	return HAL_TIMEOUT;
 8000306:	2303      	movs	r3, #3
}
 8000308:	4618      	mov	r0, r3
 800030a:	3720      	adds	r7, #32
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000088 	.word	0x20000088
 8000314:	40010c00 	.word	0x40010c00

08000318 <CanTP_RcvCallback>:

void CanTP_RcvCallback() {
 8000318:	b580      	push	{r7, lr}
 800031a:	b08a      	sub	sp, #40	@ 0x28
 800031c:	af00      	add	r7, sp, #0
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8] = { 0 };
 800031e:	2300      	movs	r3, #0
 8000320:	607b      	str	r3, [r7, #4]
 8000322:	2300      	movs	r3, #0
 8000324:	60bb      	str	r3, [r7, #8]
	HAL_CAN_GetRxMessage(&hcan, CAN_FILTER_FIFO0, &RxHeader, RxData);
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	f107 020c 	add.w	r2, r7, #12
 800032c:	2100      	movs	r1, #0
 800032e:	4807      	ldr	r0, [pc, #28]	@ (800034c <CanTP_RcvCallback+0x34>)
 8000330:	f001 fb13 	bl	800195a <HAL_CAN_GetRxMessage>
	isotp_on_can_message(&isoTP, RxData, RxHeader.DLC);
 8000334:	69fb      	ldr	r3, [r7, #28]
 8000336:	b2da      	uxtb	r2, r3
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	4619      	mov	r1, r3
 800033c:	4804      	ldr	r0, [pc, #16]	@ (8000350 <CanTP_RcvCallback+0x38>)
 800033e:	f003 fa63 	bl	8003808 <isotp_on_can_message>
}
 8000342:	bf00      	nop
 8000344:	3728      	adds	r7, #40	@ 0x28
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	20000190 	.word	0x20000190
 8000350:	20000088 	.word	0x20000088

08000354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800035a:	f000 ff91 	bl	8001280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800035e:	f000 f82f 	bl	80003c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000362:	f000 f8d5 	bl	8000510 <MX_GPIO_Init>
  MX_CAN_Init();
 8000366:	f000 f871 	bl	800044c <MX_CAN_Init>
  MX_USART1_UART_Init();
 800036a:	f000 f8a7 	bl	80004bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	uint8_t state = DiagnosticService_Init();
 800036e:	f000 fc43 	bl	8000bf8 <DiagnosticService_Init>
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
	if (state != HAL_OK) {
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d004      	beq.n	8000386 <main+0x32>
		HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_SET);
 800037c:	2201      	movs	r2, #1
 800037e:	2108      	movs	r1, #8
 8000380:	480d      	ldr	r0, [pc, #52]	@ (80003b8 <main+0x64>)
 8000382:	f002 f8e5 	bl	8002550 <HAL_GPIO_WritePin>
	}
//	uint8_t SendBuff[] = {15,15,15,15,0,0,0,0,0,0,0,0,15,15,15,15};
	HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin,1);
 8000386:	2201      	movs	r2, #1
 8000388:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800038c:	480b      	ldr	r0, [pc, #44]	@ (80003bc <main+0x68>)
 800038e:	f002 f8df 	bl	8002550 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin,0);
 8000392:	2200      	movs	r2, #0
 8000394:	2120      	movs	r1, #32
 8000396:	4808      	ldr	r0, [pc, #32]	@ (80003b8 <main+0x64>)
 8000398:	f002 f8da 	bl	8002550 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin,0);
 800039c:	2200      	movs	r2, #0
 800039e:	2110      	movs	r1, #16
 80003a0:	4805      	ldr	r0, [pc, #20]	@ (80003b8 <main+0x64>)
 80003a2:	f002 f8d5 	bl	8002550 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin,0);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2108      	movs	r1, #8
 80003aa:	4803      	ldr	r0, [pc, #12]	@ (80003b8 <main+0x64>)
 80003ac:	f002 f8d0 	bl	8002550 <HAL_GPIO_WritePin>
//	  HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin,1);
	  Diagnostic_Handler();
 80003b0:	f000 fc2a 	bl	8000c08 <Diagnostic_Handler>
	  HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin,0);
 80003b4:	bf00      	nop
 80003b6:	e7ec      	b.n	8000392 <main+0x3e>
 80003b8:	40010c00 	.word	0x40010c00
 80003bc:	40011000 	.word	0x40011000

080003c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b090      	sub	sp, #64	@ 0x40
 80003c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003c6:	f107 0318 	add.w	r3, r7, #24
 80003ca:	2228      	movs	r2, #40	@ 0x28
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f003 fece 	bl	8004170 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d4:	1d3b      	adds	r3, r7, #4
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]
 80003de:	60da      	str	r2, [r3, #12]
 80003e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003e2:	2301      	movs	r3, #1
 80003e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003ec:	2300      	movs	r3, #0
 80003ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f0:	2301      	movs	r3, #1
 80003f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003f4:	2302      	movs	r3, #2
 80003f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003fe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000402:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000404:	f107 0318 	add.w	r3, r7, #24
 8000408:	4618      	mov	r0, r3
 800040a:	f002 f8d3 	bl	80025b4 <HAL_RCC_OscConfig>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000414:	f000 f8fa 	bl	800060c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000418:	230f      	movs	r3, #15
 800041a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800041c:	2302      	movs	r3, #2
 800041e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000420:	2300      	movs	r3, #0
 8000422:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000424:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000428:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2102      	movs	r1, #2
 8000432:	4618      	mov	r0, r3
 8000434:	f002 fb40 	bl	8002ab8 <HAL_RCC_ClockConfig>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800043e:	f000 f8e5 	bl	800060c <Error_Handler>
  }
}
 8000442:	bf00      	nop
 8000444:	3740      	adds	r7, #64	@ 0x40
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
	...

0800044c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000450:	4b18      	ldr	r3, [pc, #96]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000452:	4a19      	ldr	r2, [pc, #100]	@ (80004b8 <MX_CAN_Init+0x6c>)
 8000454:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000456:	4b17      	ldr	r3, [pc, #92]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000458:	2204      	movs	r2, #4
 800045a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800045c:	4b15      	ldr	r3, [pc, #84]	@ (80004b4 <MX_CAN_Init+0x68>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000462:	4b14      	ldr	r3, [pc, #80]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000464:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000468:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800046a:	4b12      	ldr	r3, [pc, #72]	@ (80004b4 <MX_CAN_Init+0x68>)
 800046c:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000470:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000472:	4b10      	ldr	r3, [pc, #64]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000474:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000478:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800047a:	4b0e      	ldr	r3, [pc, #56]	@ (80004b4 <MX_CAN_Init+0x68>)
 800047c:	2200      	movs	r2, #0
 800047e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000480:	4b0c      	ldr	r3, [pc, #48]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000482:	2200      	movs	r2, #0
 8000484:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000486:	4b0b      	ldr	r3, [pc, #44]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000488:	2200      	movs	r2, #0
 800048a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800048c:	4b09      	ldr	r3, [pc, #36]	@ (80004b4 <MX_CAN_Init+0x68>)
 800048e:	2200      	movs	r2, #0
 8000490:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000492:	4b08      	ldr	r3, [pc, #32]	@ (80004b4 <MX_CAN_Init+0x68>)
 8000494:	2200      	movs	r2, #0
 8000496:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000498:	4b06      	ldr	r3, [pc, #24]	@ (80004b4 <MX_CAN_Init+0x68>)
 800049a:	2200      	movs	r2, #0
 800049c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800049e:	4805      	ldr	r0, [pc, #20]	@ (80004b4 <MX_CAN_Init+0x68>)
 80004a0:	f000 ff50 	bl	8001344 <HAL_CAN_Init>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80004aa:	f000 f8af 	bl	800060c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80004ae:	bf00      	nop
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	20000190 	.word	0x20000190
 80004b8:	40006400 	.word	0x40006400

080004bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004c0:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004c2:	4a12      	ldr	r2, [pc, #72]	@ (800050c <MX_USART1_UART_Init+0x50>)
 80004c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004c6:	4b10      	ldr	r3, [pc, #64]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80004cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004da:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004dc:	2200      	movs	r2, #0
 80004de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004e0:	4b09      	ldr	r3, [pc, #36]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004e2:	220c      	movs	r2, #12
 80004e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004e6:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004f2:	4805      	ldr	r0, [pc, #20]	@ (8000508 <MX_USART1_UART_Init+0x4c>)
 80004f4:	f002 fc6e 	bl	8002dd4 <HAL_UART_Init>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80004fe:	f000 f885 	bl	800060c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200001b8 	.word	0x200001b8
 800050c:	40013800 	.word	0x40013800

08000510 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b088      	sub	sp, #32
 8000514:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000516:	f107 0310 	add.w	r3, r7, #16
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]
 8000522:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000524:	4b2d      	ldr	r3, [pc, #180]	@ (80005dc <MX_GPIO_Init+0xcc>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a2c      	ldr	r2, [pc, #176]	@ (80005dc <MX_GPIO_Init+0xcc>)
 800052a:	f043 0310 	orr.w	r3, r3, #16
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b2a      	ldr	r3, [pc, #168]	@ (80005dc <MX_GPIO_Init+0xcc>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f003 0310 	and.w	r3, r3, #16
 8000538:	60fb      	str	r3, [r7, #12]
 800053a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800053c:	4b27      	ldr	r3, [pc, #156]	@ (80005dc <MX_GPIO_Init+0xcc>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a26      	ldr	r2, [pc, #152]	@ (80005dc <MX_GPIO_Init+0xcc>)
 8000542:	f043 0320 	orr.w	r3, r3, #32
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b24      	ldr	r3, [pc, #144]	@ (80005dc <MX_GPIO_Init+0xcc>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f003 0320 	and.w	r3, r3, #32
 8000550:	60bb      	str	r3, [r7, #8]
 8000552:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000554:	4b21      	ldr	r3, [pc, #132]	@ (80005dc <MX_GPIO_Init+0xcc>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a20      	ldr	r2, [pc, #128]	@ (80005dc <MX_GPIO_Init+0xcc>)
 800055a:	f043 0304 	orr.w	r3, r3, #4
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b1e      	ldr	r3, [pc, #120]	@ (80005dc <MX_GPIO_Init+0xcc>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0304 	and.w	r3, r3, #4
 8000568:	607b      	str	r3, [r7, #4]
 800056a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056c:	4b1b      	ldr	r3, [pc, #108]	@ (80005dc <MX_GPIO_Init+0xcc>)
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	4a1a      	ldr	r2, [pc, #104]	@ (80005dc <MX_GPIO_Init+0xcc>)
 8000572:	f043 0308 	orr.w	r3, r3, #8
 8000576:	6193      	str	r3, [r2, #24]
 8000578:	4b18      	ldr	r3, [pc, #96]	@ (80005dc <MX_GPIO_Init+0xcc>)
 800057a:	699b      	ldr	r3, [r3, #24]
 800057c:	f003 0308 	and.w	r3, r3, #8
 8000580:	603b      	str	r3, [r7, #0]
 8000582:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800058a:	4815      	ldr	r0, [pc, #84]	@ (80005e0 <MX_GPIO_Init+0xd0>)
 800058c:	f001 ffe0 	bl	8002550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDR_Pin|LEDG_Pin|LEDB_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2138      	movs	r1, #56	@ 0x38
 8000594:	4813      	ldr	r0, [pc, #76]	@ (80005e4 <MX_GPIO_Init+0xd4>)
 8000596:	f001 ffdb 	bl	8002550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDIn_Pin */
  GPIO_InitStruct.Pin = LEDIn_Pin;
 800059a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800059e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a0:	2301      	movs	r3, #1
 80005a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a8:	2302      	movs	r3, #2
 80005aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEDIn_GPIO_Port, &GPIO_InitStruct);
 80005ac:	f107 0310 	add.w	r3, r7, #16
 80005b0:	4619      	mov	r1, r3
 80005b2:	480b      	ldr	r0, [pc, #44]	@ (80005e0 <MX_GPIO_Init+0xd0>)
 80005b4:	f001 fe48 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDG_Pin LEDB_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin|LEDG_Pin|LEDB_Pin;
 80005b8:	2338      	movs	r3, #56	@ 0x38
 80005ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005bc:	2301      	movs	r3, #1
 80005be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	2300      	movs	r3, #0
 80005c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c4:	2302      	movs	r3, #2
 80005c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	4619      	mov	r1, r3
 80005ce:	4805      	ldr	r0, [pc, #20]	@ (80005e4 <MX_GPIO_Init+0xd4>)
 80005d0:	f001 fe3a 	bl	8002248 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005d4:	bf00      	nop
 80005d6:	3720      	adds	r7, #32
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40011000 	.word	0x40011000
 80005e4:	40010c00 	.word	0x40010c00

080005e8 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin,1);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2120      	movs	r1, #32
 80005f4:	4804      	ldr	r0, [pc, #16]	@ (8000608 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>)
 80005f6:	f001 ffab 	bl	8002550 <HAL_GPIO_WritePin>
	CanTP_RcvCallback();
 80005fa:	f7ff fe8d 	bl	8000318 <CanTP_RcvCallback>
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40010c00 	.word	0x40010c00

0800060c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000610:	b672      	cpsid	i
}
 8000612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <Error_Handler+0x8>

08000618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000618:	b480      	push	{r7}
 800061a:	b085      	sub	sp, #20
 800061c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800061e:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <HAL_MspInit+0x5c>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	4a14      	ldr	r2, [pc, #80]	@ (8000674 <HAL_MspInit+0x5c>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6193      	str	r3, [r2, #24]
 800062a:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <HAL_MspInit+0x5c>)
 800062c:	699b      	ldr	r3, [r3, #24]
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	60bb      	str	r3, [r7, #8]
 8000634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <HAL_MspInit+0x5c>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	4a0e      	ldr	r2, [pc, #56]	@ (8000674 <HAL_MspInit+0x5c>)
 800063c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000640:	61d3      	str	r3, [r2, #28]
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <HAL_MspInit+0x5c>)
 8000644:	69db      	ldr	r3, [r3, #28]
 8000646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <HAL_MspInit+0x60>)
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	4a04      	ldr	r2, [pc, #16]	@ (8000678 <HAL_MspInit+0x60>)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr
 8000674:	40021000 	.word	0x40021000
 8000678:	40010000 	.word	0x40010000

0800067c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	605a      	str	r2, [r3, #4]
 800068e:	609a      	str	r2, [r3, #8]
 8000690:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a35      	ldr	r2, [pc, #212]	@ (800076c <HAL_CAN_MspInit+0xf0>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d163      	bne.n	8000764 <HAL_CAN_MspInit+0xe8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800069c:	4b34      	ldr	r3, [pc, #208]	@ (8000770 <HAL_CAN_MspInit+0xf4>)
 800069e:	69db      	ldr	r3, [r3, #28]
 80006a0:	4a33      	ldr	r2, [pc, #204]	@ (8000770 <HAL_CAN_MspInit+0xf4>)
 80006a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006a6:	61d3      	str	r3, [r2, #28]
 80006a8:	4b31      	ldr	r3, [pc, #196]	@ (8000770 <HAL_CAN_MspInit+0xf4>)
 80006aa:	69db      	ldr	r3, [r3, #28]
 80006ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006b0:	613b      	str	r3, [r7, #16]
 80006b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000770 <HAL_CAN_MspInit+0xf4>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	4a2d      	ldr	r2, [pc, #180]	@ (8000770 <HAL_CAN_MspInit+0xf4>)
 80006ba:	f043 0308 	orr.w	r3, r3, #8
 80006be:	6193      	str	r3, [r2, #24]
 80006c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000770 <HAL_CAN_MspInit+0xf4>)
 80006c2:	699b      	ldr	r3, [r3, #24]
 80006c4:	f003 0308 	and.w	r3, r3, #8
 80006c8:	60fb      	str	r3, [r7, #12]
 80006ca:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80006cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	4619      	mov	r1, r3
 80006e0:	4824      	ldr	r0, [pc, #144]	@ (8000774 <HAL_CAN_MspInit+0xf8>)
 80006e2:	f001 fdb1 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80006e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ec:	2302      	movs	r3, #2
 80006ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f0:	2303      	movs	r3, #3
 80006f2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f4:	f107 0314 	add.w	r3, r7, #20
 80006f8:	4619      	mov	r1, r3
 80006fa:	481e      	ldr	r0, [pc, #120]	@ (8000774 <HAL_CAN_MspInit+0xf8>)
 80006fc:	f001 fda4 	bl	8002248 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000700:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <HAL_CAN_MspInit+0xfc>)
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	627b      	str	r3, [r7, #36]	@ 0x24
 8000706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000708:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800070c:	627b      	str	r3, [r7, #36]	@ 0x24
 800070e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000710:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000714:	627b      	str	r3, [r7, #36]	@ 0x24
 8000716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800071c:	627b      	str	r3, [r7, #36]	@ 0x24
 800071e:	4a16      	ldr	r2, [pc, #88]	@ (8000778 <HAL_CAN_MspInit+0xfc>)
 8000720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000722:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8000724:	2200      	movs	r2, #0
 8000726:	2100      	movs	r1, #0
 8000728:	2013      	movs	r0, #19
 800072a:	f001 fd56 	bl	80021da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800072e:	2013      	movs	r0, #19
 8000730:	f001 fd6f 	bl	8002212 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000734:	2200      	movs	r2, #0
 8000736:	2100      	movs	r1, #0
 8000738:	2014      	movs	r0, #20
 800073a:	f001 fd4e 	bl	80021da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800073e:	2014      	movs	r0, #20
 8000740:	f001 fd67 	bl	8002212 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000744:	2200      	movs	r2, #0
 8000746:	2100      	movs	r1, #0
 8000748:	2015      	movs	r0, #21
 800074a:	f001 fd46 	bl	80021da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800074e:	2015      	movs	r0, #21
 8000750:	f001 fd5f 	bl	8002212 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000754:	2200      	movs	r2, #0
 8000756:	2100      	movs	r1, #0
 8000758:	2016      	movs	r0, #22
 800075a:	f001 fd3e 	bl	80021da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800075e:	2016      	movs	r0, #22
 8000760:	f001 fd57 	bl	8002212 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000764:	bf00      	nop
 8000766:	3728      	adds	r7, #40	@ 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40006400 	.word	0x40006400
 8000770:	40021000 	.word	0x40021000
 8000774:	40010c00 	.word	0x40010c00
 8000778:	40010000 	.word	0x40010000

0800077c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	f107 0310 	add.w	r3, r7, #16
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a1c      	ldr	r2, [pc, #112]	@ (8000808 <HAL_UART_MspInit+0x8c>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d131      	bne.n	8000800 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800079c:	4b1b      	ldr	r3, [pc, #108]	@ (800080c <HAL_UART_MspInit+0x90>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	4a1a      	ldr	r2, [pc, #104]	@ (800080c <HAL_UART_MspInit+0x90>)
 80007a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007a6:	6193      	str	r3, [r2, #24]
 80007a8:	4b18      	ldr	r3, [pc, #96]	@ (800080c <HAL_UART_MspInit+0x90>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007b0:	60fb      	str	r3, [r7, #12]
 80007b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b4:	4b15      	ldr	r3, [pc, #84]	@ (800080c <HAL_UART_MspInit+0x90>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	4a14      	ldr	r2, [pc, #80]	@ (800080c <HAL_UART_MspInit+0x90>)
 80007ba:	f043 0304 	orr.w	r3, r3, #4
 80007be:	6193      	str	r3, [r2, #24]
 80007c0:	4b12      	ldr	r3, [pc, #72]	@ (800080c <HAL_UART_MspInit+0x90>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	f003 0304 	and.w	r3, r3, #4
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d2:	2302      	movs	r3, #2
 80007d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d6:	2303      	movs	r3, #3
 80007d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	f107 0310 	add.w	r3, r7, #16
 80007de:	4619      	mov	r1, r3
 80007e0:	480b      	ldr	r0, [pc, #44]	@ (8000810 <HAL_UART_MspInit+0x94>)
 80007e2:	f001 fd31 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f4:	f107 0310 	add.w	r3, r7, #16
 80007f8:	4619      	mov	r1, r3
 80007fa:	4805      	ldr	r0, [pc, #20]	@ (8000810 <HAL_UART_MspInit+0x94>)
 80007fc:	f001 fd24 	bl	8002248 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000800:	bf00      	nop
 8000802:	3720      	adds	r7, #32
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40013800 	.word	0x40013800
 800080c:	40021000 	.word	0x40021000
 8000810:	40010800 	.word	0x40010800

08000814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <NMI_Handler+0x4>

0800081c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <HardFault_Handler+0x4>

08000824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <MemManage_Handler+0x4>

0800082c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <BusFault_Handler+0x4>

08000834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <UsageFault_Handler+0x4>

0800083c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr

08000848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr

08000854 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr

08000860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000864:	f000 fd52 	bl	800130c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}

0800086c <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000870:	4802      	ldr	r0, [pc, #8]	@ (800087c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000872:	f001 f9b8 	bl	8001be6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000190 	.word	0x20000190

08000880 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000884:	4802      	ldr	r0, [pc, #8]	@ (8000890 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000886:	f001 f9ae 	bl	8001be6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000190 	.word	0x20000190

08000894 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000898:	4802      	ldr	r0, [pc, #8]	@ (80008a4 <CAN1_RX1_IRQHandler+0x10>)
 800089a:	f001 f9a4 	bl	8001be6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000190 	.word	0x20000190

080008a8 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80008ac:	4802      	ldr	r0, [pc, #8]	@ (80008b8 <CAN1_SCE_IRQHandler+0x10>)
 80008ae:	f001 f99a 	bl	8001be6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000190 	.word	0x20000190

080008bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  return 1;
 80008c0:	2301      	movs	r3, #1
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr

080008ca <_kill>:

int _kill(int pid, int sig)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	b082      	sub	sp, #8
 80008ce:	af00      	add	r7, sp, #0
 80008d0:	6078      	str	r0, [r7, #4]
 80008d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80008d4:	f003 fc9a 	bl	800420c <__errno>
 80008d8:	4603      	mov	r3, r0
 80008da:	2216      	movs	r2, #22
 80008dc:	601a      	str	r2, [r3, #0]
  return -1;
 80008de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <_exit>:

void _exit (int status)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b082      	sub	sp, #8
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80008f2:	f04f 31ff 	mov.w	r1, #4294967295
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f7ff ffe7 	bl	80008ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <_exit+0x12>

08000900 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	e00a      	b.n	8000928 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000912:	f3af 8000 	nop.w
 8000916:	4601      	mov	r1, r0
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	1c5a      	adds	r2, r3, #1
 800091c:	60ba      	str	r2, [r7, #8]
 800091e:	b2ca      	uxtb	r2, r1
 8000920:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	3301      	adds	r3, #1
 8000926:	617b      	str	r3, [r7, #20]
 8000928:	697a      	ldr	r2, [r7, #20]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	429a      	cmp	r2, r3
 800092e:	dbf0      	blt.n	8000912 <_read+0x12>
  }

  return len;
 8000930:	687b      	ldr	r3, [r7, #4]
}
 8000932:	4618      	mov	r0, r3
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	e009      	b.n	8000960 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	1c5a      	adds	r2, r3, #1
 8000950:	60ba      	str	r2, [r7, #8]
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	4618      	mov	r0, r3
 8000956:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	3301      	adds	r3, #1
 800095e:	617b      	str	r3, [r7, #20]
 8000960:	697a      	ldr	r2, [r7, #20]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	429a      	cmp	r2, r3
 8000966:	dbf1      	blt.n	800094c <_write+0x12>
  }
  return len;
 8000968:	687b      	ldr	r3, [r7, #4]
}
 800096a:	4618      	mov	r0, r3
 800096c:	3718      	adds	r7, #24
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <_close>:

int _close(int file)
{
 8000972:	b480      	push	{r7}
 8000974:	b083      	sub	sp, #12
 8000976:	af00      	add	r7, sp, #0
 8000978:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800097a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800097e:	4618      	mov	r0, r3
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	bc80      	pop	{r7}
 8000986:	4770      	bx	lr

08000988 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000998:	605a      	str	r2, [r3, #4]
  return 0;
 800099a:	2300      	movs	r3, #0
}
 800099c:	4618      	mov	r0, r3
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr

080009a6 <_isatty>:

int _isatty(int file)
{
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009ae:	2301      	movs	r3, #1
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bc80      	pop	{r7}
 80009b8:	4770      	bx	lr

080009ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009ba:	b480      	push	{r7}
 80009bc:	b085      	sub	sp, #20
 80009be:	af00      	add	r7, sp, #0
 80009c0:	60f8      	str	r0, [r7, #12]
 80009c2:	60b9      	str	r1, [r7, #8]
 80009c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009c6:	2300      	movs	r3, #0
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3714      	adds	r7, #20
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
	...

080009d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009dc:	4a14      	ldr	r2, [pc, #80]	@ (8000a30 <_sbrk+0x5c>)
 80009de:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <_sbrk+0x60>)
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e8:	4b13      	ldr	r3, [pc, #76]	@ (8000a38 <_sbrk+0x64>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d102      	bne.n	80009f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009f0:	4b11      	ldr	r3, [pc, #68]	@ (8000a38 <_sbrk+0x64>)
 80009f2:	4a12      	ldr	r2, [pc, #72]	@ (8000a3c <_sbrk+0x68>)
 80009f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009f6:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <_sbrk+0x64>)
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d207      	bcs.n	8000a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a04:	f003 fc02 	bl	800420c <__errno>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	220c      	movs	r2, #12
 8000a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a12:	e009      	b.n	8000a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a14:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <_sbrk+0x64>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a1a:	4b07      	ldr	r3, [pc, #28]	@ (8000a38 <_sbrk+0x64>)
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4413      	add	r3, r2
 8000a22:	4a05      	ldr	r2, [pc, #20]	@ (8000a38 <_sbrk+0x64>)
 8000a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a26:	68fb      	ldr	r3, [r7, #12]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	20005000 	.word	0x20005000
 8000a34:	00000400 	.word	0x00000400
 8000a38:	20000200 	.word	0x20000200
 8000a3c:	20000368 	.word	0x20000368

08000a40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a4c:	f7ff fff8 	bl	8000a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a50:	480b      	ldr	r0, [pc, #44]	@ (8000a80 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a52:	490c      	ldr	r1, [pc, #48]	@ (8000a84 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a54:	4a0c      	ldr	r2, [pc, #48]	@ (8000a88 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a58:	e002      	b.n	8000a60 <LoopCopyDataInit>

08000a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5e:	3304      	adds	r3, #4

08000a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a64:	d3f9      	bcc.n	8000a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a66:	4a09      	ldr	r2, [pc, #36]	@ (8000a8c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a68:	4c09      	ldr	r4, [pc, #36]	@ (8000a90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a6c:	e001      	b.n	8000a72 <LoopFillZerobss>

08000a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a70:	3204      	adds	r2, #4

08000a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a74:	d3fb      	bcc.n	8000a6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a76:	f003 fbcf 	bl	8004218 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a7a:	f7ff fc6b 	bl	8000354 <main>
  bx lr
 8000a7e:	4770      	bx	lr
  ldr r0, =_sdata
 8000a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a84:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000a88:	08005358 	.word	0x08005358
  ldr r2, =_sbss
 8000a8c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000a90:	20000368 	.word	0x20000368

08000a94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a94:	e7fe      	b.n	8000a94 <ADC1_2_IRQHandler>

08000a96 <KeyCalculate>:

#include "DiagnosticDefine.h"
#include "CanTP.h"

void KeyCalculate(uint8_t *Keys, uint8_t *Seeds) {
 8000a96:	b480      	push	{r7}
 8000a98:	b083      	sub	sp, #12
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
 8000a9e:	6039      	str	r1, [r7, #0]
	Keys[0] = Seeds[0] ^ Seeds[1];
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	4053      	eors	r3, r2
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	701a      	strb	r2, [r3, #0]
	Keys[1] = Seeds[1] + Seeds[2];
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	7819      	ldrb	r1, [r3, #0]
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	3302      	adds	r3, #2
 8000abc:	781a      	ldrb	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	3301      	adds	r3, #1
 8000ac2:	440a      	add	r2, r1
 8000ac4:	b2d2      	uxtb	r2, r2
 8000ac6:	701a      	strb	r2, [r3, #0]
	Keys[2] = Seeds[2] ^ Seeds[3];
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	3302      	adds	r3, #2
 8000acc:	7819      	ldrb	r1, [r3, #0]
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	3303      	adds	r3, #3
 8000ad2:	781a      	ldrb	r2, [r3, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	404a      	eors	r2, r1
 8000ada:	b2d2      	uxtb	r2, r2
 8000adc:	701a      	strb	r2, [r3, #0]
	Keys[3] = Seeds[3] + Seeds[0];
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	3303      	adds	r3, #3
 8000ae2:	7819      	ldrb	r1, [r3, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	781a      	ldrb	r2, [r3, #0]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3303      	adds	r3, #3
 8000aec:	440a      	add	r2, r1
 8000aee:	b2d2      	uxtb	r2, r2
 8000af0:	701a      	strb	r2, [r3, #0]

	Keys[4] = Seeds[0] | Seeds[1];
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	7819      	ldrb	r1, [r3, #0]
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	3301      	adds	r3, #1
 8000afa:	781a      	ldrb	r2, [r3, #0]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3304      	adds	r3, #4
 8000b00:	430a      	orrs	r2, r1
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	701a      	strb	r2, [r3, #0]
	Keys[5] = Seeds[1] + Seeds[2];
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	7819      	ldrb	r1, [r3, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	3302      	adds	r3, #2
 8000b10:	781a      	ldrb	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	3305      	adds	r3, #5
 8000b16:	440a      	add	r2, r1
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	701a      	strb	r2, [r3, #0]
	Keys[6] = Seeds[2] | Seeds[3];
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	3302      	adds	r3, #2
 8000b20:	7819      	ldrb	r1, [r3, #0]
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	3303      	adds	r3, #3
 8000b26:	781a      	ldrb	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3306      	adds	r3, #6
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	b2d2      	uxtb	r2, r2
 8000b30:	701a      	strb	r2, [r3, #0]
	Keys[7] = Seeds[3] + Seeds[0];
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	3303      	adds	r3, #3
 8000b36:	7819      	ldrb	r1, [r3, #0]
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	781a      	ldrb	r2, [r3, #0]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3307      	adds	r3, #7
 8000b40:	440a      	add	r2, r1
 8000b42:	b2d2      	uxtb	r2, r2
 8000b44:	701a      	strb	r2, [r3, #0]

	Keys[8] = Seeds[0] & Seeds[1];
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	7819      	ldrb	r1, [r3, #0]
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	3308      	adds	r3, #8
 8000b54:	400a      	ands	r2, r1
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	701a      	strb	r2, [r3, #0]
	Keys[9] = Seeds[1] + Seeds[2];
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	7819      	ldrb	r1, [r3, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	3302      	adds	r3, #2
 8000b64:	781a      	ldrb	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3309      	adds	r3, #9
 8000b6a:	440a      	add	r2, r1
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	701a      	strb	r2, [r3, #0]
	Keys[10] = Seeds[2] & Seeds[3];
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	3302      	adds	r3, #2
 8000b74:	7819      	ldrb	r1, [r3, #0]
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	3303      	adds	r3, #3
 8000b7a:	781a      	ldrb	r2, [r3, #0]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	330a      	adds	r3, #10
 8000b80:	400a      	ands	r2, r1
 8000b82:	b2d2      	uxtb	r2, r2
 8000b84:	701a      	strb	r2, [r3, #0]
	Keys[11] = Seeds[3] + Seeds[0];
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	3303      	adds	r3, #3
 8000b8a:	7819      	ldrb	r1, [r3, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	781a      	ldrb	r2, [r3, #0]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	330b      	adds	r3, #11
 8000b94:	440a      	add	r2, r1
 8000b96:	b2d2      	uxtb	r2, r2
 8000b98:	701a      	strb	r2, [r3, #0]

	Keys[12] = Seeds[0] - Seeds[1];
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	7819      	ldrb	r1, [r3, #0]
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	781a      	ldrb	r2, [r3, #0]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	330c      	adds	r3, #12
 8000ba8:	1a8a      	subs	r2, r1, r2
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	701a      	strb	r2, [r3, #0]
	Keys[13] = Seeds[1] + Seeds[2];
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	7819      	ldrb	r1, [r3, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	3302      	adds	r3, #2
 8000bb8:	781a      	ldrb	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	330d      	adds	r3, #13
 8000bbe:	440a      	add	r2, r1
 8000bc0:	b2d2      	uxtb	r2, r2
 8000bc2:	701a      	strb	r2, [r3, #0]
	Keys[14] = Seeds[2] - Seeds[3];
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	3302      	adds	r3, #2
 8000bc8:	7819      	ldrb	r1, [r3, #0]
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	3303      	adds	r3, #3
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	330e      	adds	r3, #14
 8000bd4:	1a8a      	subs	r2, r1, r2
 8000bd6:	b2d2      	uxtb	r2, r2
 8000bd8:	701a      	strb	r2, [r3, #0]
	Keys[15] = Seeds[3] + Seeds[0];
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	3303      	adds	r3, #3
 8000bde:	7819      	ldrb	r1, [r3, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	781a      	ldrb	r2, [r3, #0]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	330f      	adds	r3, #15
 8000be8:	440a      	add	r2, r1
 8000bea:	b2d2      	uxtb	r2, r2
 8000bec:	701a      	strb	r2, [r3, #0]
}
 8000bee:	bf00      	nop
 8000bf0:	370c      	adds	r7, #12
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr

08000bf8 <DiagnosticService_Init>:

uint8_t DiagnosticService_Init() {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
#ifdef TesterNode
	return Tester_Init();
#elif ECUNode
	return ECU_Init();
 8000bfc:	f000 f8c0 	bl	8000d80 <ECU_Init>
 8000c00:	4603      	mov	r3, r0
#endif
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	bd80      	pop	{r7, pc}
	...

08000c08 <Diagnostic_Handler>:


uint8_t RecvData[20] = { 0 };
uint16_t RecvLen = 20;
void Diagnostic_Handler() {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
	uint8_t Recv_State = CanTP_Receive(RecvData, RecvLen, 500);
 8000c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c7c <Diagnostic_Handler+0x74>)
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c16:	4619      	mov	r1, r3
 8000c18:	4819      	ldr	r0, [pc, #100]	@ (8000c80 <Diagnostic_Handler+0x78>)
 8000c1a:	f7ff fb23 	bl	8000264 <CanTP_Receive>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]

	if (Recv_State == HAL_OK) {
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d124      	bne.n	8000c72 <Diagnostic_Handler+0x6a>
		int ReqSID = RecvData[0];
 8000c28:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <Diagnostic_Handler+0x78>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	603b      	str	r3, [r7, #0]
		switch (ReqSID) {
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	2b2e      	cmp	r3, #46	@ 0x2e
 8000c32:	d010      	beq.n	8000c56 <Diagnostic_Handler+0x4e>
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	2b2e      	cmp	r3, #46	@ 0x2e
 8000c38:	dc1a      	bgt.n	8000c70 <Diagnostic_Handler+0x68>
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	2b22      	cmp	r3, #34	@ 0x22
 8000c3e:	d003      	beq.n	8000c48 <Diagnostic_Handler+0x40>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	2b27      	cmp	r3, #39	@ 0x27
 8000c44:	d00e      	beq.n	8000c64 <Diagnostic_Handler+0x5c>
			ECU_WriteDataByID_RequestService(RecvData, RecvLen);
			break;
		case SecurityAccess_ReqSID:
			ECU_SecurityAccess_RequestService(RecvData, RecvLen);
		default:
			break;
 8000c46:	e013      	b.n	8000c70 <Diagnostic_Handler+0x68>
			ECU_ReadDataByID_RequestService(RecvData, RecvLen);
 8000c48:	4b0c      	ldr	r3, [pc, #48]	@ (8000c7c <Diagnostic_Handler+0x74>)
 8000c4a:	881b      	ldrh	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <Diagnostic_Handler+0x78>)
 8000c50:	f000 f8ac 	bl	8000dac <ECU_ReadDataByID_RequestService>
			break;
 8000c54:	e00d      	b.n	8000c72 <Diagnostic_Handler+0x6a>
			ECU_WriteDataByID_RequestService(RecvData, RecvLen);
 8000c56:	4b09      	ldr	r3, [pc, #36]	@ (8000c7c <Diagnostic_Handler+0x74>)
 8000c58:	881b      	ldrh	r3, [r3, #0]
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4808      	ldr	r0, [pc, #32]	@ (8000c80 <Diagnostic_Handler+0x78>)
 8000c5e:	f000 f911 	bl	8000e84 <ECU_WriteDataByID_RequestService>
			break;
 8000c62:	e006      	b.n	8000c72 <Diagnostic_Handler+0x6a>
			ECU_SecurityAccess_RequestService(RecvData, RecvLen);
 8000c64:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <Diagnostic_Handler+0x74>)
 8000c66:	881b      	ldrh	r3, [r3, #0]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4805      	ldr	r0, [pc, #20]	@ (8000c80 <Diagnostic_Handler+0x78>)
 8000c6c:	f000 f99a 	bl	8000fa4 <ECU_SecurityAccess_RequestService>
			break;
 8000c70:	bf00      	nop
		}
	}
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000004 	.word	0x20000004
 8000c80:	20000204 	.word	0x20000204

08000c84 <ECU_SeedsGen>:
extern UART_HandleTypeDef huart1;

//static uint8_t Security_Access = 0;
static uint8_t Security_State = Security_Lock;

static void ECU_SeedsGen(uint8_t Seeds[]) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	Seeds[0] = rand() % 256;
 8000c8c:	f003 f808 	bl	8003ca0 <rand>
 8000c90:	4603      	mov	r3, r0
 8000c92:	425a      	negs	r2, r3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	b2d2      	uxtb	r2, r2
 8000c98:	bf58      	it	pl
 8000c9a:	4253      	negpl	r3, r2
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	701a      	strb	r2, [r3, #0]
	Seeds[1] = rand() % 256;
 8000ca2:	f002 fffd 	bl	8003ca0 <rand>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	425a      	negs	r2, r3
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	b2d2      	uxtb	r2, r2
 8000cae:	bf58      	it	pl
 8000cb0:	4253      	negpl	r3, r2
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	3201      	adds	r2, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	7013      	strb	r3, [r2, #0]
	Seeds[2] = rand() % 256;
 8000cba:	f002 fff1 	bl	8003ca0 <rand>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	425a      	negs	r2, r3
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	bf58      	it	pl
 8000cc8:	4253      	negpl	r3, r2
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	3202      	adds	r2, #2
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	7013      	strb	r3, [r2, #0]
	Seeds[3] = rand() % 256;
 8000cd2:	f002 ffe5 	bl	8003ca0 <rand>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	425a      	negs	r2, r3
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	bf58      	it	pl
 8000ce0:	4253      	negpl	r3, r2
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	3203      	adds	r2, #3
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	7013      	strb	r3, [r2, #0]
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <ECU_CheckKey>:

static uint8_t ECU_CheckKey(uint8_t RecvKey[], uint8_t CalKey[]) {
 8000cf2:	b480      	push	{r7}
 8000cf4:	b085      	sub	sp, #20
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
 8000cfa:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 16; i++) {
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	e00e      	b.n	8000d20 <ECU_CheckKey+0x2e>
		if (RecvKey[i] != CalKey[i])
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	4413      	add	r3, r2
 8000d08:	781a      	ldrb	r2, [r3, #0]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	6839      	ldr	r1, [r7, #0]
 8000d0e:	440b      	add	r3, r1
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d001      	beq.n	8000d1a <ECU_CheckKey+0x28>
			return 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	e006      	b.n	8000d28 <ECU_CheckKey+0x36>
	for (int i = 0; i < 16; i++) {
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	2b0f      	cmp	r3, #15
 8000d24:	dded      	ble.n	8000d02 <ECU_CheckKey+0x10>
	}
	return 1;
 8000d26:	2301      	movs	r3, #1
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
	...

08000d34 <Security_ChangeState>:

void Security_ChangeState(uint8_t State) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
	if (Security_State == Security_Unlock)
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <Security_ChangeState+0x44>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d013      	beq.n	8000d6e <Security_ChangeState+0x3a>
		return;
	if (State == Security_Lock) {
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d106      	bne.n	8000d5a <Security_ChangeState+0x26>
		// on LEd
		HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d52:	480a      	ldr	r0, [pc, #40]	@ (8000d7c <Security_ChangeState+0x48>)
 8000d54:	f001 fbfc 	bl	8002550 <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <Security_ChangeState+0x32>
	} else {
		// off led
		HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	4806      	ldr	r0, [pc, #24]	@ (8000d7c <Security_ChangeState+0x48>)
 8000d62:	f001 fbf5 	bl	8002550 <HAL_GPIO_WritePin>
	}
	Security_State = State;
 8000d66:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <Security_ChangeState+0x44>)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	7013      	strb	r3, [r2, #0]
 8000d6c:	e000      	b.n	8000d70 <Security_ChangeState+0x3c>
		return;
 8000d6e:	bf00      	nop
}
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	20000006 	.word	0x20000006
 8000d7c:	40011000 	.word	0x40011000

08000d80 <ECU_Init>:

uint8_t ECU_Init() {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_ERR(CanTP_Init(SEND_ID, RECV_ID));
 8000d84:	f240 71a2 	movw	r1, #1954	@ 0x7a2
 8000d88:	f240 7012 	movw	r0, #1810	@ 0x712
 8000d8c:	f7ff f9de 	bl	800014c <CanTP_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d007      	beq.n	8000da6 <ECU_Init+0x26>
 8000d96:	f240 71a2 	movw	r1, #1954	@ 0x7a2
 8000d9a:	f240 7012 	movw	r0, #1810	@ 0x712
 8000d9e:	f7ff f9d5 	bl	800014c <CanTP_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	e000      	b.n	8000da8 <ECU_Init+0x28>
	return HAL_OK;
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	bd80      	pop	{r7, pc}

08000dac <ECU_ReadDataByID_RequestService>:

uint8_t ECU_ReadDataByID_RequestService(uint8_t pData[], uint16_t Len) {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	807b      	strh	r3, [r7, #2]
	uint16_t ReqDID = Get_Resp_DID(pData[1], pData[2]);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	021b      	lsls	r3, r3, #8
 8000dc0:	b21a      	sxth	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3302      	adds	r3, #2
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	b21b      	sxth	r3, r3
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	b21b      	sxth	r3, r3
 8000dce:	82fb      	strh	r3, [r7, #22]
	if (ReqDID != ReadData_CanID_DID) {
 8000dd0:	8afb      	ldrh	r3, [r7, #22]
 8000dd2:	f240 1223 	movw	r2, #291	@ 0x123
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d023      	beq.n	8000e22 <ECU_ReadDataByID_RequestService+0x76>
		uint8_t RespPacket[3] = { 0x7F, ReadData_ByID_ReqSID,
 8000dda:	4a27      	ldr	r2, [pc, #156]	@ (8000e78 <ECU_ReadDataByID_RequestService+0xcc>)
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	6812      	ldr	r2, [r2, #0]
 8000de2:	4611      	mov	r1, r2
 8000de4:	8019      	strh	r1, [r3, #0]
 8000de6:	3302      	adds	r3, #2
 8000de8:	0c12      	lsrs	r2, r2, #16
 8000dea:	701a      	strb	r2, [r3, #0]
		NegResp_InvalidLen };
		HAL_ERR(CanTP_Transmit(RespPacket, 3));
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	2103      	movs	r1, #3
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fa00 	bl	80001f8 <CanTP_Transmit>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d007      	beq.n	8000e0e <ECU_ReadDataByID_RequestService+0x62>
 8000dfe:	f107 030c 	add.w	r3, r7, #12
 8000e02:	2103      	movs	r1, #3
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff f9f7 	bl	80001f8 <CanTP_Transmit>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	e030      	b.n	8000e70 <ECU_ReadDataByID_RequestService+0xc4>
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2110      	movs	r1, #16
 8000e12:	481a      	ldr	r0, [pc, #104]	@ (8000e7c <ECU_ReadDataByID_RequestService+0xd0>)
 8000e14:	f001 fb9c 	bl	8002550 <HAL_GPIO_WritePin>
		printf("Read data DID not support\r\n");
 8000e18:	4819      	ldr	r0, [pc, #100]	@ (8000e80 <ECU_ReadDataByID_RequestService+0xd4>)
 8000e1a:	f003 f8a9 	bl	8003f70 <puts>
		return HAL_OK;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	e026      	b.n	8000e70 <ECU_ReadDataByID_RequestService+0xc4>
	}
	uint8_t RespBuff[5] = { Get_Positive_RespID(ReadData_ByID_ReqSID), pData[1],
 8000e22:	2362      	movs	r3, #98	@ 0x62
 8000e24:	743b      	strb	r3, [r7, #16]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	785b      	ldrb	r3, [r3, #1]
 8000e2a:	747b      	strb	r3, [r7, #17]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	789b      	ldrb	r3, [r3, #2]
 8000e30:	74bb      	strb	r3, [r7, #18]
 8000e32:	2300      	movs	r3, #0
 8000e34:	74fb      	strb	r3, [r7, #19]
 8000e36:	2300      	movs	r3, #0
 8000e38:	753b      	strb	r3, [r7, #20]
			pData[2], 0, 0 };
	RespBuff[3] = RECV_ID >> 8;
 8000e3a:	2307      	movs	r3, #7
 8000e3c:	74fb      	strb	r3, [r7, #19]
	RespBuff[4] = RECV_ID & 0xFF;
 8000e3e:	23a2      	movs	r3, #162	@ 0xa2
 8000e40:	753b      	strb	r3, [r7, #20]
	HAL_ERR(CanTP_Transmit(RespBuff, 5));
 8000e42:	f107 0310 	add.w	r3, r7, #16
 8000e46:	2105      	movs	r1, #5
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff f9d5 	bl	80001f8 <CanTP_Transmit>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d007      	beq.n	8000e64 <ECU_ReadDataByID_RequestService+0xb8>
 8000e54:	f107 0310 	add.w	r3, r7, #16
 8000e58:	2105      	movs	r1, #5
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff f9cc 	bl	80001f8 <CanTP_Transmit>
 8000e60:	4603      	mov	r3, r0
 8000e62:	e005      	b.n	8000e70 <ECU_ReadDataByID_RequestService+0xc4>
	HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	2110      	movs	r1, #16
 8000e68:	4804      	ldr	r0, [pc, #16]	@ (8000e7c <ECU_ReadDataByID_RequestService+0xd0>)
 8000e6a:	f001 fb71 	bl	8002550 <HAL_GPIO_WritePin>
	return HAL_OK;
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	080050d0 	.word	0x080050d0
 8000e7c:	40010c00 	.word	0x40010c00
 8000e80:	080050b4 	.word	0x080050b4

08000e84 <ECU_WriteDataByID_RequestService>:
uint8_t ECU_WriteDataByID_RequestService(uint8_t *pData, uint16_t Len) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	807b      	strh	r3, [r7, #2]
//		uint8_t NegResp[3] = { 0x7F, WriteData_ByID_ReqSID, 0x33 };
//		HAL_ERR(CanTP_Transmit(NegResp, 3));
//		printf("Security Access denied\r\n");
//		return HAL_OK;
//	}
	if (Len < 4) {
 8000e90:	887b      	ldrh	r3, [r7, #2]
 8000e92:	2b03      	cmp	r3, #3
 8000e94:	d822      	bhi.n	8000edc <ECU_WriteDataByID_RequestService+0x58>
		uint8_t NegResp[3] = { 0x7F, WriteData_ByID_ReqSID,
 8000e96:	4a3e      	ldr	r2, [pc, #248]	@ (8000f90 <ECU_WriteDataByID_RequestService+0x10c>)
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	6812      	ldr	r2, [r2, #0]
 8000e9e:	4611      	mov	r1, r2
 8000ea0:	8019      	strh	r1, [r3, #0]
 8000ea2:	3302      	adds	r3, #2
 8000ea4:	0c12      	lsrs	r2, r2, #16
 8000ea6:	701a      	strb	r2, [r3, #0]
		NegResp_InvalidLen };
		HAL_ERR(CanTP_Transmit(NegResp, 3));
 8000ea8:	f107 0310 	add.w	r3, r7, #16
 8000eac:	2103      	movs	r1, #3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff f9a2 	bl	80001f8 <CanTP_Transmit>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d007      	beq.n	8000eca <ECU_WriteDataByID_RequestService+0x46>
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	2103      	movs	r1, #3
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff f999 	bl	80001f8 <CanTP_Transmit>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	e05e      	b.n	8000f88 <ECU_WriteDataByID_RequestService+0x104>
		printf("Write Data len not vaild\r\n");
 8000eca:	4832      	ldr	r0, [pc, #200]	@ (8000f94 <ECU_WriteDataByID_RequestService+0x110>)
 8000ecc:	f003 f850 	bl	8003f70 <puts>
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	4831      	ldr	r0, [pc, #196]	@ (8000f98 <ECU_WriteDataByID_RequestService+0x114>)
 8000ed4:	f001 fb54 	bl	8002580 <HAL_GPIO_TogglePin>
		return HAL_OK;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	e055      	b.n	8000f88 <ECU_WriteDataByID_RequestService+0x104>
	}
	uint16_t ReqDID = Get_Resp_DID(pData[1], pData[2]);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	021b      	lsls	r3, r3, #8
 8000ee4:	b21a      	sxth	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3302      	adds	r3, #2
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b21b      	sxth	r3, r3
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	82fb      	strh	r3, [r7, #22]
	if (ReqDID != WriteData_CanID_DID) {
 8000ef4:	8afb      	ldrh	r3, [r7, #22]
 8000ef6:	f240 1223 	movw	r2, #291	@ 0x123
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d022      	beq.n	8000f44 <ECU_WriteDataByID_RequestService+0xc0>
		uint8_t NegResp[3] = { 0x7F, WriteData_ByID_ReqSID,
 8000efe:	4a27      	ldr	r2, [pc, #156]	@ (8000f9c <ECU_WriteDataByID_RequestService+0x118>)
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	6812      	ldr	r2, [r2, #0]
 8000f06:	4611      	mov	r1, r2
 8000f08:	8019      	strh	r1, [r3, #0]
 8000f0a:	3302      	adds	r3, #2
 8000f0c:	0c12      	lsrs	r2, r2, #16
 8000f0e:	701a      	strb	r2, [r3, #0]
		NegResp_DID_notSupport };
		HAL_ERR(CanTP_Transmit(NegResp, 3));
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	2103      	movs	r1, #3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff f96e 	bl	80001f8 <CanTP_Transmit>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d007      	beq.n	8000f32 <ECU_WriteDataByID_RequestService+0xae>
 8000f22:	f107 030c 	add.w	r3, r7, #12
 8000f26:	2103      	movs	r1, #3
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff f965 	bl	80001f8 <CanTP_Transmit>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	e02a      	b.n	8000f88 <ECU_WriteDataByID_RequestService+0x104>
		printf("Write Data DID not support\r\n");
 8000f32:	481b      	ldr	r0, [pc, #108]	@ (8000fa0 <ECU_WriteDataByID_RequestService+0x11c>)
 8000f34:	f003 f81c 	bl	8003f70 <puts>
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8000f38:	2108      	movs	r1, #8
 8000f3a:	4817      	ldr	r0, [pc, #92]	@ (8000f98 <ECU_WriteDataByID_RequestService+0x114>)
 8000f3c:	f001 fb20 	bl	8002580 <HAL_GPIO_TogglePin>
		return HAL_OK;
 8000f40:	2300      	movs	r3, #0
 8000f42:	e021      	b.n	8000f88 <ECU_WriteDataByID_RequestService+0x104>
	}
	if (pData[3] == 0x12 && pData[4] == 0x13) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3303      	adds	r3, #3
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b12      	cmp	r3, #18
 8000f4c:	d108      	bne.n	8000f60 <ECU_WriteDataByID_RequestService+0xdc>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3304      	adds	r3, #4
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b13      	cmp	r3, #19
 8000f56:	d103      	bne.n	8000f60 <ECU_WriteDataByID_RequestService+0xdc>
		HAL_GPIO_TogglePin(LEDG_GPIO_Port, LEDG_Pin);
 8000f58:	2110      	movs	r1, #16
 8000f5a:	480f      	ldr	r0, [pc, #60]	@ (8000f98 <ECU_WriteDataByID_RequestService+0x114>)
 8000f5c:	f001 fb10 	bl	8002580 <HAL_GPIO_TogglePin>
	}
	uint8_t PosResp[] = { Get_Positive_RespID(WriteData_ByID_ReqSID) };
 8000f60:	236e      	movs	r3, #110	@ 0x6e
 8000f62:	753b      	strb	r3, [r7, #20]
	HAL_ERR(CanTP_Transmit(PosResp, 1));
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	2101      	movs	r1, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff f944 	bl	80001f8 <CanTP_Transmit>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d007      	beq.n	8000f86 <ECU_WriteDataByID_RequestService+0x102>
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff f93b 	bl	80001f8 <CanTP_Transmit>
 8000f82:	4603      	mov	r3, r0
 8000f84:	e000      	b.n	8000f88 <ECU_WriteDataByID_RequestService+0x104>
	return HAL_OK;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	0800510c 	.word	0x0800510c
 8000f94:	080050d4 	.word	0x080050d4
 8000f98:	40010c00 	.word	0x40010c00
 8000f9c:	08005110 	.word	0x08005110
 8000fa0:	080050f0 	.word	0x080050f0

08000fa4 <ECU_SecurityAccess_RequestService>:
uint8_t ECU_SecurityAccess_RequestService(uint8_t *pData, uint16_t Len) {
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b09f      	sub	sp, #124	@ 0x7c
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	807b      	strh	r3, [r7, #2]
	uint8_t ReqSF = pData[1];
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	785b      	ldrb	r3, [r3, #1]
 8000fb4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (ReqSF != SecurityAccess_ReqSeedID) {
 8000fb8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d001      	beq.n	8000fc4 <ECU_SecurityAccess_RequestService+0x20>
//		uint8_t RespPacket[3] = { 0x7F, SecurityAccess_ReqSID,
//		NegResp_ReadData_Service };
//		HAL_ERR(CanTP_Transmit(RespPacket, 3));
//		printf("Security Access SF invalid\r\n");
//		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
		return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	e145      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	}
	uint8_t RespBuff[6] = { Get_Positive_RespID(SecurityAccess_ReqSID),
 8000fc4:	4aa4      	ldr	r2, [pc, #656]	@ (8001258 <ECU_SecurityAccess_RequestService+0x2b4>)
 8000fc6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fce:	6018      	str	r0, [r3, #0]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	8019      	strh	r1, [r3, #0]
	SecurityAccess_ReqSeedID, 0, 0, 0, 0 };
	uint8_t Seeds[4];
	ECU_SeedsGen(Seeds);
 8000fd4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fe53 	bl	8000c84 <ECU_SeedsGen>
	memcpy(RespBuff + 2, Seeds, 4);
 8000fde:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fe2:	3302      	adds	r3, #2
 8000fe4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000fe6:	601a      	str	r2, [r3, #0]

	HAL_ERR(CanTP_Transmit(RespBuff, 6));
 8000fe8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fec:	2106      	movs	r1, #6
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff f902 	bl	80001f8 <CanTP_Transmit>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d007      	beq.n	800100a <ECU_SecurityAccess_RequestService+0x66>
 8000ffa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ffe:	2106      	movs	r1, #6
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff f8f9 	bl	80001f8 <CanTP_Transmit>
 8001006:	4603      	mov	r3, r0
 8001008:	e122      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	uint8_t RecvKeyBuff[18] = { 0 };
 800100a:	2300      	movs	r3, #0
 800100c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800100e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	819a      	strh	r2, [r3, #12]
	memset(RecvKeyBuff,0,18);
 800101c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001020:	2212      	movs	r2, #18
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f003 f8a3 	bl	8004170 <memset>
	uint8_t RecvKeyLen = 18;
 800102a:	2312      	movs	r3, #18
 800102c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	char PrintBuf[20] = "";
 8001030:	2300      	movs	r3, #0
 8001032:	637b      	str	r3, [r7, #52]	@ 0x34
 8001034:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
	uint16_t printSize = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
//	printSize = sprintf(PrintBuf, "SSS\r\n");
//	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
	HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8001048:	2201      	movs	r2, #1
 800104a:	2110      	movs	r1, #16
 800104c:	4883      	ldr	r0, [pc, #524]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 800104e:	f001 fa7f 	bl	8002550 <HAL_GPIO_WritePin>
	uint8_t Keys[16] = { 0 };
 8001052:	2300      	movs	r3, #0
 8001054:	627b      	str	r3, [r7, #36]	@ 0x24
 8001056:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
	uint8_t RecvKey[16] = { 0 };
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
 8001066:	f107 0318 	add.w	r3, r7, #24
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
	KeyCalculate(Keys, Seeds);
 8001072:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8001076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107a:	4611      	mov	r1, r2
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fd0a 	bl	8000a96 <KeyCalculate>

	HAL_ERR(CanTP_Receive(RecvKeyBuff, &RecvKeyLen, 1500));
 8001082:	f107 014b 	add.w	r1, r7, #75	@ 0x4b
 8001086:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800108a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff f8e8 	bl	8000264 <CanTP_Receive>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00a      	beq.n	80010b0 <ECU_SecurityAccess_RequestService+0x10c>
 800109a:	f107 014b 	add.w	r1, r7, #75	@ 0x4b
 800109e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010a2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff f8dc 	bl	8000264 <CanTP_Receive>
 80010ac:	4603      	mov	r3, r0
 80010ae:	e0cf      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	printSize = sprintf(PrintBuf, "RKS\r\n");
 80010b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80010b4:	496a      	ldr	r1, [pc, #424]	@ (8001260 <ECU_SecurityAccess_RequestService+0x2bc>)
 80010b6:	4618      	mov	r0, r3
 80010b8:	f002 ff62 	bl	8003f80 <siprintf>
 80010bc:	4603      	mov	r3, r0
 80010be:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
	HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
 80010c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80010c6:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80010ca:	23c8      	movs	r3, #200	@ 0xc8
 80010cc:	4865      	ldr	r0, [pc, #404]	@ (8001264 <ECU_SecurityAccess_RequestService+0x2c0>)
 80010ce:	f001 fed1 	bl	8002e74 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 80010d2:	2201      	movs	r2, #1
 80010d4:	2110      	movs	r1, #16
 80010d6:	4861      	ldr	r0, [pc, #388]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 80010d8:	f001 fa3a 	bl	8002550 <HAL_GPIO_WritePin>
	uint8_t ReqSID = RecvKeyBuff[0];
 80010dc:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80010e0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
	ReqSF = RecvKeyBuff[1];
 80010e4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80010e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (ReqSID != SecurityAccess_ReqSID) {
 80010ec:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80010f0:	2b27      	cmp	r3, #39	@ 0x27
 80010f2:	d024      	beq.n	800113e <ECU_SecurityAccess_RequestService+0x19a>
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 80010f4:	2108      	movs	r1, #8
 80010f6:	4859      	ldr	r0, [pc, #356]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 80010f8:	f001 fa42 	bl	8002580 <HAL_GPIO_TogglePin>
		printSize = sprintf(PrintBuf, "WSID: %x,%x,%x\r\n",RecvKeyBuff[0],RecvKeyBuff[1],RecvKeyBuff[2]);
 80010fc:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8001100:	461a      	mov	r2, r3
 8001102:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001106:	4619      	mov	r1, r3
 8001108:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800110c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	460b      	mov	r3, r1
 8001114:	4954      	ldr	r1, [pc, #336]	@ (8001268 <ECU_SecurityAccess_RequestService+0x2c4>)
 8001116:	f002 ff33 	bl	8003f80 <siprintf>
 800111a:	4603      	mov	r3, r0
 800111c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
 8001120:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001124:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001128:	23c8      	movs	r3, #200	@ 0xc8
 800112a:	484e      	ldr	r0, [pc, #312]	@ (8001264 <ECU_SecurityAccess_RequestService+0x2c0>)
 800112c:	f001 fea2 	bl	8002e74 <HAL_UART_Transmit>
//		printf("Security Access wrong SID\r\n");
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8001130:	2201      	movs	r2, #1
 8001132:	2110      	movs	r1, #16
 8001134:	4849      	ldr	r0, [pc, #292]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 8001136:	f001 fa0b 	bl	8002550 <HAL_GPIO_WritePin>
		return HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	e088      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	} else if (ReqSF != SecurityAccess_SendKeyID) {
 800113e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001142:	2b02      	cmp	r3, #2
 8001144:	d01b      	beq.n	800117e <ECU_SecurityAccess_RequestService+0x1da>
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 8001146:	2108      	movs	r1, #8
 8001148:	4844      	ldr	r0, [pc, #272]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 800114a:	f001 fa19 	bl	8002580 <HAL_GPIO_TogglePin>
		printSize = sprintf(PrintBuf, "WSF\r\n");
 800114e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001152:	4946      	ldr	r1, [pc, #280]	@ (800126c <ECU_SecurityAccess_RequestService+0x2c8>)
 8001154:	4618      	mov	r0, r3
 8001156:	f002 ff13 	bl	8003f80 <siprintf>
 800115a:	4603      	mov	r3, r0
 800115c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
 8001160:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001164:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001168:	23c8      	movs	r3, #200	@ 0xc8
 800116a:	483e      	ldr	r0, [pc, #248]	@ (8001264 <ECU_SecurityAccess_RequestService+0x2c0>)
 800116c:	f001 fe82 	bl	8002e74 <HAL_UART_Transmit>
//		printf("Security Access wrong SF\r\n");
		HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8001170:	2201      	movs	r2, #1
 8001172:	2110      	movs	r1, #16
 8001174:	4839      	ldr	r0, [pc, #228]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 8001176:	f001 f9eb 	bl	8002550 <HAL_GPIO_WritePin>
		return HAL_OK;
 800117a:	2300      	movs	r3, #0
 800117c:	e068      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	}
	memcpy(RecvKey, RecvKeyBuff + 2, 16);
 800117e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001182:	3302      	adds	r3, #2
 8001184:	f107 0414 	add.w	r4, r7, #20
 8001188:	6818      	ldr	r0, [r3, #0]
 800118a:	6859      	ldr	r1, [r3, #4]
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if (!ECU_CheckKey(RecvKey, Keys)) {
 8001192:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4611      	mov	r1, r2
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fda8 	bl	8000cf2 <ECU_CheckKey>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d133      	bne.n	8001210 <ECU_SecurityAccess_RequestService+0x26c>
		uint8_t RespPacket[3] = { 0x7F, SecurityAccess_ReqSID,
 80011a8:	4a31      	ldr	r2, [pc, #196]	@ (8001270 <ECU_SecurityAccess_RequestService+0x2cc>)
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	6812      	ldr	r2, [r2, #0]
 80011b0:	4611      	mov	r1, r2
 80011b2:	8019      	strh	r1, [r3, #0]
 80011b4:	3302      	adds	r3, #2
 80011b6:	0c12      	lsrs	r2, r2, #16
 80011b8:	701a      	strb	r2, [r3, #0]
		NegResp_SecurityAccess_InvalidKey };
		HAL_ERR(CanTP_Transmit(RespPacket, 3));
 80011ba:	f107 030c 	add.w	r3, r7, #12
 80011be:	2103      	movs	r1, #3
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff f819 	bl	80001f8 <CanTP_Transmit>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d007      	beq.n	80011dc <ECU_SecurityAccess_RequestService+0x238>
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2103      	movs	r1, #3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f810 	bl	80001f8 <CanTP_Transmit>
 80011d8:	4603      	mov	r3, r0
 80011da:	e039      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
		printf("Security Access Key invalid\r\n");
 80011dc:	4825      	ldr	r0, [pc, #148]	@ (8001274 <ECU_SecurityAccess_RequestService+0x2d0>)
 80011de:	f002 fec7 	bl	8003f70 <puts>
		HAL_GPIO_TogglePin(LEDR_GPIO_Port, LEDR_Pin);
 80011e2:	2108      	movs	r1, #8
 80011e4:	481d      	ldr	r0, [pc, #116]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 80011e6:	f001 f9cb 	bl	8002580 <HAL_GPIO_TogglePin>
		printSize = sprintf(PrintBuf, "WK\r\n");
 80011ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011ee:	4922      	ldr	r1, [pc, #136]	@ (8001278 <ECU_SecurityAccess_RequestService+0x2d4>)
 80011f0:	4618      	mov	r0, r3
 80011f2:	f002 fec5 	bl	8003f80 <siprintf>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
		HAL_UART_Transmit(&huart1, PrintBuf, printSize, 200);
 80011fc:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001200:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001204:	23c8      	movs	r3, #200	@ 0xc8
 8001206:	4817      	ldr	r0, [pc, #92]	@ (8001264 <ECU_SecurityAccess_RequestService+0x2c0>)
 8001208:	f001 fe34 	bl	8002e74 <HAL_UART_Transmit>
		return HAL_OK;
 800120c:	2300      	movs	r3, #0
 800120e:	e01f      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	}

	HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, 1);
 8001210:	2201      	movs	r2, #1
 8001212:	2110      	movs	r1, #16
 8001214:	4811      	ldr	r0, [pc, #68]	@ (800125c <ECU_SecurityAccess_RequestService+0x2b8>)
 8001216:	f001 f99b 	bl	8002550 <HAL_GPIO_WritePin>
	Security_ChangeState(Security_Unlock);
 800121a:	2000      	movs	r0, #0
 800121c:	f7ff fd8a 	bl	8000d34 <Security_ChangeState>
	uint8_t RespKey[2] = { Get_Positive_RespID(SecurityAccess_ReqSID),
 8001220:	f240 2367 	movw	r3, #615	@ 0x267
 8001224:	823b      	strh	r3, [r7, #16]
	SecurityAccess_SendKeyID };
	HAL_ERR(CanTP_Transmit(RespKey, 2));
 8001226:	f107 0310 	add.w	r3, r7, #16
 800122a:	2102      	movs	r1, #2
 800122c:	4618      	mov	r0, r3
 800122e:	f7fe ffe3 	bl	80001f8 <CanTP_Transmit>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d007      	beq.n	8001248 <ECU_SecurityAccess_RequestService+0x2a4>
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	2102      	movs	r1, #2
 800123e:	4618      	mov	r0, r3
 8001240:	f7fe ffda 	bl	80001f8 <CanTP_Transmit>
 8001244:	4603      	mov	r3, r0
 8001246:	e003      	b.n	8001250 <ECU_SecurityAccess_RequestService+0x2ac>
	printf("Security Access success\r\n");
 8001248:	480c      	ldr	r0, [pc, #48]	@ (800127c <ECU_SecurityAccess_RequestService+0x2d8>)
 800124a:	f002 fe91 	bl	8003f70 <puts>
	return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	3774      	adds	r7, #116	@ 0x74
 8001254:	46bd      	mov	sp, r7
 8001256:	bd90      	pop	{r4, r7, pc}
 8001258:	0800517c 	.word	0x0800517c
 800125c:	40010c00 	.word	0x40010c00
 8001260:	08005114 	.word	0x08005114
 8001264:	200001b8 	.word	0x200001b8
 8001268:	0800511c 	.word	0x0800511c
 800126c:	08005130 	.word	0x08005130
 8001270:	08005184 	.word	0x08005184
 8001274:	08005138 	.word	0x08005138
 8001278:	08005158 	.word	0x08005158
 800127c:	08005160 	.word	0x08005160

08001280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001284:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <HAL_Init+0x28>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <HAL_Init+0x28>)
 800128a:	f043 0310 	orr.w	r3, r3, #16
 800128e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 ff97 	bl	80021c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001296:	200f      	movs	r0, #15
 8001298:	f000 f808 	bl	80012ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800129c:	f7ff f9bc 	bl	8000618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40022000 	.word	0x40022000

080012ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_InitTick+0x54>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <HAL_InitTick+0x58>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 ffaf 	bl	800222e <HAL_SYSTICK_Config>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00e      	b.n	80012f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b0f      	cmp	r3, #15
 80012de:	d80a      	bhi.n	80012f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e0:	2200      	movs	r2, #0
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f000 ff77 	bl	80021da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012ec:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <HAL_InitTick+0x5c>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e000      	b.n	80012f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000000 	.word	0x20000000
 8001304:	2000000c 	.word	0x2000000c
 8001308:	20000008 	.word	0x20000008

0800130c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <HAL_IncTick+0x1c>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b05      	ldr	r3, [pc, #20]	@ (800132c <HAL_IncTick+0x20>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4413      	add	r3, r2
 800131c:	4a03      	ldr	r2, [pc, #12]	@ (800132c <HAL_IncTick+0x20>)
 800131e:	6013      	str	r3, [r2, #0]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	2000000c 	.word	0x2000000c
 800132c:	20000218 	.word	0x20000218

08001330 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return uwTick;
 8001334:	4b02      	ldr	r3, [pc, #8]	@ (8001340 <HAL_GetTick+0x10>)
 8001336:	681b      	ldr	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr
 8001340:	20000218 	.word	0x20000218

08001344 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e0ed      	b.n	8001532 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b00      	cmp	r3, #0
 8001360:	d102      	bne.n	8001368 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff f98a 	bl	800067c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0201 	orr.w	r2, r2, #1
 8001376:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001378:	f7ff ffda 	bl	8001330 <HAL_GetTick>
 800137c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800137e:	e012      	b.n	80013a6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001380:	f7ff ffd6 	bl	8001330 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b0a      	cmp	r3, #10
 800138c:	d90b      	bls.n	80013a6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001392:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2205      	movs	r2, #5
 800139e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e0c5      	b.n	8001532 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0e5      	beq.n	8001380 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f022 0202 	bic.w	r2, r2, #2
 80013c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013c4:	f7ff ffb4 	bl	8001330 <HAL_GetTick>
 80013c8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80013ca:	e012      	b.n	80013f2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013cc:	f7ff ffb0 	bl	8001330 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b0a      	cmp	r3, #10
 80013d8:	d90b      	bls.n	80013f2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2205      	movs	r2, #5
 80013ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e09f      	b.n	8001532 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f003 0302 	and.w	r3, r3, #2
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d1e5      	bne.n	80013cc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	7e1b      	ldrb	r3, [r3, #24]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d108      	bne.n	800141a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	e007      	b.n	800142a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001428:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	7e5b      	ldrb	r3, [r3, #25]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d108      	bne.n	8001444 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	e007      	b.n	8001454 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001452:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7e9b      	ldrb	r3, [r3, #26]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d108      	bne.n	800146e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f042 0220 	orr.w	r2, r2, #32
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	e007      	b.n	800147e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f022 0220 	bic.w	r2, r2, #32
 800147c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	7edb      	ldrb	r3, [r3, #27]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d108      	bne.n	8001498 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f022 0210 	bic.w	r2, r2, #16
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	e007      	b.n	80014a8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f042 0210 	orr.w	r2, r2, #16
 80014a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	7f1b      	ldrb	r3, [r3, #28]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d108      	bne.n	80014c2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f042 0208 	orr.w	r2, r2, #8
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	e007      	b.n	80014d2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f022 0208 	bic.w	r2, r2, #8
 80014d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	7f5b      	ldrb	r3, [r3, #29]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d108      	bne.n	80014ec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0204 	orr.w	r2, r2, #4
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	e007      	b.n	80014fc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f022 0204 	bic.w	r2, r2, #4
 80014fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	431a      	orrs	r2, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	695b      	ldr	r3, [r3, #20]
 8001510:	ea42 0103 	orr.w	r1, r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	1e5a      	subs	r2, r3, #1
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	430a      	orrs	r2, r1
 8001520:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2201      	movs	r2, #1
 800152c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800153a:	b480      	push	{r7}
 800153c:	b087      	sub	sp, #28
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
 8001542:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001550:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001552:	7cfb      	ldrb	r3, [r7, #19]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d003      	beq.n	8001560 <HAL_CAN_ConfigFilter+0x26>
 8001558:	7cfb      	ldrb	r3, [r7, #19]
 800155a:	2b02      	cmp	r3, #2
 800155c:	f040 80aa 	bne.w	80016b4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001566:	f043 0201 	orr.w	r2, r3, #1
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	695b      	ldr	r3, [r3, #20]
 8001574:	f003 031f 	and.w	r3, r3, #31
 8001578:	2201      	movs	r2, #1
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	43db      	mvns	r3, r3
 800158a:	401a      	ands	r2, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d123      	bne.n	80015e2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	43db      	mvns	r3, r3
 80015a4:	401a      	ands	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80015bc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3248      	adds	r2, #72	@ 0x48
 80015c2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015d6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015d8:	6979      	ldr	r1, [r7, #20]
 80015da:	3348      	adds	r3, #72	@ 0x48
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	440b      	add	r3, r1
 80015e0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d122      	bne.n	8001630 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	431a      	orrs	r2, r3
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800160a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	3248      	adds	r2, #72	@ 0x48
 8001610:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001624:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001626:	6979      	ldr	r1, [r7, #20]
 8001628:	3348      	adds	r3, #72	@ 0x48
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	440b      	add	r3, r1
 800162e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d109      	bne.n	800164c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	43db      	mvns	r3, r3
 8001642:	401a      	ands	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800164a:	e007      	b.n	800165c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	431a      	orrs	r2, r3
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d109      	bne.n	8001678 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	43db      	mvns	r3, r3
 800166e:	401a      	ands	r2, r3
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001676:	e007      	b.n	8001688 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	431a      	orrs	r2, r3
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	6a1b      	ldr	r3, [r3, #32]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d107      	bne.n	80016a0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	431a      	orrs	r2, r3
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80016a6:	f023 0201 	bic.w	r2, r3, #1
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	e006      	b.n	80016c2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
  }
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	371c      	adds	r7, #28
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr

080016cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d12e      	bne.n	800173e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2202      	movs	r2, #2
 80016e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f022 0201 	bic.w	r2, r2, #1
 80016f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80016f8:	f7ff fe1a 	bl	8001330 <HAL_GetTick>
 80016fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016fe:	e012      	b.n	8001726 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001700:	f7ff fe16 	bl	8001330 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b0a      	cmp	r3, #10
 800170c:	d90b      	bls.n	8001726 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001712:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2205      	movs	r2, #5
 800171e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e012      	b.n	800174c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1e5      	bne.n	8001700 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	e006      	b.n	800174c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001742:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
  }
}
 800174c:	4618      	mov	r0, r3
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
 8001760:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001768:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001772:	7ffb      	ldrb	r3, [r7, #31]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d003      	beq.n	8001780 <HAL_CAN_AddTxMessage+0x2c>
 8001778:	7ffb      	ldrb	r3, [r7, #31]
 800177a:	2b02      	cmp	r3, #2
 800177c:	f040 80ad 	bne.w	80018da <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10a      	bne.n	80017a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001790:	2b00      	cmp	r3, #0
 8001792:	d105      	bne.n	80017a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800179a:	2b00      	cmp	r3, #0
 800179c:	f000 8095 	beq.w	80018ca <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	0e1b      	lsrs	r3, r3, #24
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80017aa:	2201      	movs	r2, #1
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	409a      	lsls	r2, r3
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d10d      	bne.n	80017d8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017c6:	68f9      	ldr	r1, [r7, #12]
 80017c8:	6809      	ldr	r1, [r1, #0]
 80017ca:	431a      	orrs	r2, r3
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	3318      	adds	r3, #24
 80017d0:	011b      	lsls	r3, r3, #4
 80017d2:	440b      	add	r3, r1
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	e00f      	b.n	80017f8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017e2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017e8:	68f9      	ldr	r1, [r7, #12]
 80017ea:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80017ec:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	3318      	adds	r3, #24
 80017f2:	011b      	lsls	r3, r3, #4
 80017f4:	440b      	add	r3, r1
 80017f6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6819      	ldr	r1, [r3, #0]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	691a      	ldr	r2, [r3, #16]
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	3318      	adds	r3, #24
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	440b      	add	r3, r1
 8001808:	3304      	adds	r3, #4
 800180a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	7d1b      	ldrb	r3, [r3, #20]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d111      	bne.n	8001838 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3318      	adds	r3, #24
 800181c:	011b      	lsls	r3, r3, #4
 800181e:	4413      	add	r3, r2
 8001820:	3304      	adds	r3, #4
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	6811      	ldr	r1, [r2, #0]
 8001828:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	3318      	adds	r3, #24
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	440b      	add	r3, r1
 8001834:	3304      	adds	r3, #4
 8001836:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3307      	adds	r3, #7
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	061a      	lsls	r2, r3, #24
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3306      	adds	r3, #6
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	041b      	lsls	r3, r3, #16
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3305      	adds	r3, #5
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	021b      	lsls	r3, r3, #8
 8001852:	4313      	orrs	r3, r2
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	3204      	adds	r2, #4
 8001858:	7812      	ldrb	r2, [r2, #0]
 800185a:	4610      	mov	r0, r2
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	6811      	ldr	r1, [r2, #0]
 8001860:	ea43 0200 	orr.w	r2, r3, r0
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	440b      	add	r3, r1
 800186a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800186e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3303      	adds	r3, #3
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	061a      	lsls	r2, r3, #24
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	3302      	adds	r3, #2
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	041b      	lsls	r3, r3, #16
 8001880:	431a      	orrs	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	3301      	adds	r3, #1
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	4313      	orrs	r3, r2
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	7812      	ldrb	r2, [r2, #0]
 8001890:	4610      	mov	r0, r2
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	6811      	ldr	r1, [r2, #0]
 8001896:	ea43 0200 	orr.w	r2, r3, r0
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	011b      	lsls	r3, r3, #4
 800189e:	440b      	add	r3, r1
 80018a0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80018a4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	3318      	adds	r3, #24
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	4413      	add	r3, r2
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	68fa      	ldr	r2, [r7, #12]
 80018b6:	6811      	ldr	r1, [r2, #0]
 80018b8:	f043 0201 	orr.w	r2, r3, #1
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3318      	adds	r3, #24
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	440b      	add	r3, r1
 80018c4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80018c6:	2300      	movs	r3, #0
 80018c8:	e00e      	b.n	80018e8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	e006      	b.n	80018e8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018de:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
  }
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3724      	adds	r7, #36	@ 0x24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr

080018f2 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80018f2:	b480      	push	{r7}
 80018f4:	b085      	sub	sp, #20
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001904:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001906:	7afb      	ldrb	r3, [r7, #11]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d002      	beq.n	8001912 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800190c:	7afb      	ldrb	r3, [r7, #11]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d11d      	bne.n	800194e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	3301      	adds	r3, #1
 8001924:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d002      	beq.n	800193a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	3301      	adds	r3, #1
 8001938:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	3301      	adds	r3, #1
 800194c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800194e:	68fb      	ldr	r3, [r7, #12]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800195a:	b480      	push	{r7}
 800195c:	b087      	sub	sp, #28
 800195e:	af00      	add	r7, sp, #0
 8001960:	60f8      	str	r0, [r7, #12]
 8001962:	60b9      	str	r1, [r7, #8]
 8001964:	607a      	str	r2, [r7, #4]
 8001966:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800196e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001970:	7dfb      	ldrb	r3, [r7, #23]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d003      	beq.n	800197e <HAL_CAN_GetRxMessage+0x24>
 8001976:	7dfb      	ldrb	r3, [r7, #23]
 8001978:	2b02      	cmp	r3, #2
 800197a:	f040 8103 	bne.w	8001b84 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d10e      	bne.n	80019a2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	f003 0303 	and.w	r3, r3, #3
 800198e:	2b00      	cmp	r3, #0
 8001990:	d116      	bne.n	80019c0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001996:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e0f7      	b.n	8001b92 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d107      	bne.n	80019c0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0e8      	b.n	8001b92 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	331b      	adds	r3, #27
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	4413      	add	r3, r2
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0204 	and.w	r2, r3, #4
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10c      	bne.n	80019f8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	331b      	adds	r3, #27
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	4413      	add	r3, r2
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	0d5b      	lsrs	r3, r3, #21
 80019ee:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	e00b      	b.n	8001a10 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	331b      	adds	r3, #27
 8001a00:	011b      	lsls	r3, r3, #4
 8001a02:	4413      	add	r3, r2
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	08db      	lsrs	r3, r3, #3
 8001a08:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	331b      	adds	r3, #27
 8001a18:	011b      	lsls	r3, r3, #4
 8001a1a:	4413      	add	r3, r2
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0202 	and.w	r2, r3, #2
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	331b      	adds	r3, #27
 8001a2e:	011b      	lsls	r3, r3, #4
 8001a30:	4413      	add	r3, r2
 8001a32:	3304      	adds	r3, #4
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d003      	beq.n	8001a46 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2208      	movs	r2, #8
 8001a42:	611a      	str	r2, [r3, #16]
 8001a44:	e00b      	b.n	8001a5e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	331b      	adds	r3, #27
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	4413      	add	r3, r2
 8001a52:	3304      	adds	r3, #4
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 020f 	and.w	r2, r3, #15
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	331b      	adds	r3, #27
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	4413      	add	r3, r2
 8001a6a:	3304      	adds	r3, #4
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	0a1b      	lsrs	r3, r3, #8
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	331b      	adds	r3, #27
 8001a7e:	011b      	lsls	r3, r3, #4
 8001a80:	4413      	add	r3, r2
 8001a82:	3304      	adds	r3, #4
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	0c1b      	lsrs	r3, r3, #16
 8001a88:	b29a      	uxth	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	4413      	add	r3, r2
 8001a98:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	011b      	lsls	r3, r3, #4
 8001aac:	4413      	add	r3, r2
 8001aae:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	0a1a      	lsrs	r2, r3, #8
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	4413      	add	r3, r2
 8001ac8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	0c1a      	lsrs	r2, r3, #16
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	3302      	adds	r3, #2
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	4413      	add	r3, r2
 8001ae2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0e1a      	lsrs	r2, r3, #24
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	3303      	adds	r3, #3
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	011b      	lsls	r3, r3, #4
 8001afa:	4413      	add	r3, r2
 8001afc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	3304      	adds	r3, #4
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	4413      	add	r3, r2
 8001b14:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	0a1a      	lsrs	r2, r3, #8
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	3305      	adds	r3, #5
 8001b20:	b2d2      	uxtb	r2, r2
 8001b22:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	0c1a      	lsrs	r2, r3, #16
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	3306      	adds	r3, #6
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	011b      	lsls	r3, r3, #4
 8001b46:	4413      	add	r3, r2
 8001b48:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	0e1a      	lsrs	r2, r3, #24
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	3307      	adds	r3, #7
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d108      	bne.n	8001b70 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68da      	ldr	r2, [r3, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f042 0220 	orr.w	r2, r2, #32
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	e007      	b.n	8001b80 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	691a      	ldr	r2, [r3, #16]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0220 	orr.w	r2, r2, #32
 8001b7e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	e006      	b.n	8001b92 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
  }
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	371c      	adds	r7, #28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr

08001b9c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bac:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d002      	beq.n	8001bba <HAL_CAN_ActivateNotification+0x1e>
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d109      	bne.n	8001bce <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6959      	ldr	r1, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e006      	b.n	8001bdc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
  }
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr

08001be6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b08a      	sub	sp, #40	@ 0x28
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	691b      	ldr	r3, [r3, #16]
 8001c18:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001c22:	6a3b      	ldr	r3, [r7, #32]
 8001c24:	f003 0301 	and.w	r3, r3, #1
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d07c      	beq.n	8001d26 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d023      	beq.n	8001c7e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d003      	beq.n	8001c50 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f983 	bl	8001f54 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c4e:	e016      	b.n	8001c7e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d004      	beq.n	8001c64 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c62:	e00c      	b.n	8001c7e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d004      	beq.n	8001c78 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c76:	e002      	b.n	8001c7e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f000 f986 	bl	8001f8a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d024      	beq.n	8001cd2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c90:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d003      	beq.n	8001ca4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f962 	bl	8001f66 <HAL_CAN_TxMailbox1CompleteCallback>
 8001ca2:	e016      	b.n	8001cd2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d004      	beq.n	8001cb8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cb6:	e00c      	b.n	8001cd2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d004      	beq.n	8001ccc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cca:	e002      	b.n	8001cd2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f965 	bl	8001f9c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d024      	beq.n	8001d26 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ce4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f000 f941 	bl	8001f78 <HAL_CAN_TxMailbox2CompleteCallback>
 8001cf6:	e016      	b.n	8001d26 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d004      	beq.n	8001d0c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d0a:	e00c      	b.n	8001d26 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d004      	beq.n	8001d20 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d1e:	e002      	b.n	8001d26 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f000 f944 	bl	8001fae <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00c      	beq.n	8001d4a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	f003 0310 	and.w	r3, r3, #16
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d007      	beq.n	8001d4a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d40:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2210      	movs	r2, #16
 8001d48:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d4a:	6a3b      	ldr	r3, [r7, #32]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d00b      	beq.n	8001d6c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d006      	beq.n	8001d6c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2208      	movs	r2, #8
 8001d64:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f92a 	bl	8001fc0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d6c:	6a3b      	ldr	r3, [r7, #32]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d009      	beq.n	8001d8a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f7fe fc2f 	bl	80005e8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d00c      	beq.n	8001dae <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d007      	beq.n	8001dae <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001da4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2210      	movs	r2, #16
 8001dac:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001dae:	6a3b      	ldr	r3, [r7, #32]
 8001db0:	f003 0320 	and.w	r3, r3, #32
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d00b      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d006      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2208      	movs	r2, #8
 8001dc8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f90a 	bl	8001fe4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001dd0:	6a3b      	ldr	r3, [r7, #32]
 8001dd2:	f003 0310 	and.w	r3, r3, #16
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d009      	beq.n	8001dee <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	f003 0303 	and.w	r3, r3, #3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d002      	beq.n	8001dee <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f8f2 	bl	8001fd2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001dee:	6a3b      	ldr	r3, [r7, #32]
 8001df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00b      	beq.n	8001e10 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f003 0310 	and.w	r3, r3, #16
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d006      	beq.n	8001e10 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2210      	movs	r2, #16
 8001e08:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f000 f8f3 	bl	8001ff6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d006      	beq.n	8001e32 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2208      	movs	r2, #8
 8001e2a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 f8eb 	bl	8002008 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001e32:	6a3b      	ldr	r3, [r7, #32]
 8001e34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d07b      	beq.n	8001f34 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d072      	beq.n	8001f2c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e46:	6a3b      	ldr	r3, [r7, #32]
 8001e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d008      	beq.n	8001e62 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e62:	6a3b      	ldr	r3, [r7, #32]
 8001e64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d008      	beq.n	8001e7e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	f043 0302 	orr.w	r3, r3, #2
 8001e7c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e7e:	6a3b      	ldr	r3, [r7, #32]
 8001e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d008      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d043      	beq.n	8001f2c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d03e      	beq.n	8001f2c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001eb4:	2b60      	cmp	r3, #96	@ 0x60
 8001eb6:	d02b      	beq.n	8001f10 <HAL_CAN_IRQHandler+0x32a>
 8001eb8:	2b60      	cmp	r3, #96	@ 0x60
 8001eba:	d82e      	bhi.n	8001f1a <HAL_CAN_IRQHandler+0x334>
 8001ebc:	2b50      	cmp	r3, #80	@ 0x50
 8001ebe:	d022      	beq.n	8001f06 <HAL_CAN_IRQHandler+0x320>
 8001ec0:	2b50      	cmp	r3, #80	@ 0x50
 8001ec2:	d82a      	bhi.n	8001f1a <HAL_CAN_IRQHandler+0x334>
 8001ec4:	2b40      	cmp	r3, #64	@ 0x40
 8001ec6:	d019      	beq.n	8001efc <HAL_CAN_IRQHandler+0x316>
 8001ec8:	2b40      	cmp	r3, #64	@ 0x40
 8001eca:	d826      	bhi.n	8001f1a <HAL_CAN_IRQHandler+0x334>
 8001ecc:	2b30      	cmp	r3, #48	@ 0x30
 8001ece:	d010      	beq.n	8001ef2 <HAL_CAN_IRQHandler+0x30c>
 8001ed0:	2b30      	cmp	r3, #48	@ 0x30
 8001ed2:	d822      	bhi.n	8001f1a <HAL_CAN_IRQHandler+0x334>
 8001ed4:	2b10      	cmp	r3, #16
 8001ed6:	d002      	beq.n	8001ede <HAL_CAN_IRQHandler+0x2f8>
 8001ed8:	2b20      	cmp	r3, #32
 8001eda:	d005      	beq.n	8001ee8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001edc:	e01d      	b.n	8001f1a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee0:	f043 0308 	orr.w	r3, r3, #8
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ee6:	e019      	b.n	8001f1c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eea:	f043 0310 	orr.w	r3, r3, #16
 8001eee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ef0:	e014      	b.n	8001f1c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	f043 0320 	orr.w	r3, r3, #32
 8001ef8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001efa:	e00f      	b.n	8001f1c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f02:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f04:	e00a      	b.n	8001f1c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f0e:	e005      	b.n	8001f1c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f18:	e000      	b.n	8001f1c <HAL_CAN_IRQHandler+0x336>
            break;
 8001f1a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699a      	ldr	r2, [r3, #24]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001f2a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2204      	movs	r2, #4
 8001f32:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d008      	beq.n	8001f4c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	431a      	orrs	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 f867 	bl	800201a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f4c:	bf00      	nop
 8001f4e:	3728      	adds	r7, #40	@ 0x28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr

08001f66 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b083      	sub	sp, #12
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bc80      	pop	{r7}
 8001f88:	4770      	bx	lr

08001f8a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr

08001fd2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr

08002008 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002022:	bf00      	nop
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr

0800202c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800203c:	4b0c      	ldr	r3, [pc, #48]	@ (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002048:	4013      	ands	r3, r2
 800204a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002054:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800205c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205e:	4a04      	ldr	r2, [pc, #16]	@ (8002070 <__NVIC_SetPriorityGrouping+0x44>)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	60d3      	str	r3, [r2, #12]
}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002078:	4b04      	ldr	r3, [pc, #16]	@ (800208c <__NVIC_GetPriorityGrouping+0x18>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	f003 0307 	and.w	r3, r3, #7
}
 8002082:	4618      	mov	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	db0b      	blt.n	80020ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	f003 021f 	and.w	r2, r3, #31
 80020a8:	4906      	ldr	r1, [pc, #24]	@ (80020c4 <__NVIC_EnableIRQ+0x34>)
 80020aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ae:	095b      	lsrs	r3, r3, #5
 80020b0:	2001      	movs	r0, #1
 80020b2:	fa00 f202 	lsl.w	r2, r0, r2
 80020b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	e000e100 	.word	0xe000e100

080020c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	6039      	str	r1, [r7, #0]
 80020d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	db0a      	blt.n	80020f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	b2da      	uxtb	r2, r3
 80020e0:	490c      	ldr	r1, [pc, #48]	@ (8002114 <__NVIC_SetPriority+0x4c>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	0112      	lsls	r2, r2, #4
 80020e8:	b2d2      	uxtb	r2, r2
 80020ea:	440b      	add	r3, r1
 80020ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f0:	e00a      	b.n	8002108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4908      	ldr	r1, [pc, #32]	@ (8002118 <__NVIC_SetPriority+0x50>)
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	3b04      	subs	r3, #4
 8002100:	0112      	lsls	r2, r2, #4
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	440b      	add	r3, r1
 8002106:	761a      	strb	r2, [r3, #24]
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	bc80      	pop	{r7}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	e000e100 	.word	0xe000e100
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211c:	b480      	push	{r7}
 800211e:	b089      	sub	sp, #36	@ 0x24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f1c3 0307 	rsb	r3, r3, #7
 8002136:	2b04      	cmp	r3, #4
 8002138:	bf28      	it	cs
 800213a:	2304      	movcs	r3, #4
 800213c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	3304      	adds	r3, #4
 8002142:	2b06      	cmp	r3, #6
 8002144:	d902      	bls.n	800214c <NVIC_EncodePriority+0x30>
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3b03      	subs	r3, #3
 800214a:	e000      	b.n	800214e <NVIC_EncodePriority+0x32>
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002150:	f04f 32ff 	mov.w	r2, #4294967295
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43da      	mvns	r2, r3
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	401a      	ands	r2, r3
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002164:	f04f 31ff 	mov.w	r1, #4294967295
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	fa01 f303 	lsl.w	r3, r1, r3
 800216e:	43d9      	mvns	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002174:	4313      	orrs	r3, r2
         );
}
 8002176:	4618      	mov	r0, r3
 8002178:	3724      	adds	r7, #36	@ 0x24
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3b01      	subs	r3, #1
 800218c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002190:	d301      	bcc.n	8002196 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002192:	2301      	movs	r3, #1
 8002194:	e00f      	b.n	80021b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002196:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <SysTick_Config+0x40>)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3b01      	subs	r3, #1
 800219c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800219e:	210f      	movs	r1, #15
 80021a0:	f04f 30ff 	mov.w	r0, #4294967295
 80021a4:	f7ff ff90 	bl	80020c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a8:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <SysTick_Config+0x40>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ae:	4b04      	ldr	r3, [pc, #16]	@ (80021c0 <SysTick_Config+0x40>)
 80021b0:	2207      	movs	r2, #7
 80021b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	e000e010 	.word	0xe000e010

080021c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff ff2d 	bl	800202c <__NVIC_SetPriorityGrouping>
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021da:	b580      	push	{r7, lr}
 80021dc:	b086      	sub	sp, #24
 80021de:	af00      	add	r7, sp, #0
 80021e0:	4603      	mov	r3, r0
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021ec:	f7ff ff42 	bl	8002074 <__NVIC_GetPriorityGrouping>
 80021f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	68b9      	ldr	r1, [r7, #8]
 80021f6:	6978      	ldr	r0, [r7, #20]
 80021f8:	f7ff ff90 	bl	800211c <NVIC_EncodePriority>
 80021fc:	4602      	mov	r2, r0
 80021fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002202:	4611      	mov	r1, r2
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff ff5f 	bl	80020c8 <__NVIC_SetPriority>
}
 800220a:	bf00      	nop
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b082      	sub	sp, #8
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800221c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff35 	bl	8002090 <__NVIC_EnableIRQ>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff ffa2 	bl	8002180 <SysTick_Config>
 800223c:	4603      	mov	r3, r0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002248:	b480      	push	{r7}
 800224a:	b08b      	sub	sp, #44	@ 0x2c
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002256:	2300      	movs	r3, #0
 8002258:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800225a:	e169      	b.n	8002530 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800225c:	2201      	movs	r2, #1
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	69fa      	ldr	r2, [r7, #28]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	429a      	cmp	r2, r3
 8002276:	f040 8158 	bne.w	800252a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4a9a      	ldr	r2, [pc, #616]	@ (80024e8 <HAL_GPIO_Init+0x2a0>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d05e      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 8002284:	4a98      	ldr	r2, [pc, #608]	@ (80024e8 <HAL_GPIO_Init+0x2a0>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d875      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 800228a:	4a98      	ldr	r2, [pc, #608]	@ (80024ec <HAL_GPIO_Init+0x2a4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d058      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 8002290:	4a96      	ldr	r2, [pc, #600]	@ (80024ec <HAL_GPIO_Init+0x2a4>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d86f      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 8002296:	4a96      	ldr	r2, [pc, #600]	@ (80024f0 <HAL_GPIO_Init+0x2a8>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d052      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 800229c:	4a94      	ldr	r2, [pc, #592]	@ (80024f0 <HAL_GPIO_Init+0x2a8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d869      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022a2:	4a94      	ldr	r2, [pc, #592]	@ (80024f4 <HAL_GPIO_Init+0x2ac>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d04c      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 80022a8:	4a92      	ldr	r2, [pc, #584]	@ (80024f4 <HAL_GPIO_Init+0x2ac>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d863      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022ae:	4a92      	ldr	r2, [pc, #584]	@ (80024f8 <HAL_GPIO_Init+0x2b0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d046      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
 80022b4:	4a90      	ldr	r2, [pc, #576]	@ (80024f8 <HAL_GPIO_Init+0x2b0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d85d      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022ba:	2b12      	cmp	r3, #18
 80022bc:	d82a      	bhi.n	8002314 <HAL_GPIO_Init+0xcc>
 80022be:	2b12      	cmp	r3, #18
 80022c0:	d859      	bhi.n	8002376 <HAL_GPIO_Init+0x12e>
 80022c2:	a201      	add	r2, pc, #4	@ (adr r2, 80022c8 <HAL_GPIO_Init+0x80>)
 80022c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c8:	08002343 	.word	0x08002343
 80022cc:	0800231d 	.word	0x0800231d
 80022d0:	0800232f 	.word	0x0800232f
 80022d4:	08002371 	.word	0x08002371
 80022d8:	08002377 	.word	0x08002377
 80022dc:	08002377 	.word	0x08002377
 80022e0:	08002377 	.word	0x08002377
 80022e4:	08002377 	.word	0x08002377
 80022e8:	08002377 	.word	0x08002377
 80022ec:	08002377 	.word	0x08002377
 80022f0:	08002377 	.word	0x08002377
 80022f4:	08002377 	.word	0x08002377
 80022f8:	08002377 	.word	0x08002377
 80022fc:	08002377 	.word	0x08002377
 8002300:	08002377 	.word	0x08002377
 8002304:	08002377 	.word	0x08002377
 8002308:	08002377 	.word	0x08002377
 800230c:	08002325 	.word	0x08002325
 8002310:	08002339 	.word	0x08002339
 8002314:	4a79      	ldr	r2, [pc, #484]	@ (80024fc <HAL_GPIO_Init+0x2b4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d013      	beq.n	8002342 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800231a:	e02c      	b.n	8002376 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	623b      	str	r3, [r7, #32]
          break;
 8002322:	e029      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	3304      	adds	r3, #4
 800232a:	623b      	str	r3, [r7, #32]
          break;
 800232c:	e024      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	3308      	adds	r3, #8
 8002334:	623b      	str	r3, [r7, #32]
          break;
 8002336:	e01f      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	330c      	adds	r3, #12
 800233e:	623b      	str	r3, [r7, #32]
          break;
 8002340:	e01a      	b.n	8002378 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d102      	bne.n	8002350 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800234a:	2304      	movs	r3, #4
 800234c:	623b      	str	r3, [r7, #32]
          break;
 800234e:	e013      	b.n	8002378 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d105      	bne.n	8002364 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002358:	2308      	movs	r3, #8
 800235a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	69fa      	ldr	r2, [r7, #28]
 8002360:	611a      	str	r2, [r3, #16]
          break;
 8002362:	e009      	b.n	8002378 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002364:	2308      	movs	r3, #8
 8002366:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69fa      	ldr	r2, [r7, #28]
 800236c:	615a      	str	r2, [r3, #20]
          break;
 800236e:	e003      	b.n	8002378 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
          break;
 8002374:	e000      	b.n	8002378 <HAL_GPIO_Init+0x130>
          break;
 8002376:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	2bff      	cmp	r3, #255	@ 0xff
 800237c:	d801      	bhi.n	8002382 <HAL_GPIO_Init+0x13a>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	e001      	b.n	8002386 <HAL_GPIO_Init+0x13e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3304      	adds	r3, #4
 8002386:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	2bff      	cmp	r3, #255	@ 0xff
 800238c:	d802      	bhi.n	8002394 <HAL_GPIO_Init+0x14c>
 800238e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	e002      	b.n	800239a <HAL_GPIO_Init+0x152>
 8002394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002396:	3b08      	subs	r3, #8
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	210f      	movs	r1, #15
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	fa01 f303 	lsl.w	r3, r1, r3
 80023a8:	43db      	mvns	r3, r3
 80023aa:	401a      	ands	r2, r3
 80023ac:	6a39      	ldr	r1, [r7, #32]
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	431a      	orrs	r2, r3
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	f000 80b1 	beq.w	800252a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002500 <HAL_GPIO_Init+0x2b8>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002500 <HAL_GPIO_Init+0x2b8>)
 80023ce:	f043 0301 	orr.w	r3, r3, #1
 80023d2:	6193      	str	r3, [r2, #24]
 80023d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002500 <HAL_GPIO_Init+0x2b8>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023e0:	4a48      	ldr	r2, [pc, #288]	@ (8002504 <HAL_GPIO_Init+0x2bc>)
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	089b      	lsrs	r3, r3, #2
 80023e6:	3302      	adds	r3, #2
 80023e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f0:	f003 0303 	and.w	r3, r3, #3
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	220f      	movs	r2, #15
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	4013      	ands	r3, r2
 8002402:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a40      	ldr	r2, [pc, #256]	@ (8002508 <HAL_GPIO_Init+0x2c0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d013      	beq.n	8002434 <HAL_GPIO_Init+0x1ec>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a3f      	ldr	r2, [pc, #252]	@ (800250c <HAL_GPIO_Init+0x2c4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d00d      	beq.n	8002430 <HAL_GPIO_Init+0x1e8>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a3e      	ldr	r2, [pc, #248]	@ (8002510 <HAL_GPIO_Init+0x2c8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d007      	beq.n	800242c <HAL_GPIO_Init+0x1e4>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a3d      	ldr	r2, [pc, #244]	@ (8002514 <HAL_GPIO_Init+0x2cc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d101      	bne.n	8002428 <HAL_GPIO_Init+0x1e0>
 8002424:	2303      	movs	r3, #3
 8002426:	e006      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 8002428:	2304      	movs	r3, #4
 800242a:	e004      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 800242c:	2302      	movs	r3, #2
 800242e:	e002      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <HAL_GPIO_Init+0x1ee>
 8002434:	2300      	movs	r3, #0
 8002436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002438:	f002 0203 	and.w	r2, r2, #3
 800243c:	0092      	lsls	r2, r2, #2
 800243e:	4093      	lsls	r3, r2
 8002440:	68fa      	ldr	r2, [r7, #12]
 8002442:	4313      	orrs	r3, r2
 8002444:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002446:	492f      	ldr	r1, [pc, #188]	@ (8002504 <HAL_GPIO_Init+0x2bc>)
 8002448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244a:	089b      	lsrs	r3, r3, #2
 800244c:	3302      	adds	r3, #2
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d006      	beq.n	800246e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002460:	4b2d      	ldr	r3, [pc, #180]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	492c      	ldr	r1, [pc, #176]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 8002466:	69bb      	ldr	r3, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	608b      	str	r3, [r1, #8]
 800246c:	e006      	b.n	800247c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800246e:	4b2a      	ldr	r3, [pc, #168]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	43db      	mvns	r3, r3
 8002476:	4928      	ldr	r1, [pc, #160]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 8002478:	4013      	ands	r3, r2
 800247a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d006      	beq.n	8002496 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002488:	4b23      	ldr	r3, [pc, #140]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	4922      	ldr	r1, [pc, #136]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	60cb      	str	r3, [r1, #12]
 8002494:	e006      	b.n	80024a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002496:	4b20      	ldr	r3, [pc, #128]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	43db      	mvns	r3, r3
 800249e:	491e      	ldr	r1, [pc, #120]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d006      	beq.n	80024be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024b0:	4b19      	ldr	r3, [pc, #100]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	4918      	ldr	r1, [pc, #96]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	604b      	str	r3, [r1, #4]
 80024bc:	e006      	b.n	80024cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024be:	4b16      	ldr	r3, [pc, #88]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	4914      	ldr	r1, [pc, #80]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d021      	beq.n	800251c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	490e      	ldr	r1, [pc, #56]	@ (8002518 <HAL_GPIO_Init+0x2d0>)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	600b      	str	r3, [r1, #0]
 80024e4:	e021      	b.n	800252a <HAL_GPIO_Init+0x2e2>
 80024e6:	bf00      	nop
 80024e8:	10320000 	.word	0x10320000
 80024ec:	10310000 	.word	0x10310000
 80024f0:	10220000 	.word	0x10220000
 80024f4:	10210000 	.word	0x10210000
 80024f8:	10120000 	.word	0x10120000
 80024fc:	10110000 	.word	0x10110000
 8002500:	40021000 	.word	0x40021000
 8002504:	40010000 	.word	0x40010000
 8002508:	40010800 	.word	0x40010800
 800250c:	40010c00 	.word	0x40010c00
 8002510:	40011000 	.word	0x40011000
 8002514:	40011400 	.word	0x40011400
 8002518:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800251c:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <HAL_GPIO_Init+0x304>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	43db      	mvns	r3, r3
 8002524:	4909      	ldr	r1, [pc, #36]	@ (800254c <HAL_GPIO_Init+0x304>)
 8002526:	4013      	ands	r3, r2
 8002528:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	3301      	adds	r3, #1
 800252e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002536:	fa22 f303 	lsr.w	r3, r2, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	f47f ae8e 	bne.w	800225c <HAL_GPIO_Init+0x14>
  }
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	372c      	adds	r7, #44	@ 0x2c
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	40010400 	.word	0x40010400

08002550 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	460b      	mov	r3, r1
 800255a:	807b      	strh	r3, [r7, #2]
 800255c:	4613      	mov	r3, r2
 800255e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002560:	787b      	ldrb	r3, [r7, #1]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002566:	887a      	ldrh	r2, [r7, #2]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800256c:	e003      	b.n	8002576 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800256e:	887b      	ldrh	r3, [r7, #2]
 8002570:	041a      	lsls	r2, r3, #16
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	611a      	str	r2, [r3, #16]
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002592:	887a      	ldrh	r2, [r7, #2]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4013      	ands	r3, r2
 8002598:	041a      	lsls	r2, r3, #16
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43d9      	mvns	r1, r3
 800259e:	887b      	ldrh	r3, [r7, #2]
 80025a0:	400b      	ands	r3, r1
 80025a2:	431a      	orrs	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	611a      	str	r2, [r3, #16]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
	...

080025b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e272      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 8087 	beq.w	80026e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025d4:	4b92      	ldr	r3, [pc, #584]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d00c      	beq.n	80025fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025e0:	4b8f      	ldr	r3, [pc, #572]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 030c 	and.w	r3, r3, #12
 80025e8:	2b08      	cmp	r3, #8
 80025ea:	d112      	bne.n	8002612 <HAL_RCC_OscConfig+0x5e>
 80025ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025f8:	d10b      	bne.n	8002612 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fa:	4b89      	ldr	r3, [pc, #548]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d06c      	beq.n	80026e0 <HAL_RCC_OscConfig+0x12c>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d168      	bne.n	80026e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e24c      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800261a:	d106      	bne.n	800262a <HAL_RCC_OscConfig+0x76>
 800261c:	4b80      	ldr	r3, [pc, #512]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a7f      	ldr	r2, [pc, #508]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002622:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	e02e      	b.n	8002688 <HAL_RCC_OscConfig+0xd4>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10c      	bne.n	800264c <HAL_RCC_OscConfig+0x98>
 8002632:	4b7b      	ldr	r3, [pc, #492]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a7a      	ldr	r2, [pc, #488]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002638:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	4b78      	ldr	r3, [pc, #480]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a77      	ldr	r2, [pc, #476]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002644:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	e01d      	b.n	8002688 <HAL_RCC_OscConfig+0xd4>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0xbc>
 8002656:	4b72      	ldr	r3, [pc, #456]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a71      	ldr	r2, [pc, #452]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 800265c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002660:	6013      	str	r3, [r2, #0]
 8002662:	4b6f      	ldr	r3, [pc, #444]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a6e      	ldr	r2, [pc, #440]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	e00b      	b.n	8002688 <HAL_RCC_OscConfig+0xd4>
 8002670:	4b6b      	ldr	r3, [pc, #428]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a6a      	ldr	r2, [pc, #424]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002676:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800267a:	6013      	str	r3, [r2, #0]
 800267c:	4b68      	ldr	r3, [pc, #416]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a67      	ldr	r2, [pc, #412]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002682:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002686:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d013      	beq.n	80026b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002690:	f7fe fe4e 	bl	8001330 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002698:	f7fe fe4a 	bl	8001330 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b64      	cmp	r3, #100	@ 0x64
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e200      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f0      	beq.n	8002698 <HAL_RCC_OscConfig+0xe4>
 80026b6:	e014      	b.n	80026e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7fe fe3a 	bl	8001330 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026c0:	f7fe fe36 	bl	8001330 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b64      	cmp	r3, #100	@ 0x64
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e1ec      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d2:	4b53      	ldr	r3, [pc, #332]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1f0      	bne.n	80026c0 <HAL_RCC_OscConfig+0x10c>
 80026de:	e000      	b.n	80026e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d063      	beq.n	80027b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ee:	4b4c      	ldr	r3, [pc, #304]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00b      	beq.n	8002712 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026fa:	4b49      	ldr	r3, [pc, #292]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 030c 	and.w	r3, r3, #12
 8002702:	2b08      	cmp	r3, #8
 8002704:	d11c      	bne.n	8002740 <HAL_RCC_OscConfig+0x18c>
 8002706:	4b46      	ldr	r3, [pc, #280]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d116      	bne.n	8002740 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002712:	4b43      	ldr	r3, [pc, #268]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_RCC_OscConfig+0x176>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d001      	beq.n	800272a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e1c0      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800272a:	4b3d      	ldr	r3, [pc, #244]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	00db      	lsls	r3, r3, #3
 8002738:	4939      	ldr	r1, [pc, #228]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 800273a:	4313      	orrs	r3, r2
 800273c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273e:	e03a      	b.n	80027b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d020      	beq.n	800278a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002748:	4b36      	ldr	r3, [pc, #216]	@ (8002824 <HAL_RCC_OscConfig+0x270>)
 800274a:	2201      	movs	r2, #1
 800274c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274e:	f7fe fdef 	bl	8001330 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002756:	f7fe fdeb 	bl	8001330 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e1a1      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002768:	4b2d      	ldr	r3, [pc, #180]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0f0      	beq.n	8002756 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002774:	4b2a      	ldr	r3, [pc, #168]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	4927      	ldr	r1, [pc, #156]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 8002784:	4313      	orrs	r3, r2
 8002786:	600b      	str	r3, [r1, #0]
 8002788:	e015      	b.n	80027b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800278a:	4b26      	ldr	r3, [pc, #152]	@ (8002824 <HAL_RCC_OscConfig+0x270>)
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002790:	f7fe fdce 	bl	8001330 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002798:	f7fe fdca 	bl	8001330 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e180      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d03a      	beq.n	8002838 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d019      	beq.n	80027fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ca:	4b17      	ldr	r3, [pc, #92]	@ (8002828 <HAL_RCC_OscConfig+0x274>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d0:	f7fe fdae 	bl	8001330 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d8:	f7fe fdaa 	bl	8001330 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e160      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002820 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027f6:	2001      	movs	r0, #1
 80027f8:	f000 face 	bl	8002d98 <RCC_Delay>
 80027fc:	e01c      	b.n	8002838 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002828 <HAL_RCC_OscConfig+0x274>)
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002804:	f7fe fd94 	bl	8001330 <HAL_GetTick>
 8002808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280a:	e00f      	b.n	800282c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800280c:	f7fe fd90 	bl	8001330 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d908      	bls.n	800282c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e146      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
 800281e:	bf00      	nop
 8002820:	40021000 	.word	0x40021000
 8002824:	42420000 	.word	0x42420000
 8002828:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800282c:	4b92      	ldr	r3, [pc, #584]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1e9      	bne.n	800280c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80a6 	beq.w	8002992 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800284a:	4b8b      	ldr	r3, [pc, #556]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10d      	bne.n	8002872 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002856:	4b88      	ldr	r3, [pc, #544]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	4a87      	ldr	r2, [pc, #540]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800285c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002860:	61d3      	str	r3, [r2, #28]
 8002862:	4b85      	ldr	r3, [pc, #532]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286a:	60bb      	str	r3, [r7, #8]
 800286c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800286e:	2301      	movs	r3, #1
 8002870:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002872:	4b82      	ldr	r3, [pc, #520]	@ (8002a7c <HAL_RCC_OscConfig+0x4c8>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800287a:	2b00      	cmp	r3, #0
 800287c:	d118      	bne.n	80028b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800287e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a7c <HAL_RCC_OscConfig+0x4c8>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a7e      	ldr	r2, [pc, #504]	@ (8002a7c <HAL_RCC_OscConfig+0x4c8>)
 8002884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002888:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800288a:	f7fe fd51 	bl	8001330 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002892:	f7fe fd4d 	bl	8001330 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b64      	cmp	r3, #100	@ 0x64
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e103      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a4:	4b75      	ldr	r3, [pc, #468]	@ (8002a7c <HAL_RCC_OscConfig+0x4c8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d106      	bne.n	80028c6 <HAL_RCC_OscConfig+0x312>
 80028b8:	4b6f      	ldr	r3, [pc, #444]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	4a6e      	ldr	r2, [pc, #440]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028be:	f043 0301 	orr.w	r3, r3, #1
 80028c2:	6213      	str	r3, [r2, #32]
 80028c4:	e02d      	b.n	8002922 <HAL_RCC_OscConfig+0x36e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10c      	bne.n	80028e8 <HAL_RCC_OscConfig+0x334>
 80028ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	4a69      	ldr	r2, [pc, #420]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028d4:	f023 0301 	bic.w	r3, r3, #1
 80028d8:	6213      	str	r3, [r2, #32]
 80028da:	4b67      	ldr	r3, [pc, #412]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	4a66      	ldr	r2, [pc, #408]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028e0:	f023 0304 	bic.w	r3, r3, #4
 80028e4:	6213      	str	r3, [r2, #32]
 80028e6:	e01c      	b.n	8002922 <HAL_RCC_OscConfig+0x36e>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b05      	cmp	r3, #5
 80028ee:	d10c      	bne.n	800290a <HAL_RCC_OscConfig+0x356>
 80028f0:	4b61      	ldr	r3, [pc, #388]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028f2:	6a1b      	ldr	r3, [r3, #32]
 80028f4:	4a60      	ldr	r2, [pc, #384]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028f6:	f043 0304 	orr.w	r3, r3, #4
 80028fa:	6213      	str	r3, [r2, #32]
 80028fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	4a5d      	ldr	r2, [pc, #372]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002902:	f043 0301 	orr.w	r3, r3, #1
 8002906:	6213      	str	r3, [r2, #32]
 8002908:	e00b      	b.n	8002922 <HAL_RCC_OscConfig+0x36e>
 800290a:	4b5b      	ldr	r3, [pc, #364]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4a5a      	ldr	r2, [pc, #360]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002910:	f023 0301 	bic.w	r3, r3, #1
 8002914:	6213      	str	r3, [r2, #32]
 8002916:	4b58      	ldr	r3, [pc, #352]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	4a57      	ldr	r2, [pc, #348]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800291c:	f023 0304 	bic.w	r3, r3, #4
 8002920:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d015      	beq.n	8002956 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292a:	f7fe fd01 	bl	8001330 <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002930:	e00a      	b.n	8002948 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002932:	f7fe fcfd 	bl	8001330 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002940:	4293      	cmp	r3, r2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e0b1      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002948:	4b4b      	ldr	r3, [pc, #300]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0ee      	beq.n	8002932 <HAL_RCC_OscConfig+0x37e>
 8002954:	e014      	b.n	8002980 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002956:	f7fe fceb 	bl	8001330 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800295c:	e00a      	b.n	8002974 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295e:	f7fe fce7 	bl	8001330 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296c:	4293      	cmp	r3, r2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e09b      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002974:	4b40      	ldr	r3, [pc, #256]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1ee      	bne.n	800295e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d105      	bne.n	8002992 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002986:	4b3c      	ldr	r3, [pc, #240]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800298c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002990:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	2b00      	cmp	r3, #0
 8002998:	f000 8087 	beq.w	8002aaa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800299c:	4b36      	ldr	r3, [pc, #216]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 030c 	and.w	r3, r3, #12
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d061      	beq.n	8002a6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	69db      	ldr	r3, [r3, #28]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d146      	bne.n	8002a3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b0:	4b33      	ldr	r3, [pc, #204]	@ (8002a80 <HAL_RCC_OscConfig+0x4cc>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b6:	f7fe fcbb 	bl	8001330 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029be:	f7fe fcb7 	bl	8001330 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e06d      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d0:	4b29      	ldr	r3, [pc, #164]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1f0      	bne.n	80029be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e4:	d108      	bne.n	80029f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029e6:	4b24      	ldr	r3, [pc, #144]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	4921      	ldr	r1, [pc, #132]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a19      	ldr	r1, [r3, #32]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a08:	430b      	orrs	r3, r1
 8002a0a:	491b      	ldr	r1, [pc, #108]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a10:	4b1b      	ldr	r3, [pc, #108]	@ (8002a80 <HAL_RCC_OscConfig+0x4cc>)
 8002a12:	2201      	movs	r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a16:	f7fe fc8b 	bl	8001330 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1e:	f7fe fc87 	bl	8001330 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e03d      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a30:	4b11      	ldr	r3, [pc, #68]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x46a>
 8002a3c:	e035      	b.n	8002aaa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3e:	4b10      	ldr	r3, [pc, #64]	@ (8002a80 <HAL_RCC_OscConfig+0x4cc>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a44:	f7fe fc74 	bl	8001330 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a4c:	f7fe fc70 	bl	8001330 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e026      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a5e:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <HAL_RCC_OscConfig+0x4c4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x498>
 8002a6a:	e01e      	b.n	8002aaa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d107      	bne.n	8002a84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e019      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	40007000 	.word	0x40007000
 8002a80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a84:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <HAL_RCC_OscConfig+0x500>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d106      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d001      	beq.n	8002aaa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40021000 	.word	0x40021000

08002ab8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e0d0      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002acc:	4b6a      	ldr	r3, [pc, #424]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d910      	bls.n	8002afc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ada:	4b67      	ldr	r3, [pc, #412]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f023 0207 	bic.w	r2, r3, #7
 8002ae2:	4965      	ldr	r1, [pc, #404]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aea:	4b63      	ldr	r3, [pc, #396]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d001      	beq.n	8002afc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e0b8      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0302 	and.w	r3, r3, #2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d020      	beq.n	8002b4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d005      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b14:	4b59      	ldr	r3, [pc, #356]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	4a58      	ldr	r2, [pc, #352]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0308 	and.w	r3, r3, #8
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d005      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b2c:	4b53      	ldr	r3, [pc, #332]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	4a52      	ldr	r2, [pc, #328]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002b36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b38:	4b50      	ldr	r3, [pc, #320]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	494d      	ldr	r1, [pc, #308]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d040      	beq.n	8002bd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d107      	bne.n	8002b6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5e:	4b47      	ldr	r3, [pc, #284]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d115      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e07f      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d107      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b76:	4b41      	ldr	r3, [pc, #260]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d109      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e073      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b86:	4b3d      	ldr	r3, [pc, #244]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e06b      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b96:	4b39      	ldr	r3, [pc, #228]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f023 0203 	bic.w	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4936      	ldr	r1, [pc, #216]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ba8:	f7fe fbc2 	bl	8001330 <HAL_GetTick>
 8002bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bae:	e00a      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb0:	f7fe fbbe 	bl	8001330 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e053      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f003 020c 	and.w	r2, r3, #12
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d1eb      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bd8:	4b27      	ldr	r3, [pc, #156]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d210      	bcs.n	8002c08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002be6:	4b24      	ldr	r3, [pc, #144]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f023 0207 	bic.w	r2, r3, #7
 8002bee:	4922      	ldr	r1, [pc, #136]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bf6:	4b20      	ldr	r3, [pc, #128]	@ (8002c78 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e032      	b.n	8002c6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d008      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c14:	4b19      	ldr	r3, [pc, #100]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	4916      	ldr	r1, [pc, #88]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d009      	beq.n	8002c46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c32:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	490e      	ldr	r1, [pc, #56]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c46:	f000 f821 	bl	8002c8c <HAL_RCC_GetSysClockFreq>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c7c <HAL_RCC_ClockConfig+0x1c4>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	091b      	lsrs	r3, r3, #4
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	490a      	ldr	r1, [pc, #40]	@ (8002c80 <HAL_RCC_ClockConfig+0x1c8>)
 8002c58:	5ccb      	ldrb	r3, [r1, r3]
 8002c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5e:	4a09      	ldr	r2, [pc, #36]	@ (8002c84 <HAL_RCC_ClockConfig+0x1cc>)
 8002c60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c62:	4b09      	ldr	r3, [pc, #36]	@ (8002c88 <HAL_RCC_ClockConfig+0x1d0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7fe fb20 	bl	80012ac <HAL_InitTick>

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3710      	adds	r7, #16
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	40022000 	.word	0x40022000
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	080051f8 	.word	0x080051f8
 8002c84:	20000000 	.word	0x20000000
 8002c88:	20000008 	.word	0x20000008

08002c8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b087      	sub	sp, #28
 8002c90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	2300      	movs	r3, #0
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f003 030c 	and.w	r3, r3, #12
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d002      	beq.n	8002cbc <HAL_RCC_GetSysClockFreq+0x30>
 8002cb6:	2b08      	cmp	r3, #8
 8002cb8:	d003      	beq.n	8002cc2 <HAL_RCC_GetSysClockFreq+0x36>
 8002cba:	e027      	b.n	8002d0c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002cbc:	4b19      	ldr	r3, [pc, #100]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cbe:	613b      	str	r3, [r7, #16]
      break;
 8002cc0:	e027      	b.n	8002d12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	0c9b      	lsrs	r3, r3, #18
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	4a17      	ldr	r2, [pc, #92]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ccc:	5cd3      	ldrb	r3, [r2, r3]
 8002cce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d010      	beq.n	8002cfc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cda:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	0c5b      	lsrs	r3, r3, #17
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	4a11      	ldr	r2, [pc, #68]	@ (8002d2c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ce6:	5cd3      	ldrb	r3, [r2, r3]
 8002ce8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a0d      	ldr	r2, [pc, #52]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cee:	fb03 f202 	mul.w	r2, r3, r2
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf8:	617b      	str	r3, [r7, #20]
 8002cfa:	e004      	b.n	8002d06 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8002d30 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002d00:	fb02 f303 	mul.w	r3, r2, r3
 8002d04:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	613b      	str	r3, [r7, #16]
      break;
 8002d0a:	e002      	b.n	8002d12 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002d0c:	4b05      	ldr	r3, [pc, #20]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d0e:	613b      	str	r3, [r7, #16]
      break;
 8002d10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d12:	693b      	ldr	r3, [r7, #16]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	371c      	adds	r7, #28
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bc80      	pop	{r7}
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	007a1200 	.word	0x007a1200
 8002d28:	08005210 	.word	0x08005210
 8002d2c:	08005220 	.word	0x08005220
 8002d30:	003d0900 	.word	0x003d0900

08002d34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d38:	4b02      	ldr	r3, [pc, #8]	@ (8002d44 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr
 8002d44:	20000000 	.word	0x20000000

08002d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d4c:	f7ff fff2 	bl	8002d34 <HAL_RCC_GetHCLKFreq>
 8002d50:	4602      	mov	r2, r0
 8002d52:	4b05      	ldr	r3, [pc, #20]	@ (8002d68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	0a1b      	lsrs	r3, r3, #8
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	4903      	ldr	r1, [pc, #12]	@ (8002d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d5e:	5ccb      	ldrb	r3, [r1, r3]
 8002d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	08005208 	.word	0x08005208

08002d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d74:	f7ff ffde 	bl	8002d34 <HAL_RCC_GetHCLKFreq>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	0adb      	lsrs	r3, r3, #11
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	4903      	ldr	r1, [pc, #12]	@ (8002d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d86:	5ccb      	ldrb	r3, [r1, r3]
 8002d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40021000 	.word	0x40021000
 8002d94:	08005208 	.word	0x08005208

08002d98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002da0:	4b0a      	ldr	r3, [pc, #40]	@ (8002dcc <RCC_Delay+0x34>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd0 <RCC_Delay+0x38>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	0a5b      	lsrs	r3, r3, #9
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	fb02 f303 	mul.w	r3, r2, r3
 8002db2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002db4:	bf00      	nop
  }
  while (Delay --);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	1e5a      	subs	r2, r3, #1
 8002dba:	60fa      	str	r2, [r7, #12]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1f9      	bne.n	8002db4 <RCC_Delay+0x1c>
}
 8002dc0:	bf00      	nop
 8002dc2:	bf00      	nop
 8002dc4:	3714      	adds	r7, #20
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	20000000 	.word	0x20000000
 8002dd0:	10624dd3 	.word	0x10624dd3

08002dd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e042      	b.n	8002e6c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d106      	bne.n	8002e00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fd fcbe 	bl	800077c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2224      	movs	r2, #36	@ 0x24
 8002e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 f971 	bl	8003100 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	691a      	ldr	r2, [r3, #16]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08a      	sub	sp, #40	@ 0x28
 8002e78:	af02      	add	r7, sp, #8
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	603b      	str	r3, [r7, #0]
 8002e80:	4613      	mov	r3, r2
 8002e82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b20      	cmp	r3, #32
 8002e92:	d175      	bne.n	8002f80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <HAL_UART_Transmit+0x2c>
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d101      	bne.n	8002ea4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e06e      	b.n	8002f82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2221      	movs	r2, #33	@ 0x21
 8002eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002eb2:	f7fe fa3d 	bl	8001330 <HAL_GetTick>
 8002eb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	88fa      	ldrh	r2, [r7, #6]
 8002ebc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	88fa      	ldrh	r2, [r7, #6]
 8002ec2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ecc:	d108      	bne.n	8002ee0 <HAL_UART_Transmit+0x6c>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d104      	bne.n	8002ee0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	e003      	b.n	8002ee8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ee8:	e02e      	b.n	8002f48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2180      	movs	r1, #128	@ 0x80
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f848 	bl	8002f8a <UART_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e03a      	b.n	8002f82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10b      	bne.n	8002f2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	3302      	adds	r3, #2
 8002f26:	61bb      	str	r3, [r7, #24]
 8002f28:	e007      	b.n	8002f3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	781a      	ldrb	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	3301      	adds	r3, #1
 8002f38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1cb      	bne.n	8002eea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	2140      	movs	r1, #64	@ 0x40
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 f814 	bl	8002f8a <UART_WaitOnFlagUntilTimeout>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e006      	b.n	8002f82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e000      	b.n	8002f82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f80:	2302      	movs	r3, #2
  }
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3720      	adds	r7, #32
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b086      	sub	sp, #24
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	60f8      	str	r0, [r7, #12]
 8002f92:	60b9      	str	r1, [r7, #8]
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	4613      	mov	r3, r2
 8002f98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f9a:	e03b      	b.n	8003014 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa2:	d037      	beq.n	8003014 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fa4:	f7fe f9c4 	bl	8001330 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	6a3a      	ldr	r2, [r7, #32]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d302      	bcc.n	8002fba <UART_WaitOnFlagUntilTimeout+0x30>
 8002fb4:	6a3b      	ldr	r3, [r7, #32]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e03a      	b.n	8003034 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	f003 0304 	and.w	r3, r3, #4
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d023      	beq.n	8003014 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b80      	cmp	r3, #128	@ 0x80
 8002fd0:	d020      	beq.n	8003014 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	2b40      	cmp	r3, #64	@ 0x40
 8002fd6:	d01d      	beq.n	8003014 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	2b08      	cmp	r3, #8
 8002fe4:	d116      	bne.n	8003014 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 f81d 	bl	800303c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2208      	movs	r2, #8
 8003006:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e00f      	b.n	8003034 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	4013      	ands	r3, r2
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	429a      	cmp	r2, r3
 8003022:	bf0c      	ite	eq
 8003024:	2301      	moveq	r3, #1
 8003026:	2300      	movne	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	461a      	mov	r2, r3
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	429a      	cmp	r2, r3
 8003030:	d0b4      	beq.n	8002f9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800303c:	b480      	push	{r7}
 800303e:	b095      	sub	sp, #84	@ 0x54
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	330c      	adds	r3, #12
 800304a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800304e:	e853 3f00 	ldrex	r3, [r3]
 8003052:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003056:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800305a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	330c      	adds	r3, #12
 8003062:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003064:	643a      	str	r2, [r7, #64]	@ 0x40
 8003066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003068:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800306a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800306c:	e841 2300 	strex	r3, r2, [r1]
 8003070:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1e5      	bne.n	8003044 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3314      	adds	r3, #20
 800307e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	e853 3f00 	ldrex	r3, [r3]
 8003086:	61fb      	str	r3, [r7, #28]
   return(result);
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f023 0301 	bic.w	r3, r3, #1
 800308e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	3314      	adds	r3, #20
 8003096:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003098:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800309a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800309c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800309e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030a0:	e841 2300 	strex	r3, r2, [r1]
 80030a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1e5      	bne.n	8003078 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d119      	bne.n	80030e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	330c      	adds	r3, #12
 80030ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	e853 3f00 	ldrex	r3, [r3]
 80030c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	f023 0310 	bic.w	r3, r3, #16
 80030ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	330c      	adds	r3, #12
 80030d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030d4:	61ba      	str	r2, [r7, #24]
 80030d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d8:	6979      	ldr	r1, [r7, #20]
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	e841 2300 	strex	r3, r2, [r1]
 80030e0:	613b      	str	r3, [r7, #16]
   return(result);
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1e5      	bne.n	80030b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2220      	movs	r2, #32
 80030ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80030f6:	bf00      	nop
 80030f8:	3754      	adds	r7, #84	@ 0x54
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bc80      	pop	{r7}
 80030fe:	4770      	bx	lr

08003100 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	430a      	orrs	r2, r1
 800311c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	691b      	ldr	r3, [r3, #16]
 8003126:	431a      	orrs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800313a:	f023 030c 	bic.w	r3, r3, #12
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6812      	ldr	r2, [r2, #0]
 8003142:	68b9      	ldr	r1, [r7, #8]
 8003144:	430b      	orrs	r3, r1
 8003146:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	699a      	ldr	r2, [r3, #24]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	430a      	orrs	r2, r1
 800315c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a2c      	ldr	r2, [pc, #176]	@ (8003214 <UART_SetConfig+0x114>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d103      	bne.n	8003170 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003168:	f7ff fe02 	bl	8002d70 <HAL_RCC_GetPCLK2Freq>
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	e002      	b.n	8003176 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003170:	f7ff fdea 	bl	8002d48 <HAL_RCC_GetPCLK1Freq>
 8003174:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	009a      	lsls	r2, r3, #2
 8003180:	441a      	add	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	fbb2 f3f3 	udiv	r3, r2, r3
 800318c:	4a22      	ldr	r2, [pc, #136]	@ (8003218 <UART_SetConfig+0x118>)
 800318e:	fba2 2303 	umull	r2, r3, r2, r3
 8003192:	095b      	lsrs	r3, r3, #5
 8003194:	0119      	lsls	r1, r3, #4
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	009a      	lsls	r2, r3, #2
 80031a0:	441a      	add	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003218 <UART_SetConfig+0x118>)
 80031ae:	fba3 0302 	umull	r0, r3, r3, r2
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	2064      	movs	r0, #100	@ 0x64
 80031b6:	fb00 f303 	mul.w	r3, r0, r3
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	011b      	lsls	r3, r3, #4
 80031be:	3332      	adds	r3, #50	@ 0x32
 80031c0:	4a15      	ldr	r2, [pc, #84]	@ (8003218 <UART_SetConfig+0x118>)
 80031c2:	fba2 2303 	umull	r2, r3, r2, r3
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031cc:	4419      	add	r1, r3
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	4613      	mov	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	009a      	lsls	r2, r3, #2
 80031d8:	441a      	add	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003218 <UART_SetConfig+0x118>)
 80031e6:	fba3 0302 	umull	r0, r3, r3, r2
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	2064      	movs	r0, #100	@ 0x64
 80031ee:	fb00 f303 	mul.w	r3, r0, r3
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	3332      	adds	r3, #50	@ 0x32
 80031f8:	4a07      	ldr	r2, [pc, #28]	@ (8003218 <UART_SetConfig+0x118>)
 80031fa:	fba2 2303 	umull	r2, r3, r2, r3
 80031fe:	095b      	lsrs	r3, r3, #5
 8003200:	f003 020f 	and.w	r2, r3, #15
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	440a      	add	r2, r1
 800320a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800320c:	bf00      	nop
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40013800 	.word	0x40013800
 8003218:	51eb851f 	.word	0x51eb851f

0800321c <isotp_user_send_can>:
///////////////////////////////////////////////////////
///                 STATIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_user_send_can(const uint32_t arbitration_id, const uint8_t *data,
		const uint8_t size) {
 800321c:	b580      	push	{r7, lr}
 800321e:	b08e      	sub	sp, #56	@ 0x38
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	4613      	mov	r3, r2
 8003228:	71fb      	strb	r3, [r7, #7]
	CAN_TxHeaderTypeDef TxHeader = { 0 };
 800322a:	f107 0318 	add.w	r3, r7, #24
 800322e:	2200      	movs	r2, #0
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	605a      	str	r2, [r3, #4]
 8003234:	609a      	str	r2, [r3, #8]
 8003236:	60da      	str	r2, [r3, #12]
 8003238:	611a      	str	r2, [r3, #16]
 800323a:	615a      	str	r2, [r3, #20]
	TxHeader.DLC = size;
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxHeader.RTR = CAN_RTR_DATA;
 8003240:	2300      	movs	r3, #0
 8003242:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.IDE = CAN_ID_STD;
 8003244:	2300      	movs	r3, #0
 8003246:	623b      	str	r3, [r7, #32]
	TxHeader.StdId = arbitration_id;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	61bb      	str	r3, [r7, #24]
	uint32_t TxMailBox;
	uint32_t FreeLevel = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 800324c:	480d      	ldr	r0, [pc, #52]	@ (8003284 <isotp_user_send_can+0x68>)
 800324e:	f7fe fb50 	bl	80018f2 <HAL_CAN_GetTxMailboxesFreeLevel>
 8003252:	6378      	str	r0, [r7, #52]	@ 0x34
	if (FreeLevel == 0) return ISOTP_RET_ERROR;
 8003254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003256:	2b00      	cmp	r3, #0
 8003258:	d102      	bne.n	8003260 <isotp_user_send_can+0x44>
 800325a:	f04f 33ff 	mov.w	r3, #4294967295
 800325e:	e00c      	b.n	800327a <isotp_user_send_can+0x5e>
	uint8_t ret = HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailBox);
 8003260:	f107 0314 	add.w	r3, r7, #20
 8003264:	f107 0118 	add.w	r1, r7, #24
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	4806      	ldr	r0, [pc, #24]	@ (8003284 <isotp_user_send_can+0x68>)
 800326c:	f7fe fa72 	bl	8001754 <HAL_CAN_AddTxMessage>
 8003270:	4603      	mov	r3, r0
 8003272:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	return ret;
 8003276:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800327a:	4618      	mov	r0, r3
 800327c:	3738      	adds	r7, #56	@ 0x38
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000190 	.word	0x20000190

08003288 <isotp_user_get_ms>:

uint32_t isotp_user_get_ms(void){
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800328c:	f7fe f850 	bl	8001330 <HAL_GetTick>
 8003290:	4603      	mov	r3, r0
}
 8003292:	4618      	mov	r0, r3
 8003294:	bd80      	pop	{r7, pc}

08003296 <isotp_ms_to_st_min>:

/* st_min to microsecond */
static uint8_t isotp_ms_to_st_min(uint8_t ms) {
 8003296:	b480      	push	{r7}
 8003298:	b085      	sub	sp, #20
 800329a:	af00      	add	r7, sp, #0
 800329c:	4603      	mov	r3, r0
 800329e:	71fb      	strb	r3, [r7, #7]
    uint8_t st_min;

    st_min = ms;
 80032a0:	79fb      	ldrb	r3, [r7, #7]
 80032a2:	73fb      	strb	r3, [r7, #15]
    if (st_min > 0x7F) {
 80032a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	da01      	bge.n	80032b0 <isotp_ms_to_st_min+0x1a>
        st_min = 0x7F;
 80032ac:	237f      	movs	r3, #127	@ 0x7f
 80032ae:	73fb      	strb	r3, [r7, #15]
    }

    return st_min;
 80032b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr

080032bc <isotp_st_min_to_ms>:

/* st_min to msec  */
static uint8_t isotp_st_min_to_ms(uint8_t st_min) {
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	71fb      	strb	r3, [r7, #7]
    uint8_t ms;
    
    if (st_min >= 0xF1 && st_min <= 0xF9) {
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	2bf0      	cmp	r3, #240	@ 0xf0
 80032ca:	d905      	bls.n	80032d8 <isotp_st_min_to_ms+0x1c>
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	2bf9      	cmp	r3, #249	@ 0xf9
 80032d0:	d802      	bhi.n	80032d8 <isotp_st_min_to_ms+0x1c>
        ms = 1;
 80032d2:	2301      	movs	r3, #1
 80032d4:	73fb      	strb	r3, [r7, #15]
 80032d6:	e008      	b.n	80032ea <isotp_st_min_to_ms+0x2e>
    } else if (st_min <= 0x7F) {
 80032d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	db02      	blt.n	80032e6 <isotp_st_min_to_ms+0x2a>
        ms = st_min;
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	73fb      	strb	r3, [r7, #15]
 80032e4:	e001      	b.n	80032ea <isotp_st_min_to_ms+0x2e>
    } else {
        ms = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	73fb      	strb	r3, [r7, #15]
    }

    return ms;
 80032ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr

080032f6 <isotp_send_flow_control>:

static int isotp_send_flow_control(IsoTpLink* link, uint8_t flow_status, uint8_t block_size, uint8_t st_min_ms) {
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b086      	sub	sp, #24
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
 80032fe:	4608      	mov	r0, r1
 8003300:	4611      	mov	r1, r2
 8003302:	461a      	mov	r2, r3
 8003304:	4603      	mov	r3, r0
 8003306:	70fb      	strb	r3, [r7, #3]
 8003308:	460b      	mov	r3, r1
 800330a:	70bb      	strb	r3, [r7, #2]
 800330c:	4613      	mov	r3, r2
 800330e:	707b      	strb	r3, [r7, #1]

    IsoTpCanMessage message;
    int ret;

    /* setup message  */
    message.as.flow_control.type = ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME;
 8003310:	7b3b      	ldrb	r3, [r7, #12]
 8003312:	2203      	movs	r2, #3
 8003314:	f362 1307 	bfi	r3, r2, #4, #4
 8003318:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.FS = flow_status;
 800331a:	78fb      	ldrb	r3, [r7, #3]
 800331c:	f003 030f 	and.w	r3, r3, #15
 8003320:	b2da      	uxtb	r2, r3
 8003322:	7b3b      	ldrb	r3, [r7, #12]
 8003324:	f362 0303 	bfi	r3, r2, #0, #4
 8003328:	733b      	strb	r3, [r7, #12]
    message.as.flow_control.BS = block_size;
 800332a:	78bb      	ldrb	r3, [r7, #2]
 800332c:	737b      	strb	r3, [r7, #13]
    message.as.flow_control.STmin = isotp_ms_to_st_min(st_min_ms);
 800332e:	787b      	ldrb	r3, [r7, #1]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff ffb0 	bl	8003296 <isotp_ms_to_st_min>
 8003336:	4603      	mov	r3, r0
 8003338:	73bb      	strb	r3, [r7, #14]

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.flow_control.reserve, 0x55, sizeof(message.as.flow_control.reserve));
 800333a:	f107 030c 	add.w	r3, r7, #12
 800333e:	3303      	adds	r3, #3
 8003340:	2205      	movs	r2, #5
 8003342:	2155      	movs	r1, #85	@ 0x55
 8003344:	4618      	mov	r0, r3
 8003346:	f000 ff13 	bl	8004170 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f107 010c 	add.w	r1, r7, #12
 8003352:	2208      	movs	r2, #8
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff ff61 	bl	800321c <isotp_user_send_can>
 800335a:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            3);
#endif

    return ret;
 800335c:	697b      	ldr	r3, [r7, #20]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
	...

08003368 <isotp_send_single_frame>:

static int isotp_send_single_frame(IsoTpLink* link, uint32_t id) {
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]

    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size <= 7);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	895b      	ldrh	r3, [r3, #10]
 8003376:	2b07      	cmp	r3, #7
 8003378:	d905      	bls.n	8003386 <isotp_send_single_frame+0x1e>
 800337a:	4b1d      	ldr	r3, [pc, #116]	@ (80033f0 <isotp_send_single_frame+0x88>)
 800337c:	4a1d      	ldr	r2, [pc, #116]	@ (80033f4 <isotp_send_single_frame+0x8c>)
 800337e:	2157      	movs	r1, #87	@ 0x57
 8003380:	481d      	ldr	r0, [pc, #116]	@ (80033f8 <isotp_send_single_frame+0x90>)
 8003382:	f000 fc6f 	bl	8003c64 <__assert_func>

    /* setup message  */
    message.as.single_frame.type = ISOTP_PCI_TYPE_SINGLE;
 8003386:	7b3b      	ldrb	r3, [r7, #12]
 8003388:	f36f 1307 	bfc	r3, #4, #4
 800338c:	733b      	strb	r3, [r7, #12]
    message.as.single_frame.SF_DL = (uint8_t) link->send_size;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	895b      	ldrh	r3, [r3, #10]
 8003392:	f003 030f 	and.w	r3, r3, #15
 8003396:	b2da      	uxtb	r2, r3
 8003398:	7b3b      	ldrb	r3, [r7, #12]
 800339a:	f362 0303 	bfi	r3, r2, #0, #4
 800339e:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.single_frame.data, link->send_buffer, link->send_size);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6859      	ldr	r1, [r3, #4]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	895b      	ldrh	r3, [r3, #10]
 80033a8:	461a      	mov	r2, r3
 80033aa:	f107 030c 	add.w	r3, r7, #12
 80033ae:	3301      	adds	r3, #1
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 ff58 	bl	8004266 <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.single_frame.data + link->send_size, 0x55, sizeof(message.as.single_frame.data) - link->send_size);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	895b      	ldrh	r3, [r3, #10]
 80033ba:	461a      	mov	r2, r3
 80033bc:	f107 030c 	add.w	r3, r7, #12
 80033c0:	3301      	adds	r3, #1
 80033c2:	1898      	adds	r0, r3, r2
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	895b      	ldrh	r3, [r3, #10]
 80033c8:	f1c3 0307 	rsb	r3, r3, #7
 80033cc:	461a      	mov	r2, r3
 80033ce:	2155      	movs	r1, #85	@ 0x55
 80033d0:	f000 fece 	bl	8004170 <memset>
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 80033d4:	f107 030c 	add.w	r3, r7, #12
 80033d8:	2208      	movs	r2, #8
 80033da:	4619      	mov	r1, r3
 80033dc:	6838      	ldr	r0, [r7, #0]
 80033de:	f7ff ff1d 	bl	800321c <isotp_user_send_can>
 80033e2:	6178      	str	r0, [r7, #20]
    ret = isotp_user_send_can(id,
            message.as.data_array.ptr,
            link->send_size + 1);
#endif

    return ret;
 80033e4:	697b      	ldr	r3, [r7, #20]
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3718      	adds	r7, #24
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	08005188 	.word	0x08005188
 80033f4:	08005224 	.word	0x08005224
 80033f8:	080051a0 	.word	0x080051a0

080033fc <isotp_send_first_frame>:

static int isotp_send_first_frame(IsoTpLink* link, uint32_t id) {
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
    
    IsoTpCanMessage message;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	895b      	ldrh	r3, [r3, #10]
 800340a:	2b07      	cmp	r3, #7
 800340c:	d805      	bhi.n	800341a <isotp_send_first_frame+0x1e>
 800340e:	4b1d      	ldr	r3, [pc, #116]	@ (8003484 <isotp_send_first_frame+0x88>)
 8003410:	4a1d      	ldr	r2, [pc, #116]	@ (8003488 <isotp_send_first_frame+0x8c>)
 8003412:	2171      	movs	r1, #113	@ 0x71
 8003414:	481d      	ldr	r0, [pc, #116]	@ (800348c <isotp_send_first_frame+0x90>)
 8003416:	f000 fc25 	bl	8003c64 <__assert_func>

    /* setup message  */
    message.as.first_frame.type = ISOTP_PCI_TYPE_FIRST_FRAME;
 800341a:	7b3b      	ldrb	r3, [r7, #12]
 800341c:	2201      	movs	r2, #1
 800341e:	f362 1307 	bfi	r3, r2, #4, #4
 8003422:	733b      	strb	r3, [r7, #12]
    message.as.first_frame.FF_DL_low = (uint8_t) link->send_size;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	895b      	ldrh	r3, [r3, #10]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	737b      	strb	r3, [r7, #13]
    message.as.first_frame.FF_DL_high = (uint8_t) (0x0F & (link->send_size >> 8));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	895b      	ldrh	r3, [r3, #10]
 8003430:	0a1b      	lsrs	r3, r3, #8
 8003432:	b29b      	uxth	r3, r3
 8003434:	f003 030f 	and.w	r3, r3, #15
 8003438:	b2da      	uxtb	r2, r3
 800343a:	7b3b      	ldrb	r3, [r7, #12]
 800343c:	f362 0303 	bfi	r3, r2, #0, #4
 8003440:	733b      	strb	r3, [r7, #12]
    (void) memcpy(message.as.first_frame.data, link->send_buffer, sizeof(message.as.first_frame.data));
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	f107 030e 	add.w	r3, r7, #14
 800344a:	6811      	ldr	r1, [r2, #0]
 800344c:	6019      	str	r1, [r3, #0]
 800344e:	8892      	ldrh	r2, [r2, #4]
 8003450:	809a      	strh	r2, [r3, #4]

    /* send message */
    ret = isotp_user_send_can(id, message.as.data_array.ptr, sizeof(message));
 8003452:	f107 030c 	add.w	r3, r7, #12
 8003456:	2208      	movs	r2, #8
 8003458:	4619      	mov	r1, r3
 800345a:	6838      	ldr	r0, [r7, #0]
 800345c:	f7ff fede 	bl	800321c <isotp_user_send_can>
 8003460:	6178      	str	r0, [r7, #20]
    if (ISOTP_RET_OK == ret) {
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d108      	bne.n	800347a <isotp_send_first_frame+0x7e>
        link->send_offset += sizeof(message.as.first_frame.data);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	899b      	ldrh	r3, [r3, #12]
 800346c:	3306      	adds	r3, #6
 800346e:	b29a      	uxth	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	819a      	strh	r2, [r3, #12]
        link->send_sn = 1;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	739a      	strb	r2, [r3, #14]
    }

    return ret;
 800347a:	697b      	ldr	r3, [r7, #20]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3718      	adds	r7, #24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	080051b4 	.word	0x080051b4
 8003488:	0800523c 	.word	0x0800523c
 800348c:	080051a0 	.word	0x080051a0

08003490 <isotp_send_consecutive_frame>:

static int isotp_send_consecutive_frame(IsoTpLink* link) {
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
    IsoTpCanMessage message;
    uint16_t data_length;
    int ret;

    /* multi frame message length must greater than 7  */
    assert(link->send_size > 7);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	895b      	ldrh	r3, [r3, #10]
 800349c:	2b07      	cmp	r3, #7
 800349e:	d805      	bhi.n	80034ac <isotp_send_consecutive_frame+0x1c>
 80034a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003558 <isotp_send_consecutive_frame+0xc8>)
 80034a2:	4a2e      	ldr	r2, [pc, #184]	@ (800355c <isotp_send_consecutive_frame+0xcc>)
 80034a4:	218a      	movs	r1, #138	@ 0x8a
 80034a6:	482e      	ldr	r0, [pc, #184]	@ (8003560 <isotp_send_consecutive_frame+0xd0>)
 80034a8:	f000 fbdc 	bl	8003c64 <__assert_func>

    /* setup message  */
    message.as.consecutive_frame.type = TSOTP_PCI_TYPE_CONSECUTIVE_FRAME;
 80034ac:	7a3b      	ldrb	r3, [r7, #8]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f362 1307 	bfi	r3, r2, #4, #4
 80034b4:	723b      	strb	r3, [r7, #8]
    message.as.consecutive_frame.SN = link->send_sn;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	7b9b      	ldrb	r3, [r3, #14]
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	7a3b      	ldrb	r3, [r7, #8]
 80034c2:	f362 0303 	bfi	r3, r2, #0, #4
 80034c6:	723b      	strb	r3, [r7, #8]
    data_length = link->send_size - link->send_offset;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	895a      	ldrh	r2, [r3, #10]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	899b      	ldrh	r3, [r3, #12]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	82fb      	strh	r3, [r7, #22]
    if (data_length > sizeof(message.as.consecutive_frame.data)) {
 80034d4:	8afb      	ldrh	r3, [r7, #22]
 80034d6:	2b07      	cmp	r3, #7
 80034d8:	d901      	bls.n	80034de <isotp_send_consecutive_frame+0x4e>
        data_length = sizeof(message.as.consecutive_frame.data);
 80034da:	2307      	movs	r3, #7
 80034dc:	82fb      	strh	r3, [r7, #22]
    }
    (void) memcpy(message.as.consecutive_frame.data, link->send_buffer + link->send_offset, data_length);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	8992      	ldrh	r2, [r2, #12]
 80034e6:	1899      	adds	r1, r3, r2
 80034e8:	8afa      	ldrh	r2, [r7, #22]
 80034ea:	f107 0308 	add.w	r3, r7, #8
 80034ee:	3301      	adds	r3, #1
 80034f0:	4618      	mov	r0, r3
 80034f2:	f000 feb8 	bl	8004266 <memcpy>

    /* send message */
#ifdef ISO_TP_FRAME_PADDING
    (void) memset(message.as.consecutive_frame.data + data_length, 0x55, sizeof(message.as.consecutive_frame.data) - data_length);
 80034f6:	8afb      	ldrh	r3, [r7, #22]
 80034f8:	f107 0208 	add.w	r2, r7, #8
 80034fc:	3201      	adds	r2, #1
 80034fe:	18d0      	adds	r0, r2, r3
 8003500:	8afb      	ldrh	r3, [r7, #22]
 8003502:	f1c3 0307 	rsb	r3, r3, #7
 8003506:	461a      	mov	r2, r3
 8003508:	2155      	movs	r1, #85	@ 0x55
 800350a:	f000 fe31 	bl	8004170 <memset>
    ret = isotp_user_send_can(link->send_arbitration_id, message.as.data_array.ptr, sizeof(message));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f107 0108 	add.w	r1, r7, #8
 8003516:	2208      	movs	r2, #8
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff fe7f 	bl	800321c <isotp_user_send_can>
 800351e:	6138      	str	r0, [r7, #16]
#else
    ret = isotp_user_send_can(link->send_arbitration_id,
            message.as.data_array.ptr,
            data_length + 1);
#endif
    if (ISOTP_RET_OK == ret) {
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d113      	bne.n	800354e <isotp_send_consecutive_frame+0xbe>
        link->send_offset += data_length;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	899a      	ldrh	r2, [r3, #12]
 800352a:	8afb      	ldrh	r3, [r7, #22]
 800352c:	4413      	add	r3, r2
 800352e:	b29a      	uxth	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	819a      	strh	r2, [r3, #12]
        if (++(link->send_sn) > 0x0F) {
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	7b9b      	ldrb	r3, [r3, #14]
 8003538:	3301      	adds	r3, #1
 800353a:	b2da      	uxtb	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	739a      	strb	r2, [r3, #14]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	7b9b      	ldrb	r3, [r3, #14]
 8003544:	2b0f      	cmp	r3, #15
 8003546:	d902      	bls.n	800354e <isotp_send_consecutive_frame+0xbe>
            link->send_sn = 0;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	739a      	strb	r2, [r3, #14]
        }
    }
    
    return ret;
 800354e:	693b      	ldr	r3, [r7, #16]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3718      	adds	r7, #24
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	080051b4 	.word	0x080051b4
 800355c:	08005254 	.word	0x08005254
 8003560:	080051a0 	.word	0x080051a0

08003564 <isotp_receive_single_frame>:

static int isotp_receive_single_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	71fb      	strb	r3, [r7, #7]
    /* check data length */
    if ((0 == message->as.single_frame.SF_DL) || (message->as.single_frame.SF_DL > (len - 1))) {
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	f003 030f 	and.w	r3, r3, #15
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d008      	beq.n	8003592 <isotp_receive_single_frame+0x2e>
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003588:	b2db      	uxtb	r3, r3
 800358a:	461a      	mov	r2, r3
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	4293      	cmp	r3, r2
 8003590:	d802      	bhi.n	8003598 <isotp_receive_single_frame+0x34>
        // isotp_user_debug("Single-frame length too small.");
        return ISOTP_RET_LENGTH;
 8003592:	f06f 0306 	mvn.w	r3, #6
 8003596:	e014      	b.n	80035c2 <isotp_receive_single_frame+0x5e>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.single_frame.data, message->as.single_frame.SF_DL);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	1c59      	adds	r1, r3, #1
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	461a      	mov	r2, r3
 80035ac:	f000 fe5b 	bl	8004266 <memcpy>
    link->receive_size = message->as.single_frame.SF_DL;
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	461a      	mov	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	85da      	strh	r2, [r3, #46]	@ 0x2e
    
    return ISOTP_RET_OK;
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <isotp_receive_first_frame>:

static int isotp_receive_first_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	60f8      	str	r0, [r7, #12]
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	4613      	mov	r3, r2
 80035d6:	71fb      	strb	r3, [r7, #7]
    uint16_t payload_length;

    if (8 != len) {
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	2b08      	cmp	r3, #8
 80035dc:	d002      	beq.n	80035e4 <isotp_receive_first_frame+0x1a>
        // isotp_user_debug("First frame should be 8 bytes in length.");
        return ISOTP_RET_LENGTH;
 80035de:	f06f 0306 	mvn.w	r3, #6
 80035e2:	e02d      	b.n	8003640 <isotp_receive_first_frame+0x76>
    }

    /* check data length */
    payload_length = message->as.first_frame.FF_DL_high;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	82fb      	strh	r3, [r7, #22]
    payload_length = (payload_length << 8) + message->as.first_frame.FF_DL_low;
 80035f0:	8afb      	ldrh	r3, [r7, #22]
 80035f2:	021b      	lsls	r3, r3, #8
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	7852      	ldrb	r2, [r2, #1]
 80035fa:	4413      	add	r3, r2
 80035fc:	82fb      	strh	r3, [r7, #22]

    /* should not use multiple frame transmition */
    if (payload_length <= 7) {
 80035fe:	8afb      	ldrh	r3, [r7, #22]
 8003600:	2b07      	cmp	r3, #7
 8003602:	d802      	bhi.n	800360a <isotp_receive_first_frame+0x40>
        // isotp_user_debug("Should not use multiple frame transmission.");
        return ISOTP_RET_LENGTH;
 8003604:	f06f 0306 	mvn.w	r3, #6
 8003608:	e01a      	b.n	8003640 <isotp_receive_first_frame+0x76>
    }
    
    if (payload_length > link->receive_buf_size) {
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800360e:	8afa      	ldrh	r2, [r7, #22]
 8003610:	429a      	cmp	r2, r3
 8003612:	d902      	bls.n	800361a <isotp_receive_first_frame+0x50>
        // isotp_user_debug("Multi-frame response too large for receiving buffer.");
        return ISOTP_RET_OVERFLOW;
 8003614:	f06f 0302 	mvn.w	r3, #2
 8003618:	e012      	b.n	8003640 <isotp_receive_first_frame+0x76>
    }
    
    /* copying data */
    (void) memcpy(link->receive_buffer, message->as.first_frame.data, sizeof(message->as.first_frame.data));
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	3302      	adds	r3, #2
 8003622:	2206      	movs	r2, #6
 8003624:	4619      	mov	r1, r3
 8003626:	f000 fe1e 	bl	8004266 <memcpy>
    link->receive_size = payload_length;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	8afa      	ldrh	r2, [r7, #22]
 800362e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    link->receive_offset = sizeof(message->as.first_frame.data);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2206      	movs	r2, #6
 8003634:	861a      	strh	r2, [r3, #48]	@ 0x30
    link->receive_sn = 1;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2201      	movs	r2, #1
 800363a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

    return ISOTP_RET_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <isotp_receive_consecutive_frame>:

static int isotp_receive_consecutive_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	4613      	mov	r3, r2
 8003654:	71fb      	strb	r3, [r7, #7]
    uint16_t remaining_bytes;
    
    /* check sn */
    if (link->receive_sn != message->as.consecutive_frame.SN) {
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	7812      	ldrb	r2, [r2, #0]
 8003660:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8003664:	b2d2      	uxtb	r2, r2
 8003666:	4293      	cmp	r3, r2
 8003668:	d002      	beq.n	8003670 <isotp_receive_consecutive_frame+0x28>
        return ISOTP_RET_WRONG_SN;
 800366a:	f06f 0303 	mvn.w	r3, #3
 800366e:	e035      	b.n	80036dc <isotp_receive_consecutive_frame+0x94>
    }

    /* check data length */
    remaining_bytes = link->receive_size - link->receive_offset;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	82fb      	strh	r3, [r7, #22]
    if (remaining_bytes > sizeof(message->as.consecutive_frame.data)) {
 800367c:	8afb      	ldrh	r3, [r7, #22]
 800367e:	2b07      	cmp	r3, #7
 8003680:	d901      	bls.n	8003686 <isotp_receive_consecutive_frame+0x3e>
        remaining_bytes = sizeof(message->as.consecutive_frame.data);
 8003682:	2307      	movs	r3, #7
 8003684:	82fb      	strh	r3, [r7, #22]
    }
    if (remaining_bytes > len - 1) {
 8003686:	79fa      	ldrb	r2, [r7, #7]
 8003688:	8afb      	ldrh	r3, [r7, #22]
 800368a:	429a      	cmp	r2, r3
 800368c:	dc02      	bgt.n	8003694 <isotp_receive_consecutive_frame+0x4c>
        // isotp_user_debug("Consecutive frame too short.");
        return ISOTP_RET_LENGTH;
 800368e:	f06f 0306 	mvn.w	r3, #6
 8003692:	e023      	b.n	80036dc <isotp_receive_consecutive_frame+0x94>
    }

    /* copying data */
    (void) memcpy(link->receive_buffer + link->receive_offset, message->as.consecutive_frame.data, remaining_bytes);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 800369c:	1898      	adds	r0, r3, r2
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	3301      	adds	r3, #1
 80036a2:	8afa      	ldrh	r2, [r7, #22]
 80036a4:	4619      	mov	r1, r3
 80036a6:	f000 fdde 	bl	8004266 <memcpy>

    link->receive_offset += remaining_bytes;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 80036ae:	8afb      	ldrh	r3, [r7, #22]
 80036b0:	4413      	add	r3, r2
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	861a      	strh	r2, [r3, #48]	@ 0x30
    if (++(link->receive_sn) > 0x0F) {
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80036be:	3301      	adds	r3, #1
 80036c0:	b2da      	uxtb	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80036ce:	2b0f      	cmp	r3, #15
 80036d0:	d903      	bls.n	80036da <isotp_receive_consecutive_frame+0x92>
        link->receive_sn = 0;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }

    return ISOTP_RET_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <isotp_receive_flow_control_frame>:

static int isotp_receive_flow_control_frame(IsoTpLink *link, IsoTpCanMessage *message, uint8_t len) {
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	4613      	mov	r3, r2
 80036f0:	71fb      	strb	r3, [r7, #7]
    /* check message length */
    if (len < 3) {
 80036f2:	79fb      	ldrb	r3, [r7, #7]
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d802      	bhi.n	80036fe <isotp_receive_flow_control_frame+0x1a>
        // isotp_user_debug("Flow control frame too short.");
        return ISOTP_RET_LENGTH;
 80036f8:	f06f 0306 	mvn.w	r3, #6
 80036fc:	e000      	b.n	8003700 <isotp_receive_flow_control_frame+0x1c>
    }

    return ISOTP_RET_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3714      	adds	r7, #20
 8003704:	46bd      	mov	sp, r7
 8003706:	bc80      	pop	{r7}
 8003708:	4770      	bx	lr

0800370a <isotp_send>:

///////////////////////////////////////////////////////
///                 PUBLIC FUNCTIONS                ///
///////////////////////////////////////////////////////

int isotp_send(IsoTpLink *link, const uint8_t payload[], uint16_t size) {
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	60f8      	str	r0, [r7, #12]
 8003712:	60b9      	str	r1, [r7, #8]
 8003714:	4613      	mov	r3, r2
 8003716:	80fb      	strh	r3, [r7, #6]
    return isotp_send_with_id(link, link->send_arbitration_id, payload, size);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6819      	ldr	r1, [r3, #0]
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f805 	bl	8003730 <isotp_send_with_id>
 8003726:	4603      	mov	r3, r0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <isotp_send_with_id>:

int isotp_send_with_id(IsoTpLink *link, uint32_t id, const uint8_t payload[], uint16_t size) {
 8003730:	b580      	push	{r7, lr}
 8003732:	b0a6      	sub	sp, #152	@ 0x98
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
 800373c:	807b      	strh	r3, [r7, #2]
    int ret;

    if (link == 0x0) {
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d102      	bne.n	800374a <isotp_send_with_id+0x1a>
        // isotp_user_debug("Link is null!");
        return ISOTP_RET_ERROR;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295
 8003748:	e057      	b.n	80037fa <isotp_send_with_id+0xca>
    }

    if (size > link->send_buf_size) {
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	891b      	ldrh	r3, [r3, #8]
 800374e:	887a      	ldrh	r2, [r7, #2]
 8003750:	429a      	cmp	r2, r3
 8003752:	d90a      	bls.n	800376a <isotp_send_with_id+0x3a>
        // isotp_user_debug("Message size too large. Increase ISO_TP_MAX_MESSAGE_SIZE to set a larger buffer\n");
        char message[128];
        sprintf(&message[0], "Attempted to send %d bytes; max size is %d!\n", size, link->send_buf_size);
 8003754:	887a      	ldrh	r2, [r7, #2]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	891b      	ldrh	r3, [r3, #8]
 800375a:	f107 0014 	add.w	r0, r7, #20
 800375e:	4929      	ldr	r1, [pc, #164]	@ (8003804 <isotp_send_with_id+0xd4>)
 8003760:	f000 fc0e 	bl	8003f80 <siprintf>
        return ISOTP_RET_OVERFLOW;
 8003764:	f06f 0302 	mvn.w	r3, #2
 8003768:	e047      	b.n	80037fa <isotp_send_with_id+0xca>
    }

    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d102      	bne.n	800377a <isotp_send_with_id+0x4a>
        // isotp_user_debug("Abort previous message, transmission in progress.\n");
        return ISOTP_RET_INPROGRESS;
 8003774:	f06f 0301 	mvn.w	r3, #1
 8003778:	e03f      	b.n	80037fa <isotp_send_with_id+0xca>
    }

    /* copy into local buffer */
    link->send_size = size;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	887a      	ldrh	r2, [r7, #2]
 800377e:	815a      	strh	r2, [r3, #10]
    link->send_offset = 0;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	819a      	strh	r2, [r3, #12]
    (void) memcpy(link->send_buffer, payload, size);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4618      	mov	r0, r3
 8003790:	f000 fd69 	bl	8004266 <memcpy>

    if (link->send_size < 8) {
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	895b      	ldrh	r3, [r3, #10]
 8003798:	2b07      	cmp	r3, #7
 800379a:	d806      	bhi.n	80037aa <isotp_send_with_id+0x7a>
        /* send single frame */
        ret = isotp_send_single_frame(link, id);
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f7ff fde2 	bl	8003368 <isotp_send_single_frame>
 80037a4:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 80037a8:	e025      	b.n	80037f6 <isotp_send_with_id+0xc6>
    } else {
        /* send multi-frame */
        ret = isotp_send_first_frame(link, id);
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff fe25 	bl	80033fc <isotp_send_first_frame>
 80037b2:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

        /* init multi-frame control flags */
        if (ISOTP_RET_OK == ret) {
 80037b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d11b      	bne.n	80037f6 <isotp_send_with_id+0xc6>
            link->send_bs_remain = 0;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	821a      	strh	r2, [r3, #16]
            link->send_st_min = 0;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	749a      	strb	r2, [r3, #18]
            link->send_wtf_count = 0;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	74da      	strb	r2, [r3, #19]
            link->send_timer_st = isotp_user_get_ms();
 80037d0:	f7ff fd5a 	bl	8003288 <isotp_user_get_ms>
 80037d4:	4602      	mov	r2, r0
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	615a      	str	r2, [r3, #20]
            link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80037da:	f7ff fd55 	bl	8003288 <isotp_user_get_ms>
 80037de:	4603      	mov	r3, r0
 80037e0:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	619a      	str	r2, [r3, #24]
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_INPROGRESS;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    return ret;
 80037f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3798      	adds	r7, #152	@ 0x98
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	080051c8 	.word	0x080051c8

08003808 <isotp_on_can_message>:

void isotp_on_can_message(IsoTpLink *link, uint8_t *data, uint8_t len) {
 8003808:	b580      	push	{r7, lr}
 800380a:	b088      	sub	sp, #32
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	4613      	mov	r3, r2
 8003814:	71fb      	strb	r3, [r7, #7]
    IsoTpCanMessage message;
    int ret;
    
    if (len < 2 || len > 8) {
 8003816:	79fb      	ldrb	r3, [r7, #7]
 8003818:	2b01      	cmp	r3, #1
 800381a:	f240 8149 	bls.w	8003ab0 <isotp_on_can_message+0x2a8>
 800381e:	79fb      	ldrb	r3, [r7, #7]
 8003820:	2b08      	cmp	r3, #8
 8003822:	f200 8145 	bhi.w	8003ab0 <isotp_on_can_message+0x2a8>
        return;
    }

    memcpy(message.as.data_array.ptr, data, len);
 8003826:	79fa      	ldrb	r2, [r7, #7]
 8003828:	f107 0314 	add.w	r3, r7, #20
 800382c:	68b9      	ldr	r1, [r7, #8]
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fd19 	bl	8004266 <memcpy>
    memset(message.as.data_array.ptr + len, 0, sizeof(message.as.data_array.ptr) - len);
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	f107 0214 	add.w	r2, r7, #20
 800383a:	18d0      	adds	r0, r2, r3
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	f1c3 0308 	rsb	r3, r3, #8
 8003842:	461a      	mov	r2, r3
 8003844:	2100      	movs	r1, #0
 8003846:	f000 fc93 	bl	8004170 <memset>

    switch (message.as.common.type) {
 800384a:	7d3b      	ldrb	r3, [r7, #20]
 800384c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b03      	cmp	r3, #3
 8003854:	f200 8120 	bhi.w	8003a98 <isotp_on_can_message+0x290>
 8003858:	a201      	add	r2, pc, #4	@ (adr r2, 8003860 <isotp_on_can_message+0x58>)
 800385a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385e:	bf00      	nop
 8003860:	08003871 	.word	0x08003871
 8003864:	080038ad 	.word	0x080038ad
 8003868:	08003935 	.word	0x08003935
 800386c:	080039d3 	.word	0x080039d3
        case ISOTP_PCI_TYPE_SINGLE: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003876:	2b01      	cmp	r3, #1
 8003878:	d104      	bne.n	8003884 <isotp_on_can_message+0x7c>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f06f 0205 	mvn.w	r2, #5
 8003880:	639a      	str	r2, [r3, #56]	@ 0x38
 8003882:	e002      	b.n	800388a <isotp_on_can_message+0x82>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	639a      	str	r2, [r3, #56]	@ 0x38
            }

            /* handle message */
            ret = isotp_receive_single_frame(link, &message, len);
 800388a:	79fa      	ldrb	r2, [r7, #7]
 800388c:	f107 0314 	add.w	r3, r7, #20
 8003890:	4619      	mov	r1, r3
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f7ff fe66 	bl	8003564 <isotp_receive_single_frame>
 8003898:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	2b00      	cmp	r3, #0
 800389e:	f040 80fd 	bne.w	8003a9c <isotp_on_can_message+0x294>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2202      	movs	r2, #2
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            }
            break;
 80038aa:	e0f7      	b.n	8003a9c <isotp_on_can_message+0x294>
        }
        case ISOTP_PCI_TYPE_FIRST_FRAME: {
            /* update protocol result */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d104      	bne.n	80038c0 <isotp_on_can_message+0xb8>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f06f 0205 	mvn.w	r2, #5
 80038bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80038be:	e002      	b.n	80038c6 <isotp_on_can_message+0xbe>
            } else {
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_OK;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	639a      	str	r2, [r3, #56]	@ 0x38
            }

            /* handle message */
            ret = isotp_receive_first_frame(link, &message, len);
 80038c6:	79fa      	ldrb	r2, [r7, #7]
 80038c8:	f107 0314 	add.w	r3, r7, #20
 80038cc:	4619      	mov	r1, r3
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f7ff fe7b 	bl	80035ca <isotp_receive_first_frame>
 80038d4:	61f8      	str	r0, [r7, #28]

            /* if overflow happened */
            if (ISOTP_RET_OVERFLOW == ret) {
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f113 0f03 	cmn.w	r3, #3
 80038dc:	d10e      	bne.n	80038fc <isotp_on_can_message+0xf4>
                /* update protocol result */
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f06f 0207 	mvn.w	r2, #7
 80038e4:	639a      	str	r2, [r3, #56]	@ 0x38
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                /* send error message */
                isotp_send_flow_control(link, PCI_FLOW_STATUS_OVERFLOW, 0, 0);
 80038ee:	2300      	movs	r3, #0
 80038f0:	2200      	movs	r2, #0
 80038f2:	2102      	movs	r1, #2
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f7ff fcfe 	bl	80032f6 <isotp_send_flow_control>
                break;
 80038fa:	e0d8      	b.n	8003aae <isotp_on_can_message+0x2a6>
            }

            /* if receive successful */
            if (ISOTP_RET_OK == ret) {
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f040 80ce 	bne.w	8003aa0 <isotp_on_can_message+0x298>
                /* change status */
                link->receive_status = ISOTP_RECEIVE_STATUS_INPROGRESS;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                /* send fc frame */
                link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2208      	movs	r2, #8
 8003910:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 800391a:	2319      	movs	r3, #25
 800391c:	2100      	movs	r1, #0
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f7ff fce9 	bl	80032f6 <isotp_send_flow_control>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003924:	f7ff fcb0 	bl	8003288 <isotp_user_get_ms>
 8003928:	4603      	mov	r3, r0
 800392a:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	635a      	str	r2, [r3, #52]	@ 0x34
            }
            
            break;
 8003932:	e0b5      	b.n	8003aa0 <isotp_on_can_message+0x298>
        }
        case TSOTP_PCI_TYPE_CONSECUTIVE_FRAME: {
            /* check if in receiving status */
            if (ISOTP_RECEIVE_STATUS_INPROGRESS != link->receive_status) {
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800393a:	2b01      	cmp	r3, #1
 800393c:	d004      	beq.n	8003948 <isotp_on_can_message+0x140>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_UNEXP_PDU;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f06f 0205 	mvn.w	r2, #5
 8003944:	639a      	str	r2, [r3, #56]	@ 0x38
                break;
 8003946:	e0b2      	b.n	8003aae <isotp_on_can_message+0x2a6>
            }

            /* handle message */
            ret = isotp_receive_consecutive_frame(link, &message, len);
 8003948:	79fa      	ldrb	r2, [r7, #7]
 800394a:	f107 0314 	add.w	r3, r7, #20
 800394e:	4619      	mov	r1, r3
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f7ff fe79 	bl	8003648 <isotp_receive_consecutive_frame>
 8003956:	61f8      	str	r0, [r7, #28]

            /* if wrong sn */
            if (ISOTP_RET_WRONG_SN == ret) {
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f113 0f04 	cmn.w	r3, #4
 800395e:	d108      	bne.n	8003972 <isotp_on_can_message+0x16a>
                link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_WRONG_SN;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f06f 0203 	mvn.w	r2, #3
 8003966:	639a      	str	r2, [r3, #56]	@ 0x38
                link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                break;
 8003970:	e09d      	b.n	8003aae <isotp_on_can_message+0x2a6>
            }

            /* if success */
            if (ISOTP_RET_OK == ret) {
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	2b00      	cmp	r3, #0
 8003976:	f040 8095 	bne.w	8003aa4 <isotp_on_can_message+0x29c>
                /* refresh timer cs */
                link->receive_timer_cr = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 800397a:	f7ff fc85 	bl	8003288 <isotp_user_get_ms>
 800397e:	4603      	mov	r3, r0
 8003980:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	635a      	str	r2, [r3, #52]	@ 0x34
                
                /* receive finished */
                if (link->receive_offset >= link->receive_size) {
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003990:	429a      	cmp	r2, r3
 8003992:	d304      	bcc.n	800399e <isotp_on_can_message+0x196>
                    link->receive_status = ISOTP_RECEIVE_STATUS_FULL;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2202      	movs	r2, #2
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
                    }
                }
            }
            
            break;
 800399c:	e082      	b.n	8003aa4 <isotp_on_can_message+0x29c>
                    if (0 == --link->receive_bs_count) {
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d175      	bne.n	8003aa4 <isotp_on_can_message+0x29c>
                        link->receive_bs_count = ISO_TP_DEFAULT_BLOCK_SIZE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2208      	movs	r2, #8
 80039bc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
                        isotp_send_flow_control(link, PCI_FLOW_STATUS_CONTINUE, link->receive_bs_count, ISO_TP_DEFAULT_ST_MIN);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 2033 	ldrb.w	r2, [r3, #51]	@ 0x33
 80039c6:	2319      	movs	r3, #25
 80039c8:	2100      	movs	r1, #0
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f7ff fc93 	bl	80032f6 <isotp_send_flow_control>
            break;
 80039d0:	e068      	b.n	8003aa4 <isotp_on_can_message+0x29c>
        }
        case ISOTP_PCI_TYPE_FLOW_CONTROL_FRAME:
        	HAL_GPIO_WritePin(LEDIn_GPIO_Port, LEDIn_Pin, 0);
 80039d2:	2200      	movs	r2, #0
 80039d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80039d8:	4837      	ldr	r0, [pc, #220]	@ (8003ab8 <isotp_on_can_message+0x2b0>)
 80039da:	f7fe fdb9 	bl	8002550 <HAL_GPIO_WritePin>
            /* handle fc frame only when sending in progress  */
            if (ISOTP_SEND_STATUS_INPROGRESS != link->send_status) {
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d15f      	bne.n	8003aa8 <isotp_on_can_message+0x2a0>
                break;
            }

            /* handle message */
            ret = isotp_receive_flow_control_frame(link, &message, len);
 80039e8:	79fa      	ldrb	r2, [r7, #7]
 80039ea:	f107 0314 	add.w	r3, r7, #20
 80039ee:	4619      	mov	r1, r3
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f7ff fe77 	bl	80036e4 <isotp_receive_flow_control_frame>
 80039f6:	61f8      	str	r0, [r7, #28]
            
            if (ISOTP_RET_OK == ret) {
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d156      	bne.n	8003aac <isotp_on_can_message+0x2a4>
                /* refresh bs timer */
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 80039fe:	f7ff fc43 	bl	8003288 <isotp_user_get_ms>
 8003a02:	4603      	mov	r3, r0
 8003a04:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	619a      	str	r2, [r3, #24]

                /* overflow */
                if (PCI_FLOW_STATUS_OVERFLOW == message.as.flow_control.FS) {
 8003a0c:	7d3b      	ldrb	r3, [r7, #20]
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d108      	bne.n	8003a2a <isotp_on_can_message+0x222>
                    link->send_protocol_result = ISOTP_PROTOCOL_RESULT_BUFFER_OVFLW;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f06f 0207 	mvn.w	r2, #7
 8003a1e:	61da      	str	r2, [r3, #28]
                    link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2202      	movs	r2, #2
 8003a24:	f883 2020 	strb.w	r2, [r3, #32]
                    }
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
                    link->send_wtf_count = 0;
                }
            }
            break;
 8003a28:	e040      	b.n	8003aac <isotp_on_can_message+0x2a4>
                else if (PCI_FLOW_STATUS_WAIT == message.as.flow_control.FS) {
 8003a2a:	7d3b      	ldrb	r3, [r7, #20]
 8003a2c:	f003 030f 	and.w	r3, r3, #15
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d112      	bne.n	8003a5c <isotp_on_can_message+0x254>
                    link->send_wtf_count += 1;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	7cdb      	ldrb	r3, [r3, #19]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	74da      	strb	r2, [r3, #19]
                    if (link->send_wtf_count > ISO_TP_MAX_WFT_NUMBER) {
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	7cdb      	ldrb	r3, [r3, #19]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d930      	bls.n	8003aac <isotp_on_can_message+0x2a4>
                        link->send_protocol_result = ISOTP_PROTOCOL_RESULT_WFT_OVRN;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f06f 0206 	mvn.w	r2, #6
 8003a50:	61da      	str	r2, [r3, #28]
                        link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2202      	movs	r2, #2
 8003a56:	f883 2020 	strb.w	r2, [r3, #32]
            break;
 8003a5a:	e027      	b.n	8003aac <isotp_on_can_message+0x2a4>
                else if (PCI_FLOW_STATUS_CONTINUE == message.as.flow_control.FS) {
 8003a5c:	7d3b      	ldrb	r3, [r7, #20]
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d121      	bne.n	8003aac <isotp_on_can_message+0x2a4>
                    if (0 == message.as.flow_control.BS) {
 8003a68:	7d7b      	ldrb	r3, [r7, #21]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d104      	bne.n	8003a78 <isotp_on_can_message+0x270>
                        link->send_bs_remain = ISOTP_INVALID_BS;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a74:	821a      	strh	r2, [r3, #16]
 8003a76:	e003      	b.n	8003a80 <isotp_on_can_message+0x278>
                        link->send_bs_remain = message.as.flow_control.BS;
 8003a78:	7d7b      	ldrb	r3, [r7, #21]
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	821a      	strh	r2, [r3, #16]
                    link->send_st_min = isotp_st_min_to_ms(message.as.flow_control.STmin);
 8003a80:	7dbb      	ldrb	r3, [r7, #22]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7ff fc1a 	bl	80032bc <isotp_st_min_to_ms>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	749a      	strb	r2, [r3, #18]
                    link->send_wtf_count = 0;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	74da      	strb	r2, [r3, #19]
            break;
 8003a96:	e009      	b.n	8003aac <isotp_on_can_message+0x2a4>
        default:
            break;
 8003a98:	bf00      	nop
 8003a9a:	e00a      	b.n	8003ab2 <isotp_on_can_message+0x2aa>
            break;
 8003a9c:	bf00      	nop
 8003a9e:	e008      	b.n	8003ab2 <isotp_on_can_message+0x2aa>
            break;
 8003aa0:	bf00      	nop
 8003aa2:	e006      	b.n	8003ab2 <isotp_on_can_message+0x2aa>
            break;
 8003aa4:	bf00      	nop
 8003aa6:	e004      	b.n	8003ab2 <isotp_on_can_message+0x2aa>
                break;
 8003aa8:	bf00      	nop
 8003aaa:	e002      	b.n	8003ab2 <isotp_on_can_message+0x2aa>
            break;
 8003aac:	bf00      	nop
    };
    
    return;
 8003aae:	e000      	b.n	8003ab2 <isotp_on_can_message+0x2aa>
        return;
 8003ab0:	bf00      	nop
}
 8003ab2:	3720      	adds	r7, #32
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40011000 	.word	0x40011000

08003abc <isotp_receive>:

int isotp_receive(IsoTpLink *link, uint8_t *payload, const uint16_t payload_size, uint16_t *out_size) {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	603b      	str	r3, [r7, #0]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	80fb      	strh	r3, [r7, #6]
    uint16_t copylen;
    
    if (ISOTP_RECEIVE_STATUS_FULL != link->receive_status) {
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d002      	beq.n	8003adc <isotp_receive+0x20>
        return ISOTP_RET_NO_DATA;
 8003ad6:	f06f 0304 	mvn.w	r3, #4
 8003ada:	e017      	b.n	8003b0c <isotp_receive+0x50>
    }

    copylen = link->receive_size;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ae0:	82fb      	strh	r3, [r7, #22]
    if (copylen > payload_size) {
 8003ae2:	8afa      	ldrh	r2, [r7, #22]
 8003ae4:	88fb      	ldrh	r3, [r7, #6]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d901      	bls.n	8003aee <isotp_receive+0x32>
        copylen = payload_size;
 8003aea:	88fb      	ldrh	r3, [r7, #6]
 8003aec:	82fb      	strh	r3, [r7, #22]
    }

    memcpy(payload, link->receive_buffer, copylen);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af2:	8afa      	ldrh	r2, [r7, #22]
 8003af4:	4619      	mov	r1, r3
 8003af6:	68b8      	ldr	r0, [r7, #8]
 8003af8:	f000 fbb5 	bl	8004266 <memcpy>
    *out_size = copylen;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	8afa      	ldrh	r2, [r7, #22]
 8003b00:	801a      	strh	r2, [r3, #0]

    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return ISOTP_RET_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3718      	adds	r7, #24
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <isotp_init_link>:

void isotp_init_link(IsoTpLink *link, uint32_t sendid, uint8_t *sendbuf, uint16_t sendbufsize, uint8_t *recvbuf, uint16_t recvbufsize) {
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
 8003b20:	807b      	strh	r3, [r7, #2]
    memset(link, 0, sizeof(*link));
 8003b22:	2240      	movs	r2, #64	@ 0x40
 8003b24:	2100      	movs	r1, #0
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 fb22 	bl	8004170 <memset>
    link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    link->send_status = ISOTP_SEND_STATUS_IDLE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2020 	strb.w	r2, [r3, #32]
    link->send_arbitration_id = sendid;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	68ba      	ldr	r2, [r7, #8]
 8003b40:	601a      	str	r2, [r3, #0]
    link->send_buffer = sendbuf;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	605a      	str	r2, [r3, #4]
    link->send_buf_size = sendbufsize;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	887a      	ldrh	r2, [r7, #2]
 8003b4c:	811a      	strh	r2, [r3, #8]
    link->receive_buffer = recvbuf;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	69ba      	ldr	r2, [r7, #24]
 8003b52:	629a      	str	r2, [r3, #40]	@ 0x28
    link->receive_buf_size = recvbufsize;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8bba      	ldrh	r2, [r7, #28]
 8003b58:	859a      	strh	r2, [r3, #44]	@ 0x2c
    
    return;
 8003b5a:	bf00      	nop
}
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <isotp_poll>:

void isotp_poll(IsoTpLink *link) {
 8003b62:	b590      	push	{r4, r7, lr}
 8003b64:	b085      	sub	sp, #20
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
    int ret;

    /* only polling when operation in progress */
    if (ISOTP_SEND_STATUS_INPROGRESS == link->send_status) {
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d15c      	bne.n	8003c2e <isotp_poll+0xcc>

        /* continue send data */
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	8a1b      	ldrh	r3, [r3, #16]
        if (/* send data if bs_remain is invalid or bs_remain large than zero */
 8003b78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d003      	beq.n	8003b88 <isotp_poll+0x26>
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	8a1b      	ldrh	r3, [r3, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d041      	beq.n	8003c0c <isotp_poll+0xaa>
        /* and if st_min is zero or go beyond interval time */
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	7c9b      	ldrb	r3, [r3, #18]
        (ISOTP_INVALID_BS == link->send_bs_remain || link->send_bs_remain > 0) &&
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00c      	beq.n	8003baa <isotp_poll+0x48>
        (0 == link->send_st_min || (0 != link->send_st_min && IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_st)))) {
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	7c9b      	ldrb	r3, [r3, #18]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d039      	beq.n	8003c0c <isotp_poll+0xaa>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	461c      	mov	r4, r3
 8003b9e:	f7ff fb73 	bl	8003288 <isotp_user_get_ms>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	1ae3      	subs	r3, r4, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	da30      	bge.n	8003c0c <isotp_poll+0xaa>
            
            ret = isotp_send_consecutive_frame(link);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f7ff fc70 	bl	8003490 <isotp_send_consecutive_frame>
 8003bb0:	60f8      	str	r0, [r7, #12]
            if (ISOTP_RET_OK == ret) {
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d125      	bne.n	8003c04 <isotp_poll+0xa2>
                if (ISOTP_INVALID_BS != link->send_bs_remain) {
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	8a1b      	ldrh	r3, [r3, #16]
 8003bbc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d005      	beq.n	8003bd0 <isotp_poll+0x6e>
                    link->send_bs_remain -= 1;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	8a1b      	ldrh	r3, [r3, #16]
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	821a      	strh	r2, [r3, #16]
                }
                link->send_timer_bs = isotp_user_get_ms() + ISO_TP_DEFAULT_RESPONSE_TIMEOUT;
 8003bd0:	f7ff fb5a 	bl	8003288 <isotp_user_get_ms>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	619a      	str	r2, [r3, #24]
                link->send_timer_st = isotp_user_get_ms() + link->send_st_min;
 8003bde:	f7ff fb53 	bl	8003288 <isotp_user_get_ms>
 8003be2:	4602      	mov	r2, r0
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	7c9b      	ldrb	r3, [r3, #18]
 8003be8:	441a      	add	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	615a      	str	r2, [r3, #20]

                /* check if send finish */
                if (link->send_offset >= link->send_size) {
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	899a      	ldrh	r2, [r3, #12]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	895b      	ldrh	r3, [r3, #10]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d308      	bcc.n	8003c0c <isotp_poll+0xaa>
                    link->send_status = ISOTP_SEND_STATUS_IDLE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2020 	strb.w	r2, [r3, #32]
 8003c02:	e003      	b.n	8003c0c <isotp_poll+0xaa>
                }
            } else {
                link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }

        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->send_timer_bs)) {
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	461c      	mov	r4, r3
 8003c12:	f7ff fb39 	bl	8003288 <isotp_user_get_ms>
 8003c16:	4603      	mov	r3, r0
 8003c18:	1ae3      	subs	r3, r4, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	da07      	bge.n	8003c2e <isotp_poll+0xcc>
            link->send_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_BS;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f06f 0201 	mvn.w	r2, #1
 8003c24:	61da      	str	r2, [r3, #28]
            link->send_status = ISOTP_SEND_STATUS_ERROR;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 2020 	strb.w	r2, [r3, #32]
        }
    }

    /* only polling when operation in progress */
    if (ISOTP_RECEIVE_STATUS_INPROGRESS == link->receive_status) {
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d111      	bne.n	8003c5c <isotp_poll+0xfa>
        
        /* check timeout */
        if (IsoTpTimeAfter(isotp_user_get_ms(), link->receive_timer_cr)) {
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3c:	461c      	mov	r4, r3
 8003c3e:	f7ff fb23 	bl	8003288 <isotp_user_get_ms>
 8003c42:	4603      	mov	r3, r0
 8003c44:	1ae3      	subs	r3, r4, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	da08      	bge.n	8003c5c <isotp_poll+0xfa>
            link->receive_protocol_result = ISOTP_PROTOCOL_RESULT_TIMEOUT_CR;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f06f 0202 	mvn.w	r2, #2
 8003c50:	639a      	str	r2, [r3, #56]	@ 0x38
            link->receive_status = ISOTP_RECEIVE_STATUS_IDLE;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        }
    }

    return;
 8003c5a:	bf00      	nop
 8003c5c:	bf00      	nop
}
 8003c5e:	3714      	adds	r7, #20
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd90      	pop	{r4, r7, pc}

08003c64 <__assert_func>:
 8003c64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003c66:	4614      	mov	r4, r2
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4b09      	ldr	r3, [pc, #36]	@ (8003c90 <__assert_func+0x2c>)
 8003c6c:	4605      	mov	r5, r0
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68d8      	ldr	r0, [r3, #12]
 8003c72:	b954      	cbnz	r4, 8003c8a <__assert_func+0x26>
 8003c74:	4b07      	ldr	r3, [pc, #28]	@ (8003c94 <__assert_func+0x30>)
 8003c76:	461c      	mov	r4, r3
 8003c78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003c7c:	9100      	str	r1, [sp, #0]
 8003c7e:	462b      	mov	r3, r5
 8003c80:	4905      	ldr	r1, [pc, #20]	@ (8003c98 <__assert_func+0x34>)
 8003c82:	f000 f8ef 	bl	8003e64 <fiprintf>
 8003c86:	f000 fafc 	bl	8004282 <abort>
 8003c8a:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <__assert_func+0x38>)
 8003c8c:	e7f4      	b.n	8003c78 <__assert_func+0x14>
 8003c8e:	bf00      	nop
 8003c90:	2000001c 	.word	0x2000001c
 8003c94:	080052ac 	.word	0x080052ac
 8003c98:	0800527e 	.word	0x0800527e
 8003c9c:	08005271 	.word	0x08005271

08003ca0 <rand>:
 8003ca0:	4b16      	ldr	r3, [pc, #88]	@ (8003cfc <rand+0x5c>)
 8003ca2:	b510      	push	{r4, lr}
 8003ca4:	681c      	ldr	r4, [r3, #0]
 8003ca6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003ca8:	b9b3      	cbnz	r3, 8003cd8 <rand+0x38>
 8003caa:	2018      	movs	r0, #24
 8003cac:	f000 fb38 	bl	8004320 <malloc>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	6320      	str	r0, [r4, #48]	@ 0x30
 8003cb4:	b920      	cbnz	r0, 8003cc0 <rand+0x20>
 8003cb6:	2152      	movs	r1, #82	@ 0x52
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <rand+0x60>)
 8003cba:	4812      	ldr	r0, [pc, #72]	@ (8003d04 <rand+0x64>)
 8003cbc:	f7ff ffd2 	bl	8003c64 <__assert_func>
 8003cc0:	4911      	ldr	r1, [pc, #68]	@ (8003d08 <rand+0x68>)
 8003cc2:	4b12      	ldr	r3, [pc, #72]	@ (8003d0c <rand+0x6c>)
 8003cc4:	e9c0 1300 	strd	r1, r3, [r0]
 8003cc8:	4b11      	ldr	r3, [pc, #68]	@ (8003d10 <rand+0x70>)
 8003cca:	2100      	movs	r1, #0
 8003ccc:	6083      	str	r3, [r0, #8]
 8003cce:	230b      	movs	r3, #11
 8003cd0:	8183      	strh	r3, [r0, #12]
 8003cd2:	2001      	movs	r0, #1
 8003cd4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003cd8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003cda:	480e      	ldr	r0, [pc, #56]	@ (8003d14 <rand+0x74>)
 8003cdc:	690b      	ldr	r3, [r1, #16]
 8003cde:	694c      	ldr	r4, [r1, #20]
 8003ce0:	4358      	muls	r0, r3
 8003ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8003d18 <rand+0x78>)
 8003ce4:	fb02 0004 	mla	r0, r2, r4, r0
 8003ce8:	fba3 3202 	umull	r3, r2, r3, r2
 8003cec:	3301      	adds	r3, #1
 8003cee:	eb40 0002 	adc.w	r0, r0, r2
 8003cf2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8003cf6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003cfa:	bd10      	pop	{r4, pc}
 8003cfc:	2000001c 	.word	0x2000001c
 8003d00:	080052ad 	.word	0x080052ad
 8003d04:	080052c4 	.word	0x080052c4
 8003d08:	abcd330e 	.word	0xabcd330e
 8003d0c:	e66d1234 	.word	0xe66d1234
 8003d10:	0005deec 	.word	0x0005deec
 8003d14:	5851f42d 	.word	0x5851f42d
 8003d18:	4c957f2d 	.word	0x4c957f2d

08003d1c <std>:
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	b510      	push	{r4, lr}
 8003d20:	4604      	mov	r4, r0
 8003d22:	e9c0 3300 	strd	r3, r3, [r0]
 8003d26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d2a:	6083      	str	r3, [r0, #8]
 8003d2c:	8181      	strh	r1, [r0, #12]
 8003d2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d30:	81c2      	strh	r2, [r0, #14]
 8003d32:	6183      	str	r3, [r0, #24]
 8003d34:	4619      	mov	r1, r3
 8003d36:	2208      	movs	r2, #8
 8003d38:	305c      	adds	r0, #92	@ 0x5c
 8003d3a:	f000 fa19 	bl	8004170 <memset>
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <std+0x58>)
 8003d40:	6224      	str	r4, [r4, #32]
 8003d42:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d44:	4b0c      	ldr	r3, [pc, #48]	@ (8003d78 <std+0x5c>)
 8003d46:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d48:	4b0c      	ldr	r3, [pc, #48]	@ (8003d7c <std+0x60>)
 8003d4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d80 <std+0x64>)
 8003d4e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d50:	4b0c      	ldr	r3, [pc, #48]	@ (8003d84 <std+0x68>)
 8003d52:	429c      	cmp	r4, r3
 8003d54:	d006      	beq.n	8003d64 <std+0x48>
 8003d56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d5a:	4294      	cmp	r4, r2
 8003d5c:	d002      	beq.n	8003d64 <std+0x48>
 8003d5e:	33d0      	adds	r3, #208	@ 0xd0
 8003d60:	429c      	cmp	r4, r3
 8003d62:	d105      	bne.n	8003d70 <std+0x54>
 8003d64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d6c:	f000 ba78 	b.w	8004260 <__retarget_lock_init_recursive>
 8003d70:	bd10      	pop	{r4, pc}
 8003d72:	bf00      	nop
 8003d74:	08003fc1 	.word	0x08003fc1
 8003d78:	08003fe3 	.word	0x08003fe3
 8003d7c:	0800401b 	.word	0x0800401b
 8003d80:	0800403f 	.word	0x0800403f
 8003d84:	2000021c 	.word	0x2000021c

08003d88 <stdio_exit_handler>:
 8003d88:	4a02      	ldr	r2, [pc, #8]	@ (8003d94 <stdio_exit_handler+0xc>)
 8003d8a:	4903      	ldr	r1, [pc, #12]	@ (8003d98 <stdio_exit_handler+0x10>)
 8003d8c:	4803      	ldr	r0, [pc, #12]	@ (8003d9c <stdio_exit_handler+0x14>)
 8003d8e:	f000 b87b 	b.w	8003e88 <_fwalk_sglue>
 8003d92:	bf00      	nop
 8003d94:	20000010 	.word	0x20000010
 8003d98:	08004de1 	.word	0x08004de1
 8003d9c:	20000020 	.word	0x20000020

08003da0 <cleanup_stdio>:
 8003da0:	6841      	ldr	r1, [r0, #4]
 8003da2:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd4 <cleanup_stdio+0x34>)
 8003da4:	b510      	push	{r4, lr}
 8003da6:	4299      	cmp	r1, r3
 8003da8:	4604      	mov	r4, r0
 8003daa:	d001      	beq.n	8003db0 <cleanup_stdio+0x10>
 8003dac:	f001 f818 	bl	8004de0 <_fflush_r>
 8003db0:	68a1      	ldr	r1, [r4, #8]
 8003db2:	4b09      	ldr	r3, [pc, #36]	@ (8003dd8 <cleanup_stdio+0x38>)
 8003db4:	4299      	cmp	r1, r3
 8003db6:	d002      	beq.n	8003dbe <cleanup_stdio+0x1e>
 8003db8:	4620      	mov	r0, r4
 8003dba:	f001 f811 	bl	8004de0 <_fflush_r>
 8003dbe:	68e1      	ldr	r1, [r4, #12]
 8003dc0:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <cleanup_stdio+0x3c>)
 8003dc2:	4299      	cmp	r1, r3
 8003dc4:	d004      	beq.n	8003dd0 <cleanup_stdio+0x30>
 8003dc6:	4620      	mov	r0, r4
 8003dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dcc:	f001 b808 	b.w	8004de0 <_fflush_r>
 8003dd0:	bd10      	pop	{r4, pc}
 8003dd2:	bf00      	nop
 8003dd4:	2000021c 	.word	0x2000021c
 8003dd8:	20000284 	.word	0x20000284
 8003ddc:	200002ec 	.word	0x200002ec

08003de0 <global_stdio_init.part.0>:
 8003de0:	b510      	push	{r4, lr}
 8003de2:	4b0b      	ldr	r3, [pc, #44]	@ (8003e10 <global_stdio_init.part.0+0x30>)
 8003de4:	4c0b      	ldr	r4, [pc, #44]	@ (8003e14 <global_stdio_init.part.0+0x34>)
 8003de6:	4a0c      	ldr	r2, [pc, #48]	@ (8003e18 <global_stdio_init.part.0+0x38>)
 8003de8:	4620      	mov	r0, r4
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	2104      	movs	r1, #4
 8003dee:	2200      	movs	r2, #0
 8003df0:	f7ff ff94 	bl	8003d1c <std>
 8003df4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003df8:	2201      	movs	r2, #1
 8003dfa:	2109      	movs	r1, #9
 8003dfc:	f7ff ff8e 	bl	8003d1c <std>
 8003e00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e04:	2202      	movs	r2, #2
 8003e06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e0a:	2112      	movs	r1, #18
 8003e0c:	f7ff bf86 	b.w	8003d1c <std>
 8003e10:	20000354 	.word	0x20000354
 8003e14:	2000021c 	.word	0x2000021c
 8003e18:	08003d89 	.word	0x08003d89

08003e1c <__sfp_lock_acquire>:
 8003e1c:	4801      	ldr	r0, [pc, #4]	@ (8003e24 <__sfp_lock_acquire+0x8>)
 8003e1e:	f000 ba20 	b.w	8004262 <__retarget_lock_acquire_recursive>
 8003e22:	bf00      	nop
 8003e24:	2000035d 	.word	0x2000035d

08003e28 <__sfp_lock_release>:
 8003e28:	4801      	ldr	r0, [pc, #4]	@ (8003e30 <__sfp_lock_release+0x8>)
 8003e2a:	f000 ba1b 	b.w	8004264 <__retarget_lock_release_recursive>
 8003e2e:	bf00      	nop
 8003e30:	2000035d 	.word	0x2000035d

08003e34 <__sinit>:
 8003e34:	b510      	push	{r4, lr}
 8003e36:	4604      	mov	r4, r0
 8003e38:	f7ff fff0 	bl	8003e1c <__sfp_lock_acquire>
 8003e3c:	6a23      	ldr	r3, [r4, #32]
 8003e3e:	b11b      	cbz	r3, 8003e48 <__sinit+0x14>
 8003e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e44:	f7ff bff0 	b.w	8003e28 <__sfp_lock_release>
 8003e48:	4b04      	ldr	r3, [pc, #16]	@ (8003e5c <__sinit+0x28>)
 8003e4a:	6223      	str	r3, [r4, #32]
 8003e4c:	4b04      	ldr	r3, [pc, #16]	@ (8003e60 <__sinit+0x2c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1f5      	bne.n	8003e40 <__sinit+0xc>
 8003e54:	f7ff ffc4 	bl	8003de0 <global_stdio_init.part.0>
 8003e58:	e7f2      	b.n	8003e40 <__sinit+0xc>
 8003e5a:	bf00      	nop
 8003e5c:	08003da1 	.word	0x08003da1
 8003e60:	20000354 	.word	0x20000354

08003e64 <fiprintf>:
 8003e64:	b40e      	push	{r1, r2, r3}
 8003e66:	b503      	push	{r0, r1, lr}
 8003e68:	4601      	mov	r1, r0
 8003e6a:	ab03      	add	r3, sp, #12
 8003e6c:	4805      	ldr	r0, [pc, #20]	@ (8003e84 <fiprintf+0x20>)
 8003e6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e72:	6800      	ldr	r0, [r0, #0]
 8003e74:	9301      	str	r3, [sp, #4]
 8003e76:	f000 fc89 	bl	800478c <_vfiprintf_r>
 8003e7a:	b002      	add	sp, #8
 8003e7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e80:	b003      	add	sp, #12
 8003e82:	4770      	bx	lr
 8003e84:	2000001c 	.word	0x2000001c

08003e88 <_fwalk_sglue>:
 8003e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e8c:	4607      	mov	r7, r0
 8003e8e:	4688      	mov	r8, r1
 8003e90:	4614      	mov	r4, r2
 8003e92:	2600      	movs	r6, #0
 8003e94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e98:	f1b9 0901 	subs.w	r9, r9, #1
 8003e9c:	d505      	bpl.n	8003eaa <_fwalk_sglue+0x22>
 8003e9e:	6824      	ldr	r4, [r4, #0]
 8003ea0:	2c00      	cmp	r4, #0
 8003ea2:	d1f7      	bne.n	8003e94 <_fwalk_sglue+0xc>
 8003ea4:	4630      	mov	r0, r6
 8003ea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003eaa:	89ab      	ldrh	r3, [r5, #12]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d907      	bls.n	8003ec0 <_fwalk_sglue+0x38>
 8003eb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	d003      	beq.n	8003ec0 <_fwalk_sglue+0x38>
 8003eb8:	4629      	mov	r1, r5
 8003eba:	4638      	mov	r0, r7
 8003ebc:	47c0      	blx	r8
 8003ebe:	4306      	orrs	r6, r0
 8003ec0:	3568      	adds	r5, #104	@ 0x68
 8003ec2:	e7e9      	b.n	8003e98 <_fwalk_sglue+0x10>

08003ec4 <_puts_r>:
 8003ec4:	6a03      	ldr	r3, [r0, #32]
 8003ec6:	b570      	push	{r4, r5, r6, lr}
 8003ec8:	4605      	mov	r5, r0
 8003eca:	460e      	mov	r6, r1
 8003ecc:	6884      	ldr	r4, [r0, #8]
 8003ece:	b90b      	cbnz	r3, 8003ed4 <_puts_r+0x10>
 8003ed0:	f7ff ffb0 	bl	8003e34 <__sinit>
 8003ed4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ed6:	07db      	lsls	r3, r3, #31
 8003ed8:	d405      	bmi.n	8003ee6 <_puts_r+0x22>
 8003eda:	89a3      	ldrh	r3, [r4, #12]
 8003edc:	0598      	lsls	r0, r3, #22
 8003ede:	d402      	bmi.n	8003ee6 <_puts_r+0x22>
 8003ee0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ee2:	f000 f9be 	bl	8004262 <__retarget_lock_acquire_recursive>
 8003ee6:	89a3      	ldrh	r3, [r4, #12]
 8003ee8:	0719      	lsls	r1, r3, #28
 8003eea:	d502      	bpl.n	8003ef2 <_puts_r+0x2e>
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d135      	bne.n	8003f5e <_puts_r+0x9a>
 8003ef2:	4621      	mov	r1, r4
 8003ef4:	4628      	mov	r0, r5
 8003ef6:	f000 f8e5 	bl	80040c4 <__swsetup_r>
 8003efa:	b380      	cbz	r0, 8003f5e <_puts_r+0x9a>
 8003efc:	f04f 35ff 	mov.w	r5, #4294967295
 8003f00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f02:	07da      	lsls	r2, r3, #31
 8003f04:	d405      	bmi.n	8003f12 <_puts_r+0x4e>
 8003f06:	89a3      	ldrh	r3, [r4, #12]
 8003f08:	059b      	lsls	r3, r3, #22
 8003f0a:	d402      	bmi.n	8003f12 <_puts_r+0x4e>
 8003f0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f0e:	f000 f9a9 	bl	8004264 <__retarget_lock_release_recursive>
 8003f12:	4628      	mov	r0, r5
 8003f14:	bd70      	pop	{r4, r5, r6, pc}
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	da04      	bge.n	8003f24 <_puts_r+0x60>
 8003f1a:	69a2      	ldr	r2, [r4, #24]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	dc17      	bgt.n	8003f50 <_puts_r+0x8c>
 8003f20:	290a      	cmp	r1, #10
 8003f22:	d015      	beq.n	8003f50 <_puts_r+0x8c>
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	6022      	str	r2, [r4, #0]
 8003f2a:	7019      	strb	r1, [r3, #0]
 8003f2c:	68a3      	ldr	r3, [r4, #8]
 8003f2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f32:	3b01      	subs	r3, #1
 8003f34:	60a3      	str	r3, [r4, #8]
 8003f36:	2900      	cmp	r1, #0
 8003f38:	d1ed      	bne.n	8003f16 <_puts_r+0x52>
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	da11      	bge.n	8003f62 <_puts_r+0x9e>
 8003f3e:	4622      	mov	r2, r4
 8003f40:	210a      	movs	r1, #10
 8003f42:	4628      	mov	r0, r5
 8003f44:	f000 f87f 	bl	8004046 <__swbuf_r>
 8003f48:	3001      	adds	r0, #1
 8003f4a:	d0d7      	beq.n	8003efc <_puts_r+0x38>
 8003f4c:	250a      	movs	r5, #10
 8003f4e:	e7d7      	b.n	8003f00 <_puts_r+0x3c>
 8003f50:	4622      	mov	r2, r4
 8003f52:	4628      	mov	r0, r5
 8003f54:	f000 f877 	bl	8004046 <__swbuf_r>
 8003f58:	3001      	adds	r0, #1
 8003f5a:	d1e7      	bne.n	8003f2c <_puts_r+0x68>
 8003f5c:	e7ce      	b.n	8003efc <_puts_r+0x38>
 8003f5e:	3e01      	subs	r6, #1
 8003f60:	e7e4      	b.n	8003f2c <_puts_r+0x68>
 8003f62:	6823      	ldr	r3, [r4, #0]
 8003f64:	1c5a      	adds	r2, r3, #1
 8003f66:	6022      	str	r2, [r4, #0]
 8003f68:	220a      	movs	r2, #10
 8003f6a:	701a      	strb	r2, [r3, #0]
 8003f6c:	e7ee      	b.n	8003f4c <_puts_r+0x88>
	...

08003f70 <puts>:
 8003f70:	4b02      	ldr	r3, [pc, #8]	@ (8003f7c <puts+0xc>)
 8003f72:	4601      	mov	r1, r0
 8003f74:	6818      	ldr	r0, [r3, #0]
 8003f76:	f7ff bfa5 	b.w	8003ec4 <_puts_r>
 8003f7a:	bf00      	nop
 8003f7c:	2000001c 	.word	0x2000001c

08003f80 <siprintf>:
 8003f80:	b40e      	push	{r1, r2, r3}
 8003f82:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003f86:	b500      	push	{lr}
 8003f88:	b09c      	sub	sp, #112	@ 0x70
 8003f8a:	ab1d      	add	r3, sp, #116	@ 0x74
 8003f8c:	9002      	str	r0, [sp, #8]
 8003f8e:	9006      	str	r0, [sp, #24]
 8003f90:	9107      	str	r1, [sp, #28]
 8003f92:	9104      	str	r1, [sp, #16]
 8003f94:	4808      	ldr	r0, [pc, #32]	@ (8003fb8 <siprintf+0x38>)
 8003f96:	4909      	ldr	r1, [pc, #36]	@ (8003fbc <siprintf+0x3c>)
 8003f98:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f9c:	9105      	str	r1, [sp, #20]
 8003f9e:	6800      	ldr	r0, [r0, #0]
 8003fa0:	a902      	add	r1, sp, #8
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	f000 face 	bl	8004544 <_svfiprintf_r>
 8003fa8:	2200      	movs	r2, #0
 8003faa:	9b02      	ldr	r3, [sp, #8]
 8003fac:	701a      	strb	r2, [r3, #0]
 8003fae:	b01c      	add	sp, #112	@ 0x70
 8003fb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fb4:	b003      	add	sp, #12
 8003fb6:	4770      	bx	lr
 8003fb8:	2000001c 	.word	0x2000001c
 8003fbc:	ffff0208 	.word	0xffff0208

08003fc0 <__sread>:
 8003fc0:	b510      	push	{r4, lr}
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc8:	f000 f8fc 	bl	80041c4 <_read_r>
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	bfab      	itete	ge
 8003fd0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003fd2:	89a3      	ldrhlt	r3, [r4, #12]
 8003fd4:	181b      	addge	r3, r3, r0
 8003fd6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003fda:	bfac      	ite	ge
 8003fdc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003fde:	81a3      	strhlt	r3, [r4, #12]
 8003fe0:	bd10      	pop	{r4, pc}

08003fe2 <__swrite>:
 8003fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fe6:	461f      	mov	r7, r3
 8003fe8:	898b      	ldrh	r3, [r1, #12]
 8003fea:	4605      	mov	r5, r0
 8003fec:	05db      	lsls	r3, r3, #23
 8003fee:	460c      	mov	r4, r1
 8003ff0:	4616      	mov	r6, r2
 8003ff2:	d505      	bpl.n	8004000 <__swrite+0x1e>
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ffc:	f000 f8d0 	bl	80041a0 <_lseek_r>
 8004000:	89a3      	ldrh	r3, [r4, #12]
 8004002:	4632      	mov	r2, r6
 8004004:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004008:	81a3      	strh	r3, [r4, #12]
 800400a:	4628      	mov	r0, r5
 800400c:	463b      	mov	r3, r7
 800400e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004016:	f000 b8e7 	b.w	80041e8 <_write_r>

0800401a <__sseek>:
 800401a:	b510      	push	{r4, lr}
 800401c:	460c      	mov	r4, r1
 800401e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004022:	f000 f8bd 	bl	80041a0 <_lseek_r>
 8004026:	1c43      	adds	r3, r0, #1
 8004028:	89a3      	ldrh	r3, [r4, #12]
 800402a:	bf15      	itete	ne
 800402c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800402e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004032:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004036:	81a3      	strheq	r3, [r4, #12]
 8004038:	bf18      	it	ne
 800403a:	81a3      	strhne	r3, [r4, #12]
 800403c:	bd10      	pop	{r4, pc}

0800403e <__sclose>:
 800403e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004042:	f000 b89d 	b.w	8004180 <_close_r>

08004046 <__swbuf_r>:
 8004046:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004048:	460e      	mov	r6, r1
 800404a:	4614      	mov	r4, r2
 800404c:	4605      	mov	r5, r0
 800404e:	b118      	cbz	r0, 8004058 <__swbuf_r+0x12>
 8004050:	6a03      	ldr	r3, [r0, #32]
 8004052:	b90b      	cbnz	r3, 8004058 <__swbuf_r+0x12>
 8004054:	f7ff feee 	bl	8003e34 <__sinit>
 8004058:	69a3      	ldr	r3, [r4, #24]
 800405a:	60a3      	str	r3, [r4, #8]
 800405c:	89a3      	ldrh	r3, [r4, #12]
 800405e:	071a      	lsls	r2, r3, #28
 8004060:	d501      	bpl.n	8004066 <__swbuf_r+0x20>
 8004062:	6923      	ldr	r3, [r4, #16]
 8004064:	b943      	cbnz	r3, 8004078 <__swbuf_r+0x32>
 8004066:	4621      	mov	r1, r4
 8004068:	4628      	mov	r0, r5
 800406a:	f000 f82b 	bl	80040c4 <__swsetup_r>
 800406e:	b118      	cbz	r0, 8004078 <__swbuf_r+0x32>
 8004070:	f04f 37ff 	mov.w	r7, #4294967295
 8004074:	4638      	mov	r0, r7
 8004076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	6922      	ldr	r2, [r4, #16]
 800407c:	b2f6      	uxtb	r6, r6
 800407e:	1a98      	subs	r0, r3, r2
 8004080:	6963      	ldr	r3, [r4, #20]
 8004082:	4637      	mov	r7, r6
 8004084:	4283      	cmp	r3, r0
 8004086:	dc05      	bgt.n	8004094 <__swbuf_r+0x4e>
 8004088:	4621      	mov	r1, r4
 800408a:	4628      	mov	r0, r5
 800408c:	f000 fea8 	bl	8004de0 <_fflush_r>
 8004090:	2800      	cmp	r0, #0
 8004092:	d1ed      	bne.n	8004070 <__swbuf_r+0x2a>
 8004094:	68a3      	ldr	r3, [r4, #8]
 8004096:	3b01      	subs	r3, #1
 8004098:	60a3      	str	r3, [r4, #8]
 800409a:	6823      	ldr	r3, [r4, #0]
 800409c:	1c5a      	adds	r2, r3, #1
 800409e:	6022      	str	r2, [r4, #0]
 80040a0:	701e      	strb	r6, [r3, #0]
 80040a2:	6962      	ldr	r2, [r4, #20]
 80040a4:	1c43      	adds	r3, r0, #1
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d004      	beq.n	80040b4 <__swbuf_r+0x6e>
 80040aa:	89a3      	ldrh	r3, [r4, #12]
 80040ac:	07db      	lsls	r3, r3, #31
 80040ae:	d5e1      	bpl.n	8004074 <__swbuf_r+0x2e>
 80040b0:	2e0a      	cmp	r6, #10
 80040b2:	d1df      	bne.n	8004074 <__swbuf_r+0x2e>
 80040b4:	4621      	mov	r1, r4
 80040b6:	4628      	mov	r0, r5
 80040b8:	f000 fe92 	bl	8004de0 <_fflush_r>
 80040bc:	2800      	cmp	r0, #0
 80040be:	d0d9      	beq.n	8004074 <__swbuf_r+0x2e>
 80040c0:	e7d6      	b.n	8004070 <__swbuf_r+0x2a>
	...

080040c4 <__swsetup_r>:
 80040c4:	b538      	push	{r3, r4, r5, lr}
 80040c6:	4b29      	ldr	r3, [pc, #164]	@ (800416c <__swsetup_r+0xa8>)
 80040c8:	4605      	mov	r5, r0
 80040ca:	6818      	ldr	r0, [r3, #0]
 80040cc:	460c      	mov	r4, r1
 80040ce:	b118      	cbz	r0, 80040d8 <__swsetup_r+0x14>
 80040d0:	6a03      	ldr	r3, [r0, #32]
 80040d2:	b90b      	cbnz	r3, 80040d8 <__swsetup_r+0x14>
 80040d4:	f7ff feae 	bl	8003e34 <__sinit>
 80040d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040dc:	0719      	lsls	r1, r3, #28
 80040de:	d422      	bmi.n	8004126 <__swsetup_r+0x62>
 80040e0:	06da      	lsls	r2, r3, #27
 80040e2:	d407      	bmi.n	80040f4 <__swsetup_r+0x30>
 80040e4:	2209      	movs	r2, #9
 80040e6:	602a      	str	r2, [r5, #0]
 80040e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040ec:	f04f 30ff 	mov.w	r0, #4294967295
 80040f0:	81a3      	strh	r3, [r4, #12]
 80040f2:	e033      	b.n	800415c <__swsetup_r+0x98>
 80040f4:	0758      	lsls	r0, r3, #29
 80040f6:	d512      	bpl.n	800411e <__swsetup_r+0x5a>
 80040f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040fa:	b141      	cbz	r1, 800410e <__swsetup_r+0x4a>
 80040fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004100:	4299      	cmp	r1, r3
 8004102:	d002      	beq.n	800410a <__swsetup_r+0x46>
 8004104:	4628      	mov	r0, r5
 8004106:	f000 f8c3 	bl	8004290 <_free_r>
 800410a:	2300      	movs	r3, #0
 800410c:	6363      	str	r3, [r4, #52]	@ 0x34
 800410e:	89a3      	ldrh	r3, [r4, #12]
 8004110:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004114:	81a3      	strh	r3, [r4, #12]
 8004116:	2300      	movs	r3, #0
 8004118:	6063      	str	r3, [r4, #4]
 800411a:	6923      	ldr	r3, [r4, #16]
 800411c:	6023      	str	r3, [r4, #0]
 800411e:	89a3      	ldrh	r3, [r4, #12]
 8004120:	f043 0308 	orr.w	r3, r3, #8
 8004124:	81a3      	strh	r3, [r4, #12]
 8004126:	6923      	ldr	r3, [r4, #16]
 8004128:	b94b      	cbnz	r3, 800413e <__swsetup_r+0x7a>
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004130:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004134:	d003      	beq.n	800413e <__swsetup_r+0x7a>
 8004136:	4621      	mov	r1, r4
 8004138:	4628      	mov	r0, r5
 800413a:	f000 fe9e 	bl	8004e7a <__smakebuf_r>
 800413e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004142:	f013 0201 	ands.w	r2, r3, #1
 8004146:	d00a      	beq.n	800415e <__swsetup_r+0x9a>
 8004148:	2200      	movs	r2, #0
 800414a:	60a2      	str	r2, [r4, #8]
 800414c:	6962      	ldr	r2, [r4, #20]
 800414e:	4252      	negs	r2, r2
 8004150:	61a2      	str	r2, [r4, #24]
 8004152:	6922      	ldr	r2, [r4, #16]
 8004154:	b942      	cbnz	r2, 8004168 <__swsetup_r+0xa4>
 8004156:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800415a:	d1c5      	bne.n	80040e8 <__swsetup_r+0x24>
 800415c:	bd38      	pop	{r3, r4, r5, pc}
 800415e:	0799      	lsls	r1, r3, #30
 8004160:	bf58      	it	pl
 8004162:	6962      	ldrpl	r2, [r4, #20]
 8004164:	60a2      	str	r2, [r4, #8]
 8004166:	e7f4      	b.n	8004152 <__swsetup_r+0x8e>
 8004168:	2000      	movs	r0, #0
 800416a:	e7f7      	b.n	800415c <__swsetup_r+0x98>
 800416c:	2000001c 	.word	0x2000001c

08004170 <memset>:
 8004170:	4603      	mov	r3, r0
 8004172:	4402      	add	r2, r0
 8004174:	4293      	cmp	r3, r2
 8004176:	d100      	bne.n	800417a <memset+0xa>
 8004178:	4770      	bx	lr
 800417a:	f803 1b01 	strb.w	r1, [r3], #1
 800417e:	e7f9      	b.n	8004174 <memset+0x4>

08004180 <_close_r>:
 8004180:	b538      	push	{r3, r4, r5, lr}
 8004182:	2300      	movs	r3, #0
 8004184:	4d05      	ldr	r5, [pc, #20]	@ (800419c <_close_r+0x1c>)
 8004186:	4604      	mov	r4, r0
 8004188:	4608      	mov	r0, r1
 800418a:	602b      	str	r3, [r5, #0]
 800418c:	f7fc fbf1 	bl	8000972 <_close>
 8004190:	1c43      	adds	r3, r0, #1
 8004192:	d102      	bne.n	800419a <_close_r+0x1a>
 8004194:	682b      	ldr	r3, [r5, #0]
 8004196:	b103      	cbz	r3, 800419a <_close_r+0x1a>
 8004198:	6023      	str	r3, [r4, #0]
 800419a:	bd38      	pop	{r3, r4, r5, pc}
 800419c:	20000358 	.word	0x20000358

080041a0 <_lseek_r>:
 80041a0:	b538      	push	{r3, r4, r5, lr}
 80041a2:	4604      	mov	r4, r0
 80041a4:	4608      	mov	r0, r1
 80041a6:	4611      	mov	r1, r2
 80041a8:	2200      	movs	r2, #0
 80041aa:	4d05      	ldr	r5, [pc, #20]	@ (80041c0 <_lseek_r+0x20>)
 80041ac:	602a      	str	r2, [r5, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	f7fc fc03 	bl	80009ba <_lseek>
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	d102      	bne.n	80041be <_lseek_r+0x1e>
 80041b8:	682b      	ldr	r3, [r5, #0]
 80041ba:	b103      	cbz	r3, 80041be <_lseek_r+0x1e>
 80041bc:	6023      	str	r3, [r4, #0]
 80041be:	bd38      	pop	{r3, r4, r5, pc}
 80041c0:	20000358 	.word	0x20000358

080041c4 <_read_r>:
 80041c4:	b538      	push	{r3, r4, r5, lr}
 80041c6:	4604      	mov	r4, r0
 80041c8:	4608      	mov	r0, r1
 80041ca:	4611      	mov	r1, r2
 80041cc:	2200      	movs	r2, #0
 80041ce:	4d05      	ldr	r5, [pc, #20]	@ (80041e4 <_read_r+0x20>)
 80041d0:	602a      	str	r2, [r5, #0]
 80041d2:	461a      	mov	r2, r3
 80041d4:	f7fc fb94 	bl	8000900 <_read>
 80041d8:	1c43      	adds	r3, r0, #1
 80041da:	d102      	bne.n	80041e2 <_read_r+0x1e>
 80041dc:	682b      	ldr	r3, [r5, #0]
 80041de:	b103      	cbz	r3, 80041e2 <_read_r+0x1e>
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	bd38      	pop	{r3, r4, r5, pc}
 80041e4:	20000358 	.word	0x20000358

080041e8 <_write_r>:
 80041e8:	b538      	push	{r3, r4, r5, lr}
 80041ea:	4604      	mov	r4, r0
 80041ec:	4608      	mov	r0, r1
 80041ee:	4611      	mov	r1, r2
 80041f0:	2200      	movs	r2, #0
 80041f2:	4d05      	ldr	r5, [pc, #20]	@ (8004208 <_write_r+0x20>)
 80041f4:	602a      	str	r2, [r5, #0]
 80041f6:	461a      	mov	r2, r3
 80041f8:	f7fc fb9f 	bl	800093a <_write>
 80041fc:	1c43      	adds	r3, r0, #1
 80041fe:	d102      	bne.n	8004206 <_write_r+0x1e>
 8004200:	682b      	ldr	r3, [r5, #0]
 8004202:	b103      	cbz	r3, 8004206 <_write_r+0x1e>
 8004204:	6023      	str	r3, [r4, #0]
 8004206:	bd38      	pop	{r3, r4, r5, pc}
 8004208:	20000358 	.word	0x20000358

0800420c <__errno>:
 800420c:	4b01      	ldr	r3, [pc, #4]	@ (8004214 <__errno+0x8>)
 800420e:	6818      	ldr	r0, [r3, #0]
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	2000001c 	.word	0x2000001c

08004218 <__libc_init_array>:
 8004218:	b570      	push	{r4, r5, r6, lr}
 800421a:	2600      	movs	r6, #0
 800421c:	4d0c      	ldr	r5, [pc, #48]	@ (8004250 <__libc_init_array+0x38>)
 800421e:	4c0d      	ldr	r4, [pc, #52]	@ (8004254 <__libc_init_array+0x3c>)
 8004220:	1b64      	subs	r4, r4, r5
 8004222:	10a4      	asrs	r4, r4, #2
 8004224:	42a6      	cmp	r6, r4
 8004226:	d109      	bne.n	800423c <__libc_init_array+0x24>
 8004228:	f000 ff38 	bl	800509c <_init>
 800422c:	2600      	movs	r6, #0
 800422e:	4d0a      	ldr	r5, [pc, #40]	@ (8004258 <__libc_init_array+0x40>)
 8004230:	4c0a      	ldr	r4, [pc, #40]	@ (800425c <__libc_init_array+0x44>)
 8004232:	1b64      	subs	r4, r4, r5
 8004234:	10a4      	asrs	r4, r4, #2
 8004236:	42a6      	cmp	r6, r4
 8004238:	d105      	bne.n	8004246 <__libc_init_array+0x2e>
 800423a:	bd70      	pop	{r4, r5, r6, pc}
 800423c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004240:	4798      	blx	r3
 8004242:	3601      	adds	r6, #1
 8004244:	e7ee      	b.n	8004224 <__libc_init_array+0xc>
 8004246:	f855 3b04 	ldr.w	r3, [r5], #4
 800424a:	4798      	blx	r3
 800424c:	3601      	adds	r6, #1
 800424e:	e7f2      	b.n	8004236 <__libc_init_array+0x1e>
 8004250:	08005350 	.word	0x08005350
 8004254:	08005350 	.word	0x08005350
 8004258:	08005350 	.word	0x08005350
 800425c:	08005354 	.word	0x08005354

08004260 <__retarget_lock_init_recursive>:
 8004260:	4770      	bx	lr

08004262 <__retarget_lock_acquire_recursive>:
 8004262:	4770      	bx	lr

08004264 <__retarget_lock_release_recursive>:
 8004264:	4770      	bx	lr

08004266 <memcpy>:
 8004266:	440a      	add	r2, r1
 8004268:	4291      	cmp	r1, r2
 800426a:	f100 33ff 	add.w	r3, r0, #4294967295
 800426e:	d100      	bne.n	8004272 <memcpy+0xc>
 8004270:	4770      	bx	lr
 8004272:	b510      	push	{r4, lr}
 8004274:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004278:	4291      	cmp	r1, r2
 800427a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800427e:	d1f9      	bne.n	8004274 <memcpy+0xe>
 8004280:	bd10      	pop	{r4, pc}

08004282 <abort>:
 8004282:	2006      	movs	r0, #6
 8004284:	b508      	push	{r3, lr}
 8004286:	f000 fe77 	bl	8004f78 <raise>
 800428a:	2001      	movs	r0, #1
 800428c:	f7fc fb2d 	bl	80008ea <_exit>

08004290 <_free_r>:
 8004290:	b538      	push	{r3, r4, r5, lr}
 8004292:	4605      	mov	r5, r0
 8004294:	2900      	cmp	r1, #0
 8004296:	d040      	beq.n	800431a <_free_r+0x8a>
 8004298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800429c:	1f0c      	subs	r4, r1, #4
 800429e:	2b00      	cmp	r3, #0
 80042a0:	bfb8      	it	lt
 80042a2:	18e4      	addlt	r4, r4, r3
 80042a4:	f000 f8e6 	bl	8004474 <__malloc_lock>
 80042a8:	4a1c      	ldr	r2, [pc, #112]	@ (800431c <_free_r+0x8c>)
 80042aa:	6813      	ldr	r3, [r2, #0]
 80042ac:	b933      	cbnz	r3, 80042bc <_free_r+0x2c>
 80042ae:	6063      	str	r3, [r4, #4]
 80042b0:	6014      	str	r4, [r2, #0]
 80042b2:	4628      	mov	r0, r5
 80042b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042b8:	f000 b8e2 	b.w	8004480 <__malloc_unlock>
 80042bc:	42a3      	cmp	r3, r4
 80042be:	d908      	bls.n	80042d2 <_free_r+0x42>
 80042c0:	6820      	ldr	r0, [r4, #0]
 80042c2:	1821      	adds	r1, r4, r0
 80042c4:	428b      	cmp	r3, r1
 80042c6:	bf01      	itttt	eq
 80042c8:	6819      	ldreq	r1, [r3, #0]
 80042ca:	685b      	ldreq	r3, [r3, #4]
 80042cc:	1809      	addeq	r1, r1, r0
 80042ce:	6021      	streq	r1, [r4, #0]
 80042d0:	e7ed      	b.n	80042ae <_free_r+0x1e>
 80042d2:	461a      	mov	r2, r3
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	b10b      	cbz	r3, 80042dc <_free_r+0x4c>
 80042d8:	42a3      	cmp	r3, r4
 80042da:	d9fa      	bls.n	80042d2 <_free_r+0x42>
 80042dc:	6811      	ldr	r1, [r2, #0]
 80042de:	1850      	adds	r0, r2, r1
 80042e0:	42a0      	cmp	r0, r4
 80042e2:	d10b      	bne.n	80042fc <_free_r+0x6c>
 80042e4:	6820      	ldr	r0, [r4, #0]
 80042e6:	4401      	add	r1, r0
 80042e8:	1850      	adds	r0, r2, r1
 80042ea:	4283      	cmp	r3, r0
 80042ec:	6011      	str	r1, [r2, #0]
 80042ee:	d1e0      	bne.n	80042b2 <_free_r+0x22>
 80042f0:	6818      	ldr	r0, [r3, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	4408      	add	r0, r1
 80042f6:	6010      	str	r0, [r2, #0]
 80042f8:	6053      	str	r3, [r2, #4]
 80042fa:	e7da      	b.n	80042b2 <_free_r+0x22>
 80042fc:	d902      	bls.n	8004304 <_free_r+0x74>
 80042fe:	230c      	movs	r3, #12
 8004300:	602b      	str	r3, [r5, #0]
 8004302:	e7d6      	b.n	80042b2 <_free_r+0x22>
 8004304:	6820      	ldr	r0, [r4, #0]
 8004306:	1821      	adds	r1, r4, r0
 8004308:	428b      	cmp	r3, r1
 800430a:	bf01      	itttt	eq
 800430c:	6819      	ldreq	r1, [r3, #0]
 800430e:	685b      	ldreq	r3, [r3, #4]
 8004310:	1809      	addeq	r1, r1, r0
 8004312:	6021      	streq	r1, [r4, #0]
 8004314:	6063      	str	r3, [r4, #4]
 8004316:	6054      	str	r4, [r2, #4]
 8004318:	e7cb      	b.n	80042b2 <_free_r+0x22>
 800431a:	bd38      	pop	{r3, r4, r5, pc}
 800431c:	20000364 	.word	0x20000364

08004320 <malloc>:
 8004320:	4b02      	ldr	r3, [pc, #8]	@ (800432c <malloc+0xc>)
 8004322:	4601      	mov	r1, r0
 8004324:	6818      	ldr	r0, [r3, #0]
 8004326:	f000 b825 	b.w	8004374 <_malloc_r>
 800432a:	bf00      	nop
 800432c:	2000001c 	.word	0x2000001c

08004330 <sbrk_aligned>:
 8004330:	b570      	push	{r4, r5, r6, lr}
 8004332:	4e0f      	ldr	r6, [pc, #60]	@ (8004370 <sbrk_aligned+0x40>)
 8004334:	460c      	mov	r4, r1
 8004336:	6831      	ldr	r1, [r6, #0]
 8004338:	4605      	mov	r5, r0
 800433a:	b911      	cbnz	r1, 8004342 <sbrk_aligned+0x12>
 800433c:	f000 fe5a 	bl	8004ff4 <_sbrk_r>
 8004340:	6030      	str	r0, [r6, #0]
 8004342:	4621      	mov	r1, r4
 8004344:	4628      	mov	r0, r5
 8004346:	f000 fe55 	bl	8004ff4 <_sbrk_r>
 800434a:	1c43      	adds	r3, r0, #1
 800434c:	d103      	bne.n	8004356 <sbrk_aligned+0x26>
 800434e:	f04f 34ff 	mov.w	r4, #4294967295
 8004352:	4620      	mov	r0, r4
 8004354:	bd70      	pop	{r4, r5, r6, pc}
 8004356:	1cc4      	adds	r4, r0, #3
 8004358:	f024 0403 	bic.w	r4, r4, #3
 800435c:	42a0      	cmp	r0, r4
 800435e:	d0f8      	beq.n	8004352 <sbrk_aligned+0x22>
 8004360:	1a21      	subs	r1, r4, r0
 8004362:	4628      	mov	r0, r5
 8004364:	f000 fe46 	bl	8004ff4 <_sbrk_r>
 8004368:	3001      	adds	r0, #1
 800436a:	d1f2      	bne.n	8004352 <sbrk_aligned+0x22>
 800436c:	e7ef      	b.n	800434e <sbrk_aligned+0x1e>
 800436e:	bf00      	nop
 8004370:	20000360 	.word	0x20000360

08004374 <_malloc_r>:
 8004374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004378:	1ccd      	adds	r5, r1, #3
 800437a:	f025 0503 	bic.w	r5, r5, #3
 800437e:	3508      	adds	r5, #8
 8004380:	2d0c      	cmp	r5, #12
 8004382:	bf38      	it	cc
 8004384:	250c      	movcc	r5, #12
 8004386:	2d00      	cmp	r5, #0
 8004388:	4606      	mov	r6, r0
 800438a:	db01      	blt.n	8004390 <_malloc_r+0x1c>
 800438c:	42a9      	cmp	r1, r5
 800438e:	d904      	bls.n	800439a <_malloc_r+0x26>
 8004390:	230c      	movs	r3, #12
 8004392:	6033      	str	r3, [r6, #0]
 8004394:	2000      	movs	r0, #0
 8004396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800439a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004470 <_malloc_r+0xfc>
 800439e:	f000 f869 	bl	8004474 <__malloc_lock>
 80043a2:	f8d8 3000 	ldr.w	r3, [r8]
 80043a6:	461c      	mov	r4, r3
 80043a8:	bb44      	cbnz	r4, 80043fc <_malloc_r+0x88>
 80043aa:	4629      	mov	r1, r5
 80043ac:	4630      	mov	r0, r6
 80043ae:	f7ff ffbf 	bl	8004330 <sbrk_aligned>
 80043b2:	1c43      	adds	r3, r0, #1
 80043b4:	4604      	mov	r4, r0
 80043b6:	d158      	bne.n	800446a <_malloc_r+0xf6>
 80043b8:	f8d8 4000 	ldr.w	r4, [r8]
 80043bc:	4627      	mov	r7, r4
 80043be:	2f00      	cmp	r7, #0
 80043c0:	d143      	bne.n	800444a <_malloc_r+0xd6>
 80043c2:	2c00      	cmp	r4, #0
 80043c4:	d04b      	beq.n	800445e <_malloc_r+0xea>
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	4639      	mov	r1, r7
 80043ca:	4630      	mov	r0, r6
 80043cc:	eb04 0903 	add.w	r9, r4, r3
 80043d0:	f000 fe10 	bl	8004ff4 <_sbrk_r>
 80043d4:	4581      	cmp	r9, r0
 80043d6:	d142      	bne.n	800445e <_malloc_r+0xea>
 80043d8:	6821      	ldr	r1, [r4, #0]
 80043da:	4630      	mov	r0, r6
 80043dc:	1a6d      	subs	r5, r5, r1
 80043de:	4629      	mov	r1, r5
 80043e0:	f7ff ffa6 	bl	8004330 <sbrk_aligned>
 80043e4:	3001      	adds	r0, #1
 80043e6:	d03a      	beq.n	800445e <_malloc_r+0xea>
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	442b      	add	r3, r5
 80043ec:	6023      	str	r3, [r4, #0]
 80043ee:	f8d8 3000 	ldr.w	r3, [r8]
 80043f2:	685a      	ldr	r2, [r3, #4]
 80043f4:	bb62      	cbnz	r2, 8004450 <_malloc_r+0xdc>
 80043f6:	f8c8 7000 	str.w	r7, [r8]
 80043fa:	e00f      	b.n	800441c <_malloc_r+0xa8>
 80043fc:	6822      	ldr	r2, [r4, #0]
 80043fe:	1b52      	subs	r2, r2, r5
 8004400:	d420      	bmi.n	8004444 <_malloc_r+0xd0>
 8004402:	2a0b      	cmp	r2, #11
 8004404:	d917      	bls.n	8004436 <_malloc_r+0xc2>
 8004406:	1961      	adds	r1, r4, r5
 8004408:	42a3      	cmp	r3, r4
 800440a:	6025      	str	r5, [r4, #0]
 800440c:	bf18      	it	ne
 800440e:	6059      	strne	r1, [r3, #4]
 8004410:	6863      	ldr	r3, [r4, #4]
 8004412:	bf08      	it	eq
 8004414:	f8c8 1000 	streq.w	r1, [r8]
 8004418:	5162      	str	r2, [r4, r5]
 800441a:	604b      	str	r3, [r1, #4]
 800441c:	4630      	mov	r0, r6
 800441e:	f000 f82f 	bl	8004480 <__malloc_unlock>
 8004422:	f104 000b 	add.w	r0, r4, #11
 8004426:	1d23      	adds	r3, r4, #4
 8004428:	f020 0007 	bic.w	r0, r0, #7
 800442c:	1ac2      	subs	r2, r0, r3
 800442e:	bf1c      	itt	ne
 8004430:	1a1b      	subne	r3, r3, r0
 8004432:	50a3      	strne	r3, [r4, r2]
 8004434:	e7af      	b.n	8004396 <_malloc_r+0x22>
 8004436:	6862      	ldr	r2, [r4, #4]
 8004438:	42a3      	cmp	r3, r4
 800443a:	bf0c      	ite	eq
 800443c:	f8c8 2000 	streq.w	r2, [r8]
 8004440:	605a      	strne	r2, [r3, #4]
 8004442:	e7eb      	b.n	800441c <_malloc_r+0xa8>
 8004444:	4623      	mov	r3, r4
 8004446:	6864      	ldr	r4, [r4, #4]
 8004448:	e7ae      	b.n	80043a8 <_malloc_r+0x34>
 800444a:	463c      	mov	r4, r7
 800444c:	687f      	ldr	r7, [r7, #4]
 800444e:	e7b6      	b.n	80043be <_malloc_r+0x4a>
 8004450:	461a      	mov	r2, r3
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	42a3      	cmp	r3, r4
 8004456:	d1fb      	bne.n	8004450 <_malloc_r+0xdc>
 8004458:	2300      	movs	r3, #0
 800445a:	6053      	str	r3, [r2, #4]
 800445c:	e7de      	b.n	800441c <_malloc_r+0xa8>
 800445e:	230c      	movs	r3, #12
 8004460:	4630      	mov	r0, r6
 8004462:	6033      	str	r3, [r6, #0]
 8004464:	f000 f80c 	bl	8004480 <__malloc_unlock>
 8004468:	e794      	b.n	8004394 <_malloc_r+0x20>
 800446a:	6005      	str	r5, [r0, #0]
 800446c:	e7d6      	b.n	800441c <_malloc_r+0xa8>
 800446e:	bf00      	nop
 8004470:	20000364 	.word	0x20000364

08004474 <__malloc_lock>:
 8004474:	4801      	ldr	r0, [pc, #4]	@ (800447c <__malloc_lock+0x8>)
 8004476:	f7ff bef4 	b.w	8004262 <__retarget_lock_acquire_recursive>
 800447a:	bf00      	nop
 800447c:	2000035c 	.word	0x2000035c

08004480 <__malloc_unlock>:
 8004480:	4801      	ldr	r0, [pc, #4]	@ (8004488 <__malloc_unlock+0x8>)
 8004482:	f7ff beef 	b.w	8004264 <__retarget_lock_release_recursive>
 8004486:	bf00      	nop
 8004488:	2000035c 	.word	0x2000035c

0800448c <__ssputs_r>:
 800448c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004490:	461f      	mov	r7, r3
 8004492:	688e      	ldr	r6, [r1, #8]
 8004494:	4682      	mov	sl, r0
 8004496:	42be      	cmp	r6, r7
 8004498:	460c      	mov	r4, r1
 800449a:	4690      	mov	r8, r2
 800449c:	680b      	ldr	r3, [r1, #0]
 800449e:	d82d      	bhi.n	80044fc <__ssputs_r+0x70>
 80044a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80044a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80044a8:	d026      	beq.n	80044f8 <__ssputs_r+0x6c>
 80044aa:	6965      	ldr	r5, [r4, #20]
 80044ac:	6909      	ldr	r1, [r1, #16]
 80044ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80044b2:	eba3 0901 	sub.w	r9, r3, r1
 80044b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80044ba:	1c7b      	adds	r3, r7, #1
 80044bc:	444b      	add	r3, r9
 80044be:	106d      	asrs	r5, r5, #1
 80044c0:	429d      	cmp	r5, r3
 80044c2:	bf38      	it	cc
 80044c4:	461d      	movcc	r5, r3
 80044c6:	0553      	lsls	r3, r2, #21
 80044c8:	d527      	bpl.n	800451a <__ssputs_r+0x8e>
 80044ca:	4629      	mov	r1, r5
 80044cc:	f7ff ff52 	bl	8004374 <_malloc_r>
 80044d0:	4606      	mov	r6, r0
 80044d2:	b360      	cbz	r0, 800452e <__ssputs_r+0xa2>
 80044d4:	464a      	mov	r2, r9
 80044d6:	6921      	ldr	r1, [r4, #16]
 80044d8:	f7ff fec5 	bl	8004266 <memcpy>
 80044dc:	89a3      	ldrh	r3, [r4, #12]
 80044de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80044e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044e6:	81a3      	strh	r3, [r4, #12]
 80044e8:	6126      	str	r6, [r4, #16]
 80044ea:	444e      	add	r6, r9
 80044ec:	6026      	str	r6, [r4, #0]
 80044ee:	463e      	mov	r6, r7
 80044f0:	6165      	str	r5, [r4, #20]
 80044f2:	eba5 0509 	sub.w	r5, r5, r9
 80044f6:	60a5      	str	r5, [r4, #8]
 80044f8:	42be      	cmp	r6, r7
 80044fa:	d900      	bls.n	80044fe <__ssputs_r+0x72>
 80044fc:	463e      	mov	r6, r7
 80044fe:	4632      	mov	r2, r6
 8004500:	4641      	mov	r1, r8
 8004502:	6820      	ldr	r0, [r4, #0]
 8004504:	f000 fcf5 	bl	8004ef2 <memmove>
 8004508:	2000      	movs	r0, #0
 800450a:	68a3      	ldr	r3, [r4, #8]
 800450c:	1b9b      	subs	r3, r3, r6
 800450e:	60a3      	str	r3, [r4, #8]
 8004510:	6823      	ldr	r3, [r4, #0]
 8004512:	4433      	add	r3, r6
 8004514:	6023      	str	r3, [r4, #0]
 8004516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800451a:	462a      	mov	r2, r5
 800451c:	f000 fd88 	bl	8005030 <_realloc_r>
 8004520:	4606      	mov	r6, r0
 8004522:	2800      	cmp	r0, #0
 8004524:	d1e0      	bne.n	80044e8 <__ssputs_r+0x5c>
 8004526:	4650      	mov	r0, sl
 8004528:	6921      	ldr	r1, [r4, #16]
 800452a:	f7ff feb1 	bl	8004290 <_free_r>
 800452e:	230c      	movs	r3, #12
 8004530:	f8ca 3000 	str.w	r3, [sl]
 8004534:	89a3      	ldrh	r3, [r4, #12]
 8004536:	f04f 30ff 	mov.w	r0, #4294967295
 800453a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800453e:	81a3      	strh	r3, [r4, #12]
 8004540:	e7e9      	b.n	8004516 <__ssputs_r+0x8a>
	...

08004544 <_svfiprintf_r>:
 8004544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004548:	4698      	mov	r8, r3
 800454a:	898b      	ldrh	r3, [r1, #12]
 800454c:	4607      	mov	r7, r0
 800454e:	061b      	lsls	r3, r3, #24
 8004550:	460d      	mov	r5, r1
 8004552:	4614      	mov	r4, r2
 8004554:	b09d      	sub	sp, #116	@ 0x74
 8004556:	d510      	bpl.n	800457a <_svfiprintf_r+0x36>
 8004558:	690b      	ldr	r3, [r1, #16]
 800455a:	b973      	cbnz	r3, 800457a <_svfiprintf_r+0x36>
 800455c:	2140      	movs	r1, #64	@ 0x40
 800455e:	f7ff ff09 	bl	8004374 <_malloc_r>
 8004562:	6028      	str	r0, [r5, #0]
 8004564:	6128      	str	r0, [r5, #16]
 8004566:	b930      	cbnz	r0, 8004576 <_svfiprintf_r+0x32>
 8004568:	230c      	movs	r3, #12
 800456a:	603b      	str	r3, [r7, #0]
 800456c:	f04f 30ff 	mov.w	r0, #4294967295
 8004570:	b01d      	add	sp, #116	@ 0x74
 8004572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004576:	2340      	movs	r3, #64	@ 0x40
 8004578:	616b      	str	r3, [r5, #20]
 800457a:	2300      	movs	r3, #0
 800457c:	9309      	str	r3, [sp, #36]	@ 0x24
 800457e:	2320      	movs	r3, #32
 8004580:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004584:	2330      	movs	r3, #48	@ 0x30
 8004586:	f04f 0901 	mov.w	r9, #1
 800458a:	f8cd 800c 	str.w	r8, [sp, #12]
 800458e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004728 <_svfiprintf_r+0x1e4>
 8004592:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004596:	4623      	mov	r3, r4
 8004598:	469a      	mov	sl, r3
 800459a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800459e:	b10a      	cbz	r2, 80045a4 <_svfiprintf_r+0x60>
 80045a0:	2a25      	cmp	r2, #37	@ 0x25
 80045a2:	d1f9      	bne.n	8004598 <_svfiprintf_r+0x54>
 80045a4:	ebba 0b04 	subs.w	fp, sl, r4
 80045a8:	d00b      	beq.n	80045c2 <_svfiprintf_r+0x7e>
 80045aa:	465b      	mov	r3, fp
 80045ac:	4622      	mov	r2, r4
 80045ae:	4629      	mov	r1, r5
 80045b0:	4638      	mov	r0, r7
 80045b2:	f7ff ff6b 	bl	800448c <__ssputs_r>
 80045b6:	3001      	adds	r0, #1
 80045b8:	f000 80a7 	beq.w	800470a <_svfiprintf_r+0x1c6>
 80045bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045be:	445a      	add	r2, fp
 80045c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80045c2:	f89a 3000 	ldrb.w	r3, [sl]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 809f 	beq.w	800470a <_svfiprintf_r+0x1c6>
 80045cc:	2300      	movs	r3, #0
 80045ce:	f04f 32ff 	mov.w	r2, #4294967295
 80045d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045d6:	f10a 0a01 	add.w	sl, sl, #1
 80045da:	9304      	str	r3, [sp, #16]
 80045dc:	9307      	str	r3, [sp, #28]
 80045de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80045e4:	4654      	mov	r4, sl
 80045e6:	2205      	movs	r2, #5
 80045e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045ec:	484e      	ldr	r0, [pc, #312]	@ (8004728 <_svfiprintf_r+0x1e4>)
 80045ee:	f000 fd11 	bl	8005014 <memchr>
 80045f2:	9a04      	ldr	r2, [sp, #16]
 80045f4:	b9d8      	cbnz	r0, 800462e <_svfiprintf_r+0xea>
 80045f6:	06d0      	lsls	r0, r2, #27
 80045f8:	bf44      	itt	mi
 80045fa:	2320      	movmi	r3, #32
 80045fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004600:	0711      	lsls	r1, r2, #28
 8004602:	bf44      	itt	mi
 8004604:	232b      	movmi	r3, #43	@ 0x2b
 8004606:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800460a:	f89a 3000 	ldrb.w	r3, [sl]
 800460e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004610:	d015      	beq.n	800463e <_svfiprintf_r+0xfa>
 8004612:	4654      	mov	r4, sl
 8004614:	2000      	movs	r0, #0
 8004616:	f04f 0c0a 	mov.w	ip, #10
 800461a:	9a07      	ldr	r2, [sp, #28]
 800461c:	4621      	mov	r1, r4
 800461e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004622:	3b30      	subs	r3, #48	@ 0x30
 8004624:	2b09      	cmp	r3, #9
 8004626:	d94b      	bls.n	80046c0 <_svfiprintf_r+0x17c>
 8004628:	b1b0      	cbz	r0, 8004658 <_svfiprintf_r+0x114>
 800462a:	9207      	str	r2, [sp, #28]
 800462c:	e014      	b.n	8004658 <_svfiprintf_r+0x114>
 800462e:	eba0 0308 	sub.w	r3, r0, r8
 8004632:	fa09 f303 	lsl.w	r3, r9, r3
 8004636:	4313      	orrs	r3, r2
 8004638:	46a2      	mov	sl, r4
 800463a:	9304      	str	r3, [sp, #16]
 800463c:	e7d2      	b.n	80045e4 <_svfiprintf_r+0xa0>
 800463e:	9b03      	ldr	r3, [sp, #12]
 8004640:	1d19      	adds	r1, r3, #4
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	9103      	str	r1, [sp, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	bfbb      	ittet	lt
 800464a:	425b      	neglt	r3, r3
 800464c:	f042 0202 	orrlt.w	r2, r2, #2
 8004650:	9307      	strge	r3, [sp, #28]
 8004652:	9307      	strlt	r3, [sp, #28]
 8004654:	bfb8      	it	lt
 8004656:	9204      	strlt	r2, [sp, #16]
 8004658:	7823      	ldrb	r3, [r4, #0]
 800465a:	2b2e      	cmp	r3, #46	@ 0x2e
 800465c:	d10a      	bne.n	8004674 <_svfiprintf_r+0x130>
 800465e:	7863      	ldrb	r3, [r4, #1]
 8004660:	2b2a      	cmp	r3, #42	@ 0x2a
 8004662:	d132      	bne.n	80046ca <_svfiprintf_r+0x186>
 8004664:	9b03      	ldr	r3, [sp, #12]
 8004666:	3402      	adds	r4, #2
 8004668:	1d1a      	adds	r2, r3, #4
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	9203      	str	r2, [sp, #12]
 800466e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004672:	9305      	str	r3, [sp, #20]
 8004674:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800472c <_svfiprintf_r+0x1e8>
 8004678:	2203      	movs	r2, #3
 800467a:	4650      	mov	r0, sl
 800467c:	7821      	ldrb	r1, [r4, #0]
 800467e:	f000 fcc9 	bl	8005014 <memchr>
 8004682:	b138      	cbz	r0, 8004694 <_svfiprintf_r+0x150>
 8004684:	2240      	movs	r2, #64	@ 0x40
 8004686:	9b04      	ldr	r3, [sp, #16]
 8004688:	eba0 000a 	sub.w	r0, r0, sl
 800468c:	4082      	lsls	r2, r0
 800468e:	4313      	orrs	r3, r2
 8004690:	3401      	adds	r4, #1
 8004692:	9304      	str	r3, [sp, #16]
 8004694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004698:	2206      	movs	r2, #6
 800469a:	4825      	ldr	r0, [pc, #148]	@ (8004730 <_svfiprintf_r+0x1ec>)
 800469c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046a0:	f000 fcb8 	bl	8005014 <memchr>
 80046a4:	2800      	cmp	r0, #0
 80046a6:	d036      	beq.n	8004716 <_svfiprintf_r+0x1d2>
 80046a8:	4b22      	ldr	r3, [pc, #136]	@ (8004734 <_svfiprintf_r+0x1f0>)
 80046aa:	bb1b      	cbnz	r3, 80046f4 <_svfiprintf_r+0x1b0>
 80046ac:	9b03      	ldr	r3, [sp, #12]
 80046ae:	3307      	adds	r3, #7
 80046b0:	f023 0307 	bic.w	r3, r3, #7
 80046b4:	3308      	adds	r3, #8
 80046b6:	9303      	str	r3, [sp, #12]
 80046b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046ba:	4433      	add	r3, r6
 80046bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80046be:	e76a      	b.n	8004596 <_svfiprintf_r+0x52>
 80046c0:	460c      	mov	r4, r1
 80046c2:	2001      	movs	r0, #1
 80046c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80046c8:	e7a8      	b.n	800461c <_svfiprintf_r+0xd8>
 80046ca:	2300      	movs	r3, #0
 80046cc:	f04f 0c0a 	mov.w	ip, #10
 80046d0:	4619      	mov	r1, r3
 80046d2:	3401      	adds	r4, #1
 80046d4:	9305      	str	r3, [sp, #20]
 80046d6:	4620      	mov	r0, r4
 80046d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046dc:	3a30      	subs	r2, #48	@ 0x30
 80046de:	2a09      	cmp	r2, #9
 80046e0:	d903      	bls.n	80046ea <_svfiprintf_r+0x1a6>
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d0c6      	beq.n	8004674 <_svfiprintf_r+0x130>
 80046e6:	9105      	str	r1, [sp, #20]
 80046e8:	e7c4      	b.n	8004674 <_svfiprintf_r+0x130>
 80046ea:	4604      	mov	r4, r0
 80046ec:	2301      	movs	r3, #1
 80046ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80046f2:	e7f0      	b.n	80046d6 <_svfiprintf_r+0x192>
 80046f4:	ab03      	add	r3, sp, #12
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	462a      	mov	r2, r5
 80046fa:	4638      	mov	r0, r7
 80046fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004738 <_svfiprintf_r+0x1f4>)
 80046fe:	a904      	add	r1, sp, #16
 8004700:	f3af 8000 	nop.w
 8004704:	1c42      	adds	r2, r0, #1
 8004706:	4606      	mov	r6, r0
 8004708:	d1d6      	bne.n	80046b8 <_svfiprintf_r+0x174>
 800470a:	89ab      	ldrh	r3, [r5, #12]
 800470c:	065b      	lsls	r3, r3, #25
 800470e:	f53f af2d 	bmi.w	800456c <_svfiprintf_r+0x28>
 8004712:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004714:	e72c      	b.n	8004570 <_svfiprintf_r+0x2c>
 8004716:	ab03      	add	r3, sp, #12
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	462a      	mov	r2, r5
 800471c:	4638      	mov	r0, r7
 800471e:	4b06      	ldr	r3, [pc, #24]	@ (8004738 <_svfiprintf_r+0x1f4>)
 8004720:	a904      	add	r1, sp, #16
 8004722:	f000 f9bd 	bl	8004aa0 <_printf_i>
 8004726:	e7ed      	b.n	8004704 <_svfiprintf_r+0x1c0>
 8004728:	0800531c 	.word	0x0800531c
 800472c:	08005322 	.word	0x08005322
 8004730:	08005326 	.word	0x08005326
 8004734:	00000000 	.word	0x00000000
 8004738:	0800448d 	.word	0x0800448d

0800473c <__sfputc_r>:
 800473c:	6893      	ldr	r3, [r2, #8]
 800473e:	b410      	push	{r4}
 8004740:	3b01      	subs	r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	6093      	str	r3, [r2, #8]
 8004746:	da07      	bge.n	8004758 <__sfputc_r+0x1c>
 8004748:	6994      	ldr	r4, [r2, #24]
 800474a:	42a3      	cmp	r3, r4
 800474c:	db01      	blt.n	8004752 <__sfputc_r+0x16>
 800474e:	290a      	cmp	r1, #10
 8004750:	d102      	bne.n	8004758 <__sfputc_r+0x1c>
 8004752:	bc10      	pop	{r4}
 8004754:	f7ff bc77 	b.w	8004046 <__swbuf_r>
 8004758:	6813      	ldr	r3, [r2, #0]
 800475a:	1c58      	adds	r0, r3, #1
 800475c:	6010      	str	r0, [r2, #0]
 800475e:	7019      	strb	r1, [r3, #0]
 8004760:	4608      	mov	r0, r1
 8004762:	bc10      	pop	{r4}
 8004764:	4770      	bx	lr

08004766 <__sfputs_r>:
 8004766:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004768:	4606      	mov	r6, r0
 800476a:	460f      	mov	r7, r1
 800476c:	4614      	mov	r4, r2
 800476e:	18d5      	adds	r5, r2, r3
 8004770:	42ac      	cmp	r4, r5
 8004772:	d101      	bne.n	8004778 <__sfputs_r+0x12>
 8004774:	2000      	movs	r0, #0
 8004776:	e007      	b.n	8004788 <__sfputs_r+0x22>
 8004778:	463a      	mov	r2, r7
 800477a:	4630      	mov	r0, r6
 800477c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004780:	f7ff ffdc 	bl	800473c <__sfputc_r>
 8004784:	1c43      	adds	r3, r0, #1
 8004786:	d1f3      	bne.n	8004770 <__sfputs_r+0xa>
 8004788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800478c <_vfiprintf_r>:
 800478c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004790:	460d      	mov	r5, r1
 8004792:	4614      	mov	r4, r2
 8004794:	4698      	mov	r8, r3
 8004796:	4606      	mov	r6, r0
 8004798:	b09d      	sub	sp, #116	@ 0x74
 800479a:	b118      	cbz	r0, 80047a4 <_vfiprintf_r+0x18>
 800479c:	6a03      	ldr	r3, [r0, #32]
 800479e:	b90b      	cbnz	r3, 80047a4 <_vfiprintf_r+0x18>
 80047a0:	f7ff fb48 	bl	8003e34 <__sinit>
 80047a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047a6:	07d9      	lsls	r1, r3, #31
 80047a8:	d405      	bmi.n	80047b6 <_vfiprintf_r+0x2a>
 80047aa:	89ab      	ldrh	r3, [r5, #12]
 80047ac:	059a      	lsls	r2, r3, #22
 80047ae:	d402      	bmi.n	80047b6 <_vfiprintf_r+0x2a>
 80047b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047b2:	f7ff fd56 	bl	8004262 <__retarget_lock_acquire_recursive>
 80047b6:	89ab      	ldrh	r3, [r5, #12]
 80047b8:	071b      	lsls	r3, r3, #28
 80047ba:	d501      	bpl.n	80047c0 <_vfiprintf_r+0x34>
 80047bc:	692b      	ldr	r3, [r5, #16]
 80047be:	b99b      	cbnz	r3, 80047e8 <_vfiprintf_r+0x5c>
 80047c0:	4629      	mov	r1, r5
 80047c2:	4630      	mov	r0, r6
 80047c4:	f7ff fc7e 	bl	80040c4 <__swsetup_r>
 80047c8:	b170      	cbz	r0, 80047e8 <_vfiprintf_r+0x5c>
 80047ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047cc:	07dc      	lsls	r4, r3, #31
 80047ce:	d504      	bpl.n	80047da <_vfiprintf_r+0x4e>
 80047d0:	f04f 30ff 	mov.w	r0, #4294967295
 80047d4:	b01d      	add	sp, #116	@ 0x74
 80047d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047da:	89ab      	ldrh	r3, [r5, #12]
 80047dc:	0598      	lsls	r0, r3, #22
 80047de:	d4f7      	bmi.n	80047d0 <_vfiprintf_r+0x44>
 80047e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047e2:	f7ff fd3f 	bl	8004264 <__retarget_lock_release_recursive>
 80047e6:	e7f3      	b.n	80047d0 <_vfiprintf_r+0x44>
 80047e8:	2300      	movs	r3, #0
 80047ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ec:	2320      	movs	r3, #32
 80047ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80047f2:	2330      	movs	r3, #48	@ 0x30
 80047f4:	f04f 0901 	mov.w	r9, #1
 80047f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80047fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80049a8 <_vfiprintf_r+0x21c>
 8004800:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004804:	4623      	mov	r3, r4
 8004806:	469a      	mov	sl, r3
 8004808:	f813 2b01 	ldrb.w	r2, [r3], #1
 800480c:	b10a      	cbz	r2, 8004812 <_vfiprintf_r+0x86>
 800480e:	2a25      	cmp	r2, #37	@ 0x25
 8004810:	d1f9      	bne.n	8004806 <_vfiprintf_r+0x7a>
 8004812:	ebba 0b04 	subs.w	fp, sl, r4
 8004816:	d00b      	beq.n	8004830 <_vfiprintf_r+0xa4>
 8004818:	465b      	mov	r3, fp
 800481a:	4622      	mov	r2, r4
 800481c:	4629      	mov	r1, r5
 800481e:	4630      	mov	r0, r6
 8004820:	f7ff ffa1 	bl	8004766 <__sfputs_r>
 8004824:	3001      	adds	r0, #1
 8004826:	f000 80a7 	beq.w	8004978 <_vfiprintf_r+0x1ec>
 800482a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800482c:	445a      	add	r2, fp
 800482e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004830:	f89a 3000 	ldrb.w	r3, [sl]
 8004834:	2b00      	cmp	r3, #0
 8004836:	f000 809f 	beq.w	8004978 <_vfiprintf_r+0x1ec>
 800483a:	2300      	movs	r3, #0
 800483c:	f04f 32ff 	mov.w	r2, #4294967295
 8004840:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004844:	f10a 0a01 	add.w	sl, sl, #1
 8004848:	9304      	str	r3, [sp, #16]
 800484a:	9307      	str	r3, [sp, #28]
 800484c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004850:	931a      	str	r3, [sp, #104]	@ 0x68
 8004852:	4654      	mov	r4, sl
 8004854:	2205      	movs	r2, #5
 8004856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800485a:	4853      	ldr	r0, [pc, #332]	@ (80049a8 <_vfiprintf_r+0x21c>)
 800485c:	f000 fbda 	bl	8005014 <memchr>
 8004860:	9a04      	ldr	r2, [sp, #16]
 8004862:	b9d8      	cbnz	r0, 800489c <_vfiprintf_r+0x110>
 8004864:	06d1      	lsls	r1, r2, #27
 8004866:	bf44      	itt	mi
 8004868:	2320      	movmi	r3, #32
 800486a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800486e:	0713      	lsls	r3, r2, #28
 8004870:	bf44      	itt	mi
 8004872:	232b      	movmi	r3, #43	@ 0x2b
 8004874:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004878:	f89a 3000 	ldrb.w	r3, [sl]
 800487c:	2b2a      	cmp	r3, #42	@ 0x2a
 800487e:	d015      	beq.n	80048ac <_vfiprintf_r+0x120>
 8004880:	4654      	mov	r4, sl
 8004882:	2000      	movs	r0, #0
 8004884:	f04f 0c0a 	mov.w	ip, #10
 8004888:	9a07      	ldr	r2, [sp, #28]
 800488a:	4621      	mov	r1, r4
 800488c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004890:	3b30      	subs	r3, #48	@ 0x30
 8004892:	2b09      	cmp	r3, #9
 8004894:	d94b      	bls.n	800492e <_vfiprintf_r+0x1a2>
 8004896:	b1b0      	cbz	r0, 80048c6 <_vfiprintf_r+0x13a>
 8004898:	9207      	str	r2, [sp, #28]
 800489a:	e014      	b.n	80048c6 <_vfiprintf_r+0x13a>
 800489c:	eba0 0308 	sub.w	r3, r0, r8
 80048a0:	fa09 f303 	lsl.w	r3, r9, r3
 80048a4:	4313      	orrs	r3, r2
 80048a6:	46a2      	mov	sl, r4
 80048a8:	9304      	str	r3, [sp, #16]
 80048aa:	e7d2      	b.n	8004852 <_vfiprintf_r+0xc6>
 80048ac:	9b03      	ldr	r3, [sp, #12]
 80048ae:	1d19      	adds	r1, r3, #4
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	9103      	str	r1, [sp, #12]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bfbb      	ittet	lt
 80048b8:	425b      	neglt	r3, r3
 80048ba:	f042 0202 	orrlt.w	r2, r2, #2
 80048be:	9307      	strge	r3, [sp, #28]
 80048c0:	9307      	strlt	r3, [sp, #28]
 80048c2:	bfb8      	it	lt
 80048c4:	9204      	strlt	r2, [sp, #16]
 80048c6:	7823      	ldrb	r3, [r4, #0]
 80048c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80048ca:	d10a      	bne.n	80048e2 <_vfiprintf_r+0x156>
 80048cc:	7863      	ldrb	r3, [r4, #1]
 80048ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80048d0:	d132      	bne.n	8004938 <_vfiprintf_r+0x1ac>
 80048d2:	9b03      	ldr	r3, [sp, #12]
 80048d4:	3402      	adds	r4, #2
 80048d6:	1d1a      	adds	r2, r3, #4
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	9203      	str	r2, [sp, #12]
 80048dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80048e0:	9305      	str	r3, [sp, #20]
 80048e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80049ac <_vfiprintf_r+0x220>
 80048e6:	2203      	movs	r2, #3
 80048e8:	4650      	mov	r0, sl
 80048ea:	7821      	ldrb	r1, [r4, #0]
 80048ec:	f000 fb92 	bl	8005014 <memchr>
 80048f0:	b138      	cbz	r0, 8004902 <_vfiprintf_r+0x176>
 80048f2:	2240      	movs	r2, #64	@ 0x40
 80048f4:	9b04      	ldr	r3, [sp, #16]
 80048f6:	eba0 000a 	sub.w	r0, r0, sl
 80048fa:	4082      	lsls	r2, r0
 80048fc:	4313      	orrs	r3, r2
 80048fe:	3401      	adds	r4, #1
 8004900:	9304      	str	r3, [sp, #16]
 8004902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004906:	2206      	movs	r2, #6
 8004908:	4829      	ldr	r0, [pc, #164]	@ (80049b0 <_vfiprintf_r+0x224>)
 800490a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800490e:	f000 fb81 	bl	8005014 <memchr>
 8004912:	2800      	cmp	r0, #0
 8004914:	d03f      	beq.n	8004996 <_vfiprintf_r+0x20a>
 8004916:	4b27      	ldr	r3, [pc, #156]	@ (80049b4 <_vfiprintf_r+0x228>)
 8004918:	bb1b      	cbnz	r3, 8004962 <_vfiprintf_r+0x1d6>
 800491a:	9b03      	ldr	r3, [sp, #12]
 800491c:	3307      	adds	r3, #7
 800491e:	f023 0307 	bic.w	r3, r3, #7
 8004922:	3308      	adds	r3, #8
 8004924:	9303      	str	r3, [sp, #12]
 8004926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004928:	443b      	add	r3, r7
 800492a:	9309      	str	r3, [sp, #36]	@ 0x24
 800492c:	e76a      	b.n	8004804 <_vfiprintf_r+0x78>
 800492e:	460c      	mov	r4, r1
 8004930:	2001      	movs	r0, #1
 8004932:	fb0c 3202 	mla	r2, ip, r2, r3
 8004936:	e7a8      	b.n	800488a <_vfiprintf_r+0xfe>
 8004938:	2300      	movs	r3, #0
 800493a:	f04f 0c0a 	mov.w	ip, #10
 800493e:	4619      	mov	r1, r3
 8004940:	3401      	adds	r4, #1
 8004942:	9305      	str	r3, [sp, #20]
 8004944:	4620      	mov	r0, r4
 8004946:	f810 2b01 	ldrb.w	r2, [r0], #1
 800494a:	3a30      	subs	r2, #48	@ 0x30
 800494c:	2a09      	cmp	r2, #9
 800494e:	d903      	bls.n	8004958 <_vfiprintf_r+0x1cc>
 8004950:	2b00      	cmp	r3, #0
 8004952:	d0c6      	beq.n	80048e2 <_vfiprintf_r+0x156>
 8004954:	9105      	str	r1, [sp, #20]
 8004956:	e7c4      	b.n	80048e2 <_vfiprintf_r+0x156>
 8004958:	4604      	mov	r4, r0
 800495a:	2301      	movs	r3, #1
 800495c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004960:	e7f0      	b.n	8004944 <_vfiprintf_r+0x1b8>
 8004962:	ab03      	add	r3, sp, #12
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	462a      	mov	r2, r5
 8004968:	4630      	mov	r0, r6
 800496a:	4b13      	ldr	r3, [pc, #76]	@ (80049b8 <_vfiprintf_r+0x22c>)
 800496c:	a904      	add	r1, sp, #16
 800496e:	f3af 8000 	nop.w
 8004972:	4607      	mov	r7, r0
 8004974:	1c78      	adds	r0, r7, #1
 8004976:	d1d6      	bne.n	8004926 <_vfiprintf_r+0x19a>
 8004978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800497a:	07d9      	lsls	r1, r3, #31
 800497c:	d405      	bmi.n	800498a <_vfiprintf_r+0x1fe>
 800497e:	89ab      	ldrh	r3, [r5, #12]
 8004980:	059a      	lsls	r2, r3, #22
 8004982:	d402      	bmi.n	800498a <_vfiprintf_r+0x1fe>
 8004984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004986:	f7ff fc6d 	bl	8004264 <__retarget_lock_release_recursive>
 800498a:	89ab      	ldrh	r3, [r5, #12]
 800498c:	065b      	lsls	r3, r3, #25
 800498e:	f53f af1f 	bmi.w	80047d0 <_vfiprintf_r+0x44>
 8004992:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004994:	e71e      	b.n	80047d4 <_vfiprintf_r+0x48>
 8004996:	ab03      	add	r3, sp, #12
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	462a      	mov	r2, r5
 800499c:	4630      	mov	r0, r6
 800499e:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <_vfiprintf_r+0x22c>)
 80049a0:	a904      	add	r1, sp, #16
 80049a2:	f000 f87d 	bl	8004aa0 <_printf_i>
 80049a6:	e7e4      	b.n	8004972 <_vfiprintf_r+0x1e6>
 80049a8:	0800531c 	.word	0x0800531c
 80049ac:	08005322 	.word	0x08005322
 80049b0:	08005326 	.word	0x08005326
 80049b4:	00000000 	.word	0x00000000
 80049b8:	08004767 	.word	0x08004767

080049bc <_printf_common>:
 80049bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049c0:	4616      	mov	r6, r2
 80049c2:	4698      	mov	r8, r3
 80049c4:	688a      	ldr	r2, [r1, #8]
 80049c6:	690b      	ldr	r3, [r1, #16]
 80049c8:	4607      	mov	r7, r0
 80049ca:	4293      	cmp	r3, r2
 80049cc:	bfb8      	it	lt
 80049ce:	4613      	movlt	r3, r2
 80049d0:	6033      	str	r3, [r6, #0]
 80049d2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80049d6:	460c      	mov	r4, r1
 80049d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80049dc:	b10a      	cbz	r2, 80049e2 <_printf_common+0x26>
 80049de:	3301      	adds	r3, #1
 80049e0:	6033      	str	r3, [r6, #0]
 80049e2:	6823      	ldr	r3, [r4, #0]
 80049e4:	0699      	lsls	r1, r3, #26
 80049e6:	bf42      	ittt	mi
 80049e8:	6833      	ldrmi	r3, [r6, #0]
 80049ea:	3302      	addmi	r3, #2
 80049ec:	6033      	strmi	r3, [r6, #0]
 80049ee:	6825      	ldr	r5, [r4, #0]
 80049f0:	f015 0506 	ands.w	r5, r5, #6
 80049f4:	d106      	bne.n	8004a04 <_printf_common+0x48>
 80049f6:	f104 0a19 	add.w	sl, r4, #25
 80049fa:	68e3      	ldr	r3, [r4, #12]
 80049fc:	6832      	ldr	r2, [r6, #0]
 80049fe:	1a9b      	subs	r3, r3, r2
 8004a00:	42ab      	cmp	r3, r5
 8004a02:	dc2b      	bgt.n	8004a5c <_printf_common+0xa0>
 8004a04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a08:	6822      	ldr	r2, [r4, #0]
 8004a0a:	3b00      	subs	r3, #0
 8004a0c:	bf18      	it	ne
 8004a0e:	2301      	movne	r3, #1
 8004a10:	0692      	lsls	r2, r2, #26
 8004a12:	d430      	bmi.n	8004a76 <_printf_common+0xba>
 8004a14:	4641      	mov	r1, r8
 8004a16:	4638      	mov	r0, r7
 8004a18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a1c:	47c8      	blx	r9
 8004a1e:	3001      	adds	r0, #1
 8004a20:	d023      	beq.n	8004a6a <_printf_common+0xae>
 8004a22:	6823      	ldr	r3, [r4, #0]
 8004a24:	6922      	ldr	r2, [r4, #16]
 8004a26:	f003 0306 	and.w	r3, r3, #6
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	bf14      	ite	ne
 8004a2e:	2500      	movne	r5, #0
 8004a30:	6833      	ldreq	r3, [r6, #0]
 8004a32:	f04f 0600 	mov.w	r6, #0
 8004a36:	bf08      	it	eq
 8004a38:	68e5      	ldreq	r5, [r4, #12]
 8004a3a:	f104 041a 	add.w	r4, r4, #26
 8004a3e:	bf08      	it	eq
 8004a40:	1aed      	subeq	r5, r5, r3
 8004a42:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004a46:	bf08      	it	eq
 8004a48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	bfc4      	itt	gt
 8004a50:	1a9b      	subgt	r3, r3, r2
 8004a52:	18ed      	addgt	r5, r5, r3
 8004a54:	42b5      	cmp	r5, r6
 8004a56:	d11a      	bne.n	8004a8e <_printf_common+0xd2>
 8004a58:	2000      	movs	r0, #0
 8004a5a:	e008      	b.n	8004a6e <_printf_common+0xb2>
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	4652      	mov	r2, sl
 8004a60:	4641      	mov	r1, r8
 8004a62:	4638      	mov	r0, r7
 8004a64:	47c8      	blx	r9
 8004a66:	3001      	adds	r0, #1
 8004a68:	d103      	bne.n	8004a72 <_printf_common+0xb6>
 8004a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a72:	3501      	adds	r5, #1
 8004a74:	e7c1      	b.n	80049fa <_printf_common+0x3e>
 8004a76:	2030      	movs	r0, #48	@ 0x30
 8004a78:	18e1      	adds	r1, r4, r3
 8004a7a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004a84:	4422      	add	r2, r4
 8004a86:	3302      	adds	r3, #2
 8004a88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004a8c:	e7c2      	b.n	8004a14 <_printf_common+0x58>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	4622      	mov	r2, r4
 8004a92:	4641      	mov	r1, r8
 8004a94:	4638      	mov	r0, r7
 8004a96:	47c8      	blx	r9
 8004a98:	3001      	adds	r0, #1
 8004a9a:	d0e6      	beq.n	8004a6a <_printf_common+0xae>
 8004a9c:	3601      	adds	r6, #1
 8004a9e:	e7d9      	b.n	8004a54 <_printf_common+0x98>

08004aa0 <_printf_i>:
 8004aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004aa4:	7e0f      	ldrb	r7, [r1, #24]
 8004aa6:	4691      	mov	r9, r2
 8004aa8:	2f78      	cmp	r7, #120	@ 0x78
 8004aaa:	4680      	mov	r8, r0
 8004aac:	460c      	mov	r4, r1
 8004aae:	469a      	mov	sl, r3
 8004ab0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ab2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ab6:	d807      	bhi.n	8004ac8 <_printf_i+0x28>
 8004ab8:	2f62      	cmp	r7, #98	@ 0x62
 8004aba:	d80a      	bhi.n	8004ad2 <_printf_i+0x32>
 8004abc:	2f00      	cmp	r7, #0
 8004abe:	f000 80d3 	beq.w	8004c68 <_printf_i+0x1c8>
 8004ac2:	2f58      	cmp	r7, #88	@ 0x58
 8004ac4:	f000 80ba 	beq.w	8004c3c <_printf_i+0x19c>
 8004ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004acc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ad0:	e03a      	b.n	8004b48 <_printf_i+0xa8>
 8004ad2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ad6:	2b15      	cmp	r3, #21
 8004ad8:	d8f6      	bhi.n	8004ac8 <_printf_i+0x28>
 8004ada:	a101      	add	r1, pc, #4	@ (adr r1, 8004ae0 <_printf_i+0x40>)
 8004adc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ae0:	08004b39 	.word	0x08004b39
 8004ae4:	08004b4d 	.word	0x08004b4d
 8004ae8:	08004ac9 	.word	0x08004ac9
 8004aec:	08004ac9 	.word	0x08004ac9
 8004af0:	08004ac9 	.word	0x08004ac9
 8004af4:	08004ac9 	.word	0x08004ac9
 8004af8:	08004b4d 	.word	0x08004b4d
 8004afc:	08004ac9 	.word	0x08004ac9
 8004b00:	08004ac9 	.word	0x08004ac9
 8004b04:	08004ac9 	.word	0x08004ac9
 8004b08:	08004ac9 	.word	0x08004ac9
 8004b0c:	08004c4f 	.word	0x08004c4f
 8004b10:	08004b77 	.word	0x08004b77
 8004b14:	08004c09 	.word	0x08004c09
 8004b18:	08004ac9 	.word	0x08004ac9
 8004b1c:	08004ac9 	.word	0x08004ac9
 8004b20:	08004c71 	.word	0x08004c71
 8004b24:	08004ac9 	.word	0x08004ac9
 8004b28:	08004b77 	.word	0x08004b77
 8004b2c:	08004ac9 	.word	0x08004ac9
 8004b30:	08004ac9 	.word	0x08004ac9
 8004b34:	08004c11 	.word	0x08004c11
 8004b38:	6833      	ldr	r3, [r6, #0]
 8004b3a:	1d1a      	adds	r2, r3, #4
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	6032      	str	r2, [r6, #0]
 8004b40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e09e      	b.n	8004c8a <_printf_i+0x1ea>
 8004b4c:	6833      	ldr	r3, [r6, #0]
 8004b4e:	6820      	ldr	r0, [r4, #0]
 8004b50:	1d19      	adds	r1, r3, #4
 8004b52:	6031      	str	r1, [r6, #0]
 8004b54:	0606      	lsls	r6, r0, #24
 8004b56:	d501      	bpl.n	8004b5c <_printf_i+0xbc>
 8004b58:	681d      	ldr	r5, [r3, #0]
 8004b5a:	e003      	b.n	8004b64 <_printf_i+0xc4>
 8004b5c:	0645      	lsls	r5, r0, #25
 8004b5e:	d5fb      	bpl.n	8004b58 <_printf_i+0xb8>
 8004b60:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004b64:	2d00      	cmp	r5, #0
 8004b66:	da03      	bge.n	8004b70 <_printf_i+0xd0>
 8004b68:	232d      	movs	r3, #45	@ 0x2d
 8004b6a:	426d      	negs	r5, r5
 8004b6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b70:	230a      	movs	r3, #10
 8004b72:	4859      	ldr	r0, [pc, #356]	@ (8004cd8 <_printf_i+0x238>)
 8004b74:	e011      	b.n	8004b9a <_printf_i+0xfa>
 8004b76:	6821      	ldr	r1, [r4, #0]
 8004b78:	6833      	ldr	r3, [r6, #0]
 8004b7a:	0608      	lsls	r0, r1, #24
 8004b7c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004b80:	d402      	bmi.n	8004b88 <_printf_i+0xe8>
 8004b82:	0649      	lsls	r1, r1, #25
 8004b84:	bf48      	it	mi
 8004b86:	b2ad      	uxthmi	r5, r5
 8004b88:	2f6f      	cmp	r7, #111	@ 0x6f
 8004b8a:	6033      	str	r3, [r6, #0]
 8004b8c:	bf14      	ite	ne
 8004b8e:	230a      	movne	r3, #10
 8004b90:	2308      	moveq	r3, #8
 8004b92:	4851      	ldr	r0, [pc, #324]	@ (8004cd8 <_printf_i+0x238>)
 8004b94:	2100      	movs	r1, #0
 8004b96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004b9a:	6866      	ldr	r6, [r4, #4]
 8004b9c:	2e00      	cmp	r6, #0
 8004b9e:	bfa8      	it	ge
 8004ba0:	6821      	ldrge	r1, [r4, #0]
 8004ba2:	60a6      	str	r6, [r4, #8]
 8004ba4:	bfa4      	itt	ge
 8004ba6:	f021 0104 	bicge.w	r1, r1, #4
 8004baa:	6021      	strge	r1, [r4, #0]
 8004bac:	b90d      	cbnz	r5, 8004bb2 <_printf_i+0x112>
 8004bae:	2e00      	cmp	r6, #0
 8004bb0:	d04b      	beq.n	8004c4a <_printf_i+0x1aa>
 8004bb2:	4616      	mov	r6, r2
 8004bb4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004bb8:	fb03 5711 	mls	r7, r3, r1, r5
 8004bbc:	5dc7      	ldrb	r7, [r0, r7]
 8004bbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004bc2:	462f      	mov	r7, r5
 8004bc4:	42bb      	cmp	r3, r7
 8004bc6:	460d      	mov	r5, r1
 8004bc8:	d9f4      	bls.n	8004bb4 <_printf_i+0x114>
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d10b      	bne.n	8004be6 <_printf_i+0x146>
 8004bce:	6823      	ldr	r3, [r4, #0]
 8004bd0:	07df      	lsls	r7, r3, #31
 8004bd2:	d508      	bpl.n	8004be6 <_printf_i+0x146>
 8004bd4:	6923      	ldr	r3, [r4, #16]
 8004bd6:	6861      	ldr	r1, [r4, #4]
 8004bd8:	4299      	cmp	r1, r3
 8004bda:	bfde      	ittt	le
 8004bdc:	2330      	movle	r3, #48	@ 0x30
 8004bde:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004be2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004be6:	1b92      	subs	r2, r2, r6
 8004be8:	6122      	str	r2, [r4, #16]
 8004bea:	464b      	mov	r3, r9
 8004bec:	4621      	mov	r1, r4
 8004bee:	4640      	mov	r0, r8
 8004bf0:	f8cd a000 	str.w	sl, [sp]
 8004bf4:	aa03      	add	r2, sp, #12
 8004bf6:	f7ff fee1 	bl	80049bc <_printf_common>
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d14a      	bne.n	8004c94 <_printf_i+0x1f4>
 8004bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8004c02:	b004      	add	sp, #16
 8004c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	f043 0320 	orr.w	r3, r3, #32
 8004c0e:	6023      	str	r3, [r4, #0]
 8004c10:	2778      	movs	r7, #120	@ 0x78
 8004c12:	4832      	ldr	r0, [pc, #200]	@ (8004cdc <_printf_i+0x23c>)
 8004c14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	6831      	ldr	r1, [r6, #0]
 8004c1c:	061f      	lsls	r7, r3, #24
 8004c1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c22:	d402      	bmi.n	8004c2a <_printf_i+0x18a>
 8004c24:	065f      	lsls	r7, r3, #25
 8004c26:	bf48      	it	mi
 8004c28:	b2ad      	uxthmi	r5, r5
 8004c2a:	6031      	str	r1, [r6, #0]
 8004c2c:	07d9      	lsls	r1, r3, #31
 8004c2e:	bf44      	itt	mi
 8004c30:	f043 0320 	orrmi.w	r3, r3, #32
 8004c34:	6023      	strmi	r3, [r4, #0]
 8004c36:	b11d      	cbz	r5, 8004c40 <_printf_i+0x1a0>
 8004c38:	2310      	movs	r3, #16
 8004c3a:	e7ab      	b.n	8004b94 <_printf_i+0xf4>
 8004c3c:	4826      	ldr	r0, [pc, #152]	@ (8004cd8 <_printf_i+0x238>)
 8004c3e:	e7e9      	b.n	8004c14 <_printf_i+0x174>
 8004c40:	6823      	ldr	r3, [r4, #0]
 8004c42:	f023 0320 	bic.w	r3, r3, #32
 8004c46:	6023      	str	r3, [r4, #0]
 8004c48:	e7f6      	b.n	8004c38 <_printf_i+0x198>
 8004c4a:	4616      	mov	r6, r2
 8004c4c:	e7bd      	b.n	8004bca <_printf_i+0x12a>
 8004c4e:	6833      	ldr	r3, [r6, #0]
 8004c50:	6825      	ldr	r5, [r4, #0]
 8004c52:	1d18      	adds	r0, r3, #4
 8004c54:	6961      	ldr	r1, [r4, #20]
 8004c56:	6030      	str	r0, [r6, #0]
 8004c58:	062e      	lsls	r6, r5, #24
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	d501      	bpl.n	8004c62 <_printf_i+0x1c2>
 8004c5e:	6019      	str	r1, [r3, #0]
 8004c60:	e002      	b.n	8004c68 <_printf_i+0x1c8>
 8004c62:	0668      	lsls	r0, r5, #25
 8004c64:	d5fb      	bpl.n	8004c5e <_printf_i+0x1be>
 8004c66:	8019      	strh	r1, [r3, #0]
 8004c68:	2300      	movs	r3, #0
 8004c6a:	4616      	mov	r6, r2
 8004c6c:	6123      	str	r3, [r4, #16]
 8004c6e:	e7bc      	b.n	8004bea <_printf_i+0x14a>
 8004c70:	6833      	ldr	r3, [r6, #0]
 8004c72:	2100      	movs	r1, #0
 8004c74:	1d1a      	adds	r2, r3, #4
 8004c76:	6032      	str	r2, [r6, #0]
 8004c78:	681e      	ldr	r6, [r3, #0]
 8004c7a:	6862      	ldr	r2, [r4, #4]
 8004c7c:	4630      	mov	r0, r6
 8004c7e:	f000 f9c9 	bl	8005014 <memchr>
 8004c82:	b108      	cbz	r0, 8004c88 <_printf_i+0x1e8>
 8004c84:	1b80      	subs	r0, r0, r6
 8004c86:	6060      	str	r0, [r4, #4]
 8004c88:	6863      	ldr	r3, [r4, #4]
 8004c8a:	6123      	str	r3, [r4, #16]
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c92:	e7aa      	b.n	8004bea <_printf_i+0x14a>
 8004c94:	4632      	mov	r2, r6
 8004c96:	4649      	mov	r1, r9
 8004c98:	4640      	mov	r0, r8
 8004c9a:	6923      	ldr	r3, [r4, #16]
 8004c9c:	47d0      	blx	sl
 8004c9e:	3001      	adds	r0, #1
 8004ca0:	d0ad      	beq.n	8004bfe <_printf_i+0x15e>
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	079b      	lsls	r3, r3, #30
 8004ca6:	d413      	bmi.n	8004cd0 <_printf_i+0x230>
 8004ca8:	68e0      	ldr	r0, [r4, #12]
 8004caa:	9b03      	ldr	r3, [sp, #12]
 8004cac:	4298      	cmp	r0, r3
 8004cae:	bfb8      	it	lt
 8004cb0:	4618      	movlt	r0, r3
 8004cb2:	e7a6      	b.n	8004c02 <_printf_i+0x162>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	4632      	mov	r2, r6
 8004cb8:	4649      	mov	r1, r9
 8004cba:	4640      	mov	r0, r8
 8004cbc:	47d0      	blx	sl
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	d09d      	beq.n	8004bfe <_printf_i+0x15e>
 8004cc2:	3501      	adds	r5, #1
 8004cc4:	68e3      	ldr	r3, [r4, #12]
 8004cc6:	9903      	ldr	r1, [sp, #12]
 8004cc8:	1a5b      	subs	r3, r3, r1
 8004cca:	42ab      	cmp	r3, r5
 8004ccc:	dcf2      	bgt.n	8004cb4 <_printf_i+0x214>
 8004cce:	e7eb      	b.n	8004ca8 <_printf_i+0x208>
 8004cd0:	2500      	movs	r5, #0
 8004cd2:	f104 0619 	add.w	r6, r4, #25
 8004cd6:	e7f5      	b.n	8004cc4 <_printf_i+0x224>
 8004cd8:	0800532d 	.word	0x0800532d
 8004cdc:	0800533e 	.word	0x0800533e

08004ce0 <__sflush_r>:
 8004ce0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce6:	0716      	lsls	r6, r2, #28
 8004ce8:	4605      	mov	r5, r0
 8004cea:	460c      	mov	r4, r1
 8004cec:	d454      	bmi.n	8004d98 <__sflush_r+0xb8>
 8004cee:	684b      	ldr	r3, [r1, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	dc02      	bgt.n	8004cfa <__sflush_r+0x1a>
 8004cf4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	dd48      	ble.n	8004d8c <__sflush_r+0xac>
 8004cfa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cfc:	2e00      	cmp	r6, #0
 8004cfe:	d045      	beq.n	8004d8c <__sflush_r+0xac>
 8004d00:	2300      	movs	r3, #0
 8004d02:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004d06:	682f      	ldr	r7, [r5, #0]
 8004d08:	6a21      	ldr	r1, [r4, #32]
 8004d0a:	602b      	str	r3, [r5, #0]
 8004d0c:	d030      	beq.n	8004d70 <__sflush_r+0x90>
 8004d0e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004d10:	89a3      	ldrh	r3, [r4, #12]
 8004d12:	0759      	lsls	r1, r3, #29
 8004d14:	d505      	bpl.n	8004d22 <__sflush_r+0x42>
 8004d16:	6863      	ldr	r3, [r4, #4]
 8004d18:	1ad2      	subs	r2, r2, r3
 8004d1a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004d1c:	b10b      	cbz	r3, 8004d22 <__sflush_r+0x42>
 8004d1e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d20:	1ad2      	subs	r2, r2, r3
 8004d22:	2300      	movs	r3, #0
 8004d24:	4628      	mov	r0, r5
 8004d26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d28:	6a21      	ldr	r1, [r4, #32]
 8004d2a:	47b0      	blx	r6
 8004d2c:	1c43      	adds	r3, r0, #1
 8004d2e:	89a3      	ldrh	r3, [r4, #12]
 8004d30:	d106      	bne.n	8004d40 <__sflush_r+0x60>
 8004d32:	6829      	ldr	r1, [r5, #0]
 8004d34:	291d      	cmp	r1, #29
 8004d36:	d82b      	bhi.n	8004d90 <__sflush_r+0xb0>
 8004d38:	4a28      	ldr	r2, [pc, #160]	@ (8004ddc <__sflush_r+0xfc>)
 8004d3a:	410a      	asrs	r2, r1
 8004d3c:	07d6      	lsls	r6, r2, #31
 8004d3e:	d427      	bmi.n	8004d90 <__sflush_r+0xb0>
 8004d40:	2200      	movs	r2, #0
 8004d42:	6062      	str	r2, [r4, #4]
 8004d44:	6922      	ldr	r2, [r4, #16]
 8004d46:	04d9      	lsls	r1, r3, #19
 8004d48:	6022      	str	r2, [r4, #0]
 8004d4a:	d504      	bpl.n	8004d56 <__sflush_r+0x76>
 8004d4c:	1c42      	adds	r2, r0, #1
 8004d4e:	d101      	bne.n	8004d54 <__sflush_r+0x74>
 8004d50:	682b      	ldr	r3, [r5, #0]
 8004d52:	b903      	cbnz	r3, 8004d56 <__sflush_r+0x76>
 8004d54:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d56:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d58:	602f      	str	r7, [r5, #0]
 8004d5a:	b1b9      	cbz	r1, 8004d8c <__sflush_r+0xac>
 8004d5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d60:	4299      	cmp	r1, r3
 8004d62:	d002      	beq.n	8004d6a <__sflush_r+0x8a>
 8004d64:	4628      	mov	r0, r5
 8004d66:	f7ff fa93 	bl	8004290 <_free_r>
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d6e:	e00d      	b.n	8004d8c <__sflush_r+0xac>
 8004d70:	2301      	movs	r3, #1
 8004d72:	4628      	mov	r0, r5
 8004d74:	47b0      	blx	r6
 8004d76:	4602      	mov	r2, r0
 8004d78:	1c50      	adds	r0, r2, #1
 8004d7a:	d1c9      	bne.n	8004d10 <__sflush_r+0x30>
 8004d7c:	682b      	ldr	r3, [r5, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0c6      	beq.n	8004d10 <__sflush_r+0x30>
 8004d82:	2b1d      	cmp	r3, #29
 8004d84:	d001      	beq.n	8004d8a <__sflush_r+0xaa>
 8004d86:	2b16      	cmp	r3, #22
 8004d88:	d11d      	bne.n	8004dc6 <__sflush_r+0xe6>
 8004d8a:	602f      	str	r7, [r5, #0]
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	e021      	b.n	8004dd4 <__sflush_r+0xf4>
 8004d90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d94:	b21b      	sxth	r3, r3
 8004d96:	e01a      	b.n	8004dce <__sflush_r+0xee>
 8004d98:	690f      	ldr	r7, [r1, #16]
 8004d9a:	2f00      	cmp	r7, #0
 8004d9c:	d0f6      	beq.n	8004d8c <__sflush_r+0xac>
 8004d9e:	0793      	lsls	r3, r2, #30
 8004da0:	bf18      	it	ne
 8004da2:	2300      	movne	r3, #0
 8004da4:	680e      	ldr	r6, [r1, #0]
 8004da6:	bf08      	it	eq
 8004da8:	694b      	ldreq	r3, [r1, #20]
 8004daa:	1bf6      	subs	r6, r6, r7
 8004dac:	600f      	str	r7, [r1, #0]
 8004dae:	608b      	str	r3, [r1, #8]
 8004db0:	2e00      	cmp	r6, #0
 8004db2:	ddeb      	ble.n	8004d8c <__sflush_r+0xac>
 8004db4:	4633      	mov	r3, r6
 8004db6:	463a      	mov	r2, r7
 8004db8:	4628      	mov	r0, r5
 8004dba:	6a21      	ldr	r1, [r4, #32]
 8004dbc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004dc0:	47e0      	blx	ip
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	dc07      	bgt.n	8004dd6 <__sflush_r+0xf6>
 8004dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dce:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd2:	81a3      	strh	r3, [r4, #12]
 8004dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dd6:	4407      	add	r7, r0
 8004dd8:	1a36      	subs	r6, r6, r0
 8004dda:	e7e9      	b.n	8004db0 <__sflush_r+0xd0>
 8004ddc:	dfbffffe 	.word	0xdfbffffe

08004de0 <_fflush_r>:
 8004de0:	b538      	push	{r3, r4, r5, lr}
 8004de2:	690b      	ldr	r3, [r1, #16]
 8004de4:	4605      	mov	r5, r0
 8004de6:	460c      	mov	r4, r1
 8004de8:	b913      	cbnz	r3, 8004df0 <_fflush_r+0x10>
 8004dea:	2500      	movs	r5, #0
 8004dec:	4628      	mov	r0, r5
 8004dee:	bd38      	pop	{r3, r4, r5, pc}
 8004df0:	b118      	cbz	r0, 8004dfa <_fflush_r+0x1a>
 8004df2:	6a03      	ldr	r3, [r0, #32]
 8004df4:	b90b      	cbnz	r3, 8004dfa <_fflush_r+0x1a>
 8004df6:	f7ff f81d 	bl	8003e34 <__sinit>
 8004dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d0f3      	beq.n	8004dea <_fflush_r+0xa>
 8004e02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004e04:	07d0      	lsls	r0, r2, #31
 8004e06:	d404      	bmi.n	8004e12 <_fflush_r+0x32>
 8004e08:	0599      	lsls	r1, r3, #22
 8004e0a:	d402      	bmi.n	8004e12 <_fflush_r+0x32>
 8004e0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e0e:	f7ff fa28 	bl	8004262 <__retarget_lock_acquire_recursive>
 8004e12:	4628      	mov	r0, r5
 8004e14:	4621      	mov	r1, r4
 8004e16:	f7ff ff63 	bl	8004ce0 <__sflush_r>
 8004e1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e1c:	4605      	mov	r5, r0
 8004e1e:	07da      	lsls	r2, r3, #31
 8004e20:	d4e4      	bmi.n	8004dec <_fflush_r+0xc>
 8004e22:	89a3      	ldrh	r3, [r4, #12]
 8004e24:	059b      	lsls	r3, r3, #22
 8004e26:	d4e1      	bmi.n	8004dec <_fflush_r+0xc>
 8004e28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e2a:	f7ff fa1b 	bl	8004264 <__retarget_lock_release_recursive>
 8004e2e:	e7dd      	b.n	8004dec <_fflush_r+0xc>

08004e30 <__swhatbuf_r>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	460c      	mov	r4, r1
 8004e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e38:	4615      	mov	r5, r2
 8004e3a:	2900      	cmp	r1, #0
 8004e3c:	461e      	mov	r6, r3
 8004e3e:	b096      	sub	sp, #88	@ 0x58
 8004e40:	da0c      	bge.n	8004e5c <__swhatbuf_r+0x2c>
 8004e42:	89a3      	ldrh	r3, [r4, #12]
 8004e44:	2100      	movs	r1, #0
 8004e46:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004e4a:	bf14      	ite	ne
 8004e4c:	2340      	movne	r3, #64	@ 0x40
 8004e4e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004e52:	2000      	movs	r0, #0
 8004e54:	6031      	str	r1, [r6, #0]
 8004e56:	602b      	str	r3, [r5, #0]
 8004e58:	b016      	add	sp, #88	@ 0x58
 8004e5a:	bd70      	pop	{r4, r5, r6, pc}
 8004e5c:	466a      	mov	r2, sp
 8004e5e:	f000 f893 	bl	8004f88 <_fstat_r>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	dbed      	blt.n	8004e42 <__swhatbuf_r+0x12>
 8004e66:	9901      	ldr	r1, [sp, #4]
 8004e68:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004e6c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004e70:	4259      	negs	r1, r3
 8004e72:	4159      	adcs	r1, r3
 8004e74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e78:	e7eb      	b.n	8004e52 <__swhatbuf_r+0x22>

08004e7a <__smakebuf_r>:
 8004e7a:	898b      	ldrh	r3, [r1, #12]
 8004e7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e7e:	079d      	lsls	r5, r3, #30
 8004e80:	4606      	mov	r6, r0
 8004e82:	460c      	mov	r4, r1
 8004e84:	d507      	bpl.n	8004e96 <__smakebuf_r+0x1c>
 8004e86:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004e8a:	6023      	str	r3, [r4, #0]
 8004e8c:	6123      	str	r3, [r4, #16]
 8004e8e:	2301      	movs	r3, #1
 8004e90:	6163      	str	r3, [r4, #20]
 8004e92:	b003      	add	sp, #12
 8004e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e96:	466a      	mov	r2, sp
 8004e98:	ab01      	add	r3, sp, #4
 8004e9a:	f7ff ffc9 	bl	8004e30 <__swhatbuf_r>
 8004e9e:	9f00      	ldr	r7, [sp, #0]
 8004ea0:	4605      	mov	r5, r0
 8004ea2:	4639      	mov	r1, r7
 8004ea4:	4630      	mov	r0, r6
 8004ea6:	f7ff fa65 	bl	8004374 <_malloc_r>
 8004eaa:	b948      	cbnz	r0, 8004ec0 <__smakebuf_r+0x46>
 8004eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eb0:	059a      	lsls	r2, r3, #22
 8004eb2:	d4ee      	bmi.n	8004e92 <__smakebuf_r+0x18>
 8004eb4:	f023 0303 	bic.w	r3, r3, #3
 8004eb8:	f043 0302 	orr.w	r3, r3, #2
 8004ebc:	81a3      	strh	r3, [r4, #12]
 8004ebe:	e7e2      	b.n	8004e86 <__smakebuf_r+0xc>
 8004ec0:	89a3      	ldrh	r3, [r4, #12]
 8004ec2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eca:	81a3      	strh	r3, [r4, #12]
 8004ecc:	9b01      	ldr	r3, [sp, #4]
 8004ece:	6020      	str	r0, [r4, #0]
 8004ed0:	b15b      	cbz	r3, 8004eea <__smakebuf_r+0x70>
 8004ed2:	4630      	mov	r0, r6
 8004ed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ed8:	f000 f868 	bl	8004fac <_isatty_r>
 8004edc:	b128      	cbz	r0, 8004eea <__smakebuf_r+0x70>
 8004ede:	89a3      	ldrh	r3, [r4, #12]
 8004ee0:	f023 0303 	bic.w	r3, r3, #3
 8004ee4:	f043 0301 	orr.w	r3, r3, #1
 8004ee8:	81a3      	strh	r3, [r4, #12]
 8004eea:	89a3      	ldrh	r3, [r4, #12]
 8004eec:	431d      	orrs	r5, r3
 8004eee:	81a5      	strh	r5, [r4, #12]
 8004ef0:	e7cf      	b.n	8004e92 <__smakebuf_r+0x18>

08004ef2 <memmove>:
 8004ef2:	4288      	cmp	r0, r1
 8004ef4:	b510      	push	{r4, lr}
 8004ef6:	eb01 0402 	add.w	r4, r1, r2
 8004efa:	d902      	bls.n	8004f02 <memmove+0x10>
 8004efc:	4284      	cmp	r4, r0
 8004efe:	4623      	mov	r3, r4
 8004f00:	d807      	bhi.n	8004f12 <memmove+0x20>
 8004f02:	1e43      	subs	r3, r0, #1
 8004f04:	42a1      	cmp	r1, r4
 8004f06:	d008      	beq.n	8004f1a <memmove+0x28>
 8004f08:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f0c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f10:	e7f8      	b.n	8004f04 <memmove+0x12>
 8004f12:	4601      	mov	r1, r0
 8004f14:	4402      	add	r2, r0
 8004f16:	428a      	cmp	r2, r1
 8004f18:	d100      	bne.n	8004f1c <memmove+0x2a>
 8004f1a:	bd10      	pop	{r4, pc}
 8004f1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f20:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f24:	e7f7      	b.n	8004f16 <memmove+0x24>

08004f26 <_raise_r>:
 8004f26:	291f      	cmp	r1, #31
 8004f28:	b538      	push	{r3, r4, r5, lr}
 8004f2a:	4605      	mov	r5, r0
 8004f2c:	460c      	mov	r4, r1
 8004f2e:	d904      	bls.n	8004f3a <_raise_r+0x14>
 8004f30:	2316      	movs	r3, #22
 8004f32:	6003      	str	r3, [r0, #0]
 8004f34:	f04f 30ff 	mov.w	r0, #4294967295
 8004f38:	bd38      	pop	{r3, r4, r5, pc}
 8004f3a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004f3c:	b112      	cbz	r2, 8004f44 <_raise_r+0x1e>
 8004f3e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004f42:	b94b      	cbnz	r3, 8004f58 <_raise_r+0x32>
 8004f44:	4628      	mov	r0, r5
 8004f46:	f000 f853 	bl	8004ff0 <_getpid_r>
 8004f4a:	4622      	mov	r2, r4
 8004f4c:	4601      	mov	r1, r0
 8004f4e:	4628      	mov	r0, r5
 8004f50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f54:	f000 b83a 	b.w	8004fcc <_kill_r>
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d00a      	beq.n	8004f72 <_raise_r+0x4c>
 8004f5c:	1c59      	adds	r1, r3, #1
 8004f5e:	d103      	bne.n	8004f68 <_raise_r+0x42>
 8004f60:	2316      	movs	r3, #22
 8004f62:	6003      	str	r3, [r0, #0]
 8004f64:	2001      	movs	r0, #1
 8004f66:	e7e7      	b.n	8004f38 <_raise_r+0x12>
 8004f68:	2100      	movs	r1, #0
 8004f6a:	4620      	mov	r0, r4
 8004f6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004f70:	4798      	blx	r3
 8004f72:	2000      	movs	r0, #0
 8004f74:	e7e0      	b.n	8004f38 <_raise_r+0x12>
	...

08004f78 <raise>:
 8004f78:	4b02      	ldr	r3, [pc, #8]	@ (8004f84 <raise+0xc>)
 8004f7a:	4601      	mov	r1, r0
 8004f7c:	6818      	ldr	r0, [r3, #0]
 8004f7e:	f7ff bfd2 	b.w	8004f26 <_raise_r>
 8004f82:	bf00      	nop
 8004f84:	2000001c 	.word	0x2000001c

08004f88 <_fstat_r>:
 8004f88:	b538      	push	{r3, r4, r5, lr}
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	4d06      	ldr	r5, [pc, #24]	@ (8004fa8 <_fstat_r+0x20>)
 8004f8e:	4604      	mov	r4, r0
 8004f90:	4608      	mov	r0, r1
 8004f92:	4611      	mov	r1, r2
 8004f94:	602b      	str	r3, [r5, #0]
 8004f96:	f7fb fcf7 	bl	8000988 <_fstat>
 8004f9a:	1c43      	adds	r3, r0, #1
 8004f9c:	d102      	bne.n	8004fa4 <_fstat_r+0x1c>
 8004f9e:	682b      	ldr	r3, [r5, #0]
 8004fa0:	b103      	cbz	r3, 8004fa4 <_fstat_r+0x1c>
 8004fa2:	6023      	str	r3, [r4, #0]
 8004fa4:	bd38      	pop	{r3, r4, r5, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000358 	.word	0x20000358

08004fac <_isatty_r>:
 8004fac:	b538      	push	{r3, r4, r5, lr}
 8004fae:	2300      	movs	r3, #0
 8004fb0:	4d05      	ldr	r5, [pc, #20]	@ (8004fc8 <_isatty_r+0x1c>)
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	602b      	str	r3, [r5, #0]
 8004fb8:	f7fb fcf5 	bl	80009a6 <_isatty>
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	d102      	bne.n	8004fc6 <_isatty_r+0x1a>
 8004fc0:	682b      	ldr	r3, [r5, #0]
 8004fc2:	b103      	cbz	r3, 8004fc6 <_isatty_r+0x1a>
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	bd38      	pop	{r3, r4, r5, pc}
 8004fc8:	20000358 	.word	0x20000358

08004fcc <_kill_r>:
 8004fcc:	b538      	push	{r3, r4, r5, lr}
 8004fce:	2300      	movs	r3, #0
 8004fd0:	4d06      	ldr	r5, [pc, #24]	@ (8004fec <_kill_r+0x20>)
 8004fd2:	4604      	mov	r4, r0
 8004fd4:	4608      	mov	r0, r1
 8004fd6:	4611      	mov	r1, r2
 8004fd8:	602b      	str	r3, [r5, #0]
 8004fda:	f7fb fc76 	bl	80008ca <_kill>
 8004fde:	1c43      	adds	r3, r0, #1
 8004fe0:	d102      	bne.n	8004fe8 <_kill_r+0x1c>
 8004fe2:	682b      	ldr	r3, [r5, #0]
 8004fe4:	b103      	cbz	r3, 8004fe8 <_kill_r+0x1c>
 8004fe6:	6023      	str	r3, [r4, #0]
 8004fe8:	bd38      	pop	{r3, r4, r5, pc}
 8004fea:	bf00      	nop
 8004fec:	20000358 	.word	0x20000358

08004ff0 <_getpid_r>:
 8004ff0:	f7fb bc64 	b.w	80008bc <_getpid>

08004ff4 <_sbrk_r>:
 8004ff4:	b538      	push	{r3, r4, r5, lr}
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	4d05      	ldr	r5, [pc, #20]	@ (8005010 <_sbrk_r+0x1c>)
 8004ffa:	4604      	mov	r4, r0
 8004ffc:	4608      	mov	r0, r1
 8004ffe:	602b      	str	r3, [r5, #0]
 8005000:	f7fb fce8 	bl	80009d4 <_sbrk>
 8005004:	1c43      	adds	r3, r0, #1
 8005006:	d102      	bne.n	800500e <_sbrk_r+0x1a>
 8005008:	682b      	ldr	r3, [r5, #0]
 800500a:	b103      	cbz	r3, 800500e <_sbrk_r+0x1a>
 800500c:	6023      	str	r3, [r4, #0]
 800500e:	bd38      	pop	{r3, r4, r5, pc}
 8005010:	20000358 	.word	0x20000358

08005014 <memchr>:
 8005014:	4603      	mov	r3, r0
 8005016:	b510      	push	{r4, lr}
 8005018:	b2c9      	uxtb	r1, r1
 800501a:	4402      	add	r2, r0
 800501c:	4293      	cmp	r3, r2
 800501e:	4618      	mov	r0, r3
 8005020:	d101      	bne.n	8005026 <memchr+0x12>
 8005022:	2000      	movs	r0, #0
 8005024:	e003      	b.n	800502e <memchr+0x1a>
 8005026:	7804      	ldrb	r4, [r0, #0]
 8005028:	3301      	adds	r3, #1
 800502a:	428c      	cmp	r4, r1
 800502c:	d1f6      	bne.n	800501c <memchr+0x8>
 800502e:	bd10      	pop	{r4, pc}

08005030 <_realloc_r>:
 8005030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005034:	4680      	mov	r8, r0
 8005036:	4615      	mov	r5, r2
 8005038:	460c      	mov	r4, r1
 800503a:	b921      	cbnz	r1, 8005046 <_realloc_r+0x16>
 800503c:	4611      	mov	r1, r2
 800503e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005042:	f7ff b997 	b.w	8004374 <_malloc_r>
 8005046:	b92a      	cbnz	r2, 8005054 <_realloc_r+0x24>
 8005048:	f7ff f922 	bl	8004290 <_free_r>
 800504c:	2400      	movs	r4, #0
 800504e:	4620      	mov	r0, r4
 8005050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005054:	f000 f81a 	bl	800508c <_malloc_usable_size_r>
 8005058:	4285      	cmp	r5, r0
 800505a:	4606      	mov	r6, r0
 800505c:	d802      	bhi.n	8005064 <_realloc_r+0x34>
 800505e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005062:	d8f4      	bhi.n	800504e <_realloc_r+0x1e>
 8005064:	4629      	mov	r1, r5
 8005066:	4640      	mov	r0, r8
 8005068:	f7ff f984 	bl	8004374 <_malloc_r>
 800506c:	4607      	mov	r7, r0
 800506e:	2800      	cmp	r0, #0
 8005070:	d0ec      	beq.n	800504c <_realloc_r+0x1c>
 8005072:	42b5      	cmp	r5, r6
 8005074:	462a      	mov	r2, r5
 8005076:	4621      	mov	r1, r4
 8005078:	bf28      	it	cs
 800507a:	4632      	movcs	r2, r6
 800507c:	f7ff f8f3 	bl	8004266 <memcpy>
 8005080:	4621      	mov	r1, r4
 8005082:	4640      	mov	r0, r8
 8005084:	f7ff f904 	bl	8004290 <_free_r>
 8005088:	463c      	mov	r4, r7
 800508a:	e7e0      	b.n	800504e <_realloc_r+0x1e>

0800508c <_malloc_usable_size_r>:
 800508c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005090:	1f18      	subs	r0, r3, #4
 8005092:	2b00      	cmp	r3, #0
 8005094:	bfbc      	itt	lt
 8005096:	580b      	ldrlt	r3, [r1, r0]
 8005098:	18c0      	addlt	r0, r0, r3
 800509a:	4770      	bx	lr

0800509c <_init>:
 800509c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800509e:	bf00      	nop
 80050a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050a2:	bc08      	pop	{r3}
 80050a4:	469e      	mov	lr, r3
 80050a6:	4770      	bx	lr

080050a8 <_fini>:
 80050a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050aa:	bf00      	nop
 80050ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ae:	bc08      	pop	{r3}
 80050b0:	469e      	mov	lr, r3
 80050b2:	4770      	bx	lr
