#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 15 08:18:42 2023
# Process ID: 5392
# Current directory: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10144 C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.xpr
# Log file: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/vivado.log
# Journal file: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:incrust:1.1 [get_ips  design_1_incrust_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_incrust_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files -ipstatic_source_dir C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/modelsim} {questa=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/questa} {riviera=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/riviera} {activehdl=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:incrust:1.1 [get_ips  design_1_incrust_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_incrust_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:incrust:1.1 [get_ips  design_1_incrust_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_incrust_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files -ipstatic_source_dir C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/modelsim} {questa=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/questa} {riviera=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/riviera} {activehdl=C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_0
endgroup
set_property location {4 736 -184} [get_bd_cells jtag_axi_0]
undo
set_property location {3 498 -170} [get_bd_cells jtag_axi_0]
report_ip_status -name ip_status 
set_property -dict [list CONFIG.PROTOCOL {2}] [get_bd_cells jtag_axi_0]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_0/M_AXI] [get_bd_intf_pins incrust_0/s_axi_AXILiteS]
connect_bd_net [get_bd_pins jtag_axi_0/aclk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_net [get_bd_pins jtag_axi_0/aresetn] [get_bd_pins xlconstant_1/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
assign_bd_address
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project C:/Users/ai770741/Documents/TP_Brost/tp2_p2/tp2_p2/tp2_p2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p2/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd}
set_property  ip_repo_paths  {c:/Users/ai770741/Documents/TP_Brost/tp2_p2/tp2_p2/hls/im_load_mm C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/incrust} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
open_project C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.xpr
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
current_project tp2_p2
set_property location {4 940 -8} [get_bd_cells smartconnect_0]
current_project tp2_p1
current_project tp2_p2
current_project tp2_p1
current_project tp2_p2
delete_bd_objs [get_bd_intf_nets im_load_mm_0_m_axis_video]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:incrust:1.1 incrust_0
endgroup
set_property location {4 825 607} [get_bd_cells incrust_0]
set_property location {3 982 652} [get_bd_cells incrust_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video_ctrl/video_in] [get_bd_intf_pins incrust_0/m_axis_video]
connect_bd_intf_net [get_bd_intf_pins im_load_mm_0/m_axis_video] [get_bd_intf_pins incrust_0/s_axis_video]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:jtag_axi:1.2 jtag_axi_1
endgroup
set_property location {1.5 394 617} [get_bd_cells jtag_axi_1]
set_property -dict [list CONFIG.PROTOCOL {2}] [get_bd_cells jtag_axi_1]
connect_bd_intf_net [get_bd_intf_pins jtag_axi_1/M_AXI] [get_bd_intf_pins incrust_0/s_axi_AXILiteS]
set_property location {3 559 588} [get_bd_cells jtag_axi_1]
connect_bd_net [get_bd_pins jtag_axi_1/aclk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_net [get_bd_pins jtag_axi_1/aresetn] [get_bd_pins video_ctrl/peripheral_aresetn]
current_project tp2_p1
regenerate_bd_layout
current_project tp2_p2
connect_bd_net [get_bd_pins incrust_0/ap_rst_n] [get_bd_pins video_ctrl/peripheral_aresetn]
connect_bd_net [get_bd_pins incrust_0/ap_clk] [get_bd_pins clk_wiz_0/clk_100]
current_project tp2_p1
current_project tp2_p2
save_bd_design
reset_run synth_1
make_wrapper -files [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p2/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd] -top
assign_bd_address
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {5 1611 840} [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk_wiz_0/clk_100 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
undo
undo
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/jtag_axi_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:im_load_mm:1.1 [get_ips  design_2_im_load_mm_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_im_load_mm_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/ai770741/Documents/TP_Brost/tp2_p2/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd]
report_ip_status -name ip_status 
current_project tp2_p1
current_project tp2_p2
