<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v</a>
defines: 
time_elapsed: 0.708s
ram usage: 38176 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfsorqcjo/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpfsorqcjo/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfsorqcjo/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfsorqcjo/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_task_call: (t), line:7
       |vpiName:t
       |vpiTask:
       \_task: (t), line:3
         |vpiName:t
         |vpiFullName:work@test.t
         |vpiIODecl:
         \_io_decl: (a)
           |vpiName:a
           |vpiDirection:5
           |vpiExpr:
           \_int_var: , line:3, parent:a
             |vpiFullName:a
         |vpiIODecl:
         \_io_decl: (b)
           |vpiName:b
           |vpiDirection:5
         |vpiStmt:
         \_sys_func_call: ($display), line:4, parent:t
           |vpiName:$display
           |vpiArgument:
           \_ref_obj: (a), line:4
             |vpiName:a
           |vpiArgument:
           \_ref_obj: (b), line:4
             |vpiName:b
       |vpiArgument:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiArgument:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiTaskFunc:
   \_task: (t), line:3
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \work_test of type 32
Object:  of type 24
Object: \t of type 60
Object: \t of type 59
Object: \$display of type 56
Object: \a of type 608
Object: \b of type 608
Object: \a of type 28
Object: \b of type 28
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d12ac0] str=&#39;\work_test&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d0e9a0]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:7</a>.0-7.0&gt; [0x2d0ec70] str=&#39;\t&#39;
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:3</a>.0-3.0&gt; [0x2d10be0] str=&#39;\t&#39;
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:4</a>.0-4.0&gt; [0x2d147e0] str=&#39;$display&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:4</a>.0-4.0&gt; [0x2d03360] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/br1027d.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br1027d.v:4</a>.0-4.0&gt; [0x2d10df0] str=&#39;\b&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d10f80] str=&#39;\a&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2d17170] str=&#39;\b&#39;
Segmentation fault

</pre>
</body>