// Seed: 3553381379
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7
);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    inout wire id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    output tri id_7,
    input wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11
);
  wire id_13;
  id_14 :
  assert property (@(posedge id_5) id_14)
  else;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8,
      id_6,
      id_14
  );
endmodule
