Quartus Prime Archive log --	C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/Projeto2Final.qarlog

Archive:	C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/Projeto2Final.qar
Date:		Wed Dec 07 12:44:06 2022
Quartus Prime		20.1.0 Build 711 06/05/2020 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/MUX2X1.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/RAMMIPS.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/ROMMIPS.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/ROMTestContent.mif
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/ROMcontent.mif
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/TopLevel.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/ULAMIPS.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/ULASomaSubPassa.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/aula14.qpf
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/aula14.qsf
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/bancoRegistradores.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/controleULA.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/conversorHex7Seg.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/estendeSinalGenerico.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/extraiByte.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/halfULA.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/halfULALastBit.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/muxGenerico2x1.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/muxGenerico4x1.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/registradorGenerico.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/somaConstante.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/somadorGenerico.vhd
C:/Users/vieir/Desktop/Insper/6-semestre/design-computadores/projeto2-final/unidadeControle.vhd
c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 24 files to archive =======

	================ Status: ===============
All files archived successfully.
