TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-03-31.14:33:21::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev"
		}]
}
TRACE::2022-03-31.14:33:21::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-03-31.14:33:21::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-03-31.14:33:21::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev"
		}]
}
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:21::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:21::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:21::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-03-31.14:33:21::SCWMssOS::No sw design opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::mss does not exists at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::Creating sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::Adding the swdes entry, created swdb C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::Writing mss at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:21::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp
TRACE::2022-03-31.14:33:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-03-31.14:33:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-03-31.14:33:21::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp
TRACE::2022-03-31.14:33:21::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-03-31.14:33:28::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-03-31.14:33:28::SCWMssOS::Writing the mss file completed C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-03-31.14:33:28::SCWPlatform::Started generating the artifacts platform final_rev
TRACE::2022-03-31.14:33:28::SCWPlatform::Sanity checking of platform is completed
LOG::2022-03-31.14:33:28::SCWPlatform::Started generating the artifacts for system configuration final_rev
LOG::2022-03-31.14:33:28::SCWSystem::Checking the domain standalone_domain
LOG::2022-03-31.14:33:28::SCWSystem::Not a boot domain 
LOG::2022-03-31.14:33:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-03-31.14:33:28::SCWDomain::Generating domain artifcats
TRACE::2022-03-31.14:33:28::SCWMssOS::Generating standalone artifcats
TRACE::2022-03-31.14:33:28::SCWMssOS:: Copying the user libraries. 
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp
TRACE::2022-03-31.14:33:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-03-31.14:33:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-03-31.14:33:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-03-31.14:33:28::SCWMssOS::skipping the bsp build ... 
TRACE::2022-03-31.14:33:28::SCWMssOS::Copying to export directory.
TRACE::2022-03-31.14:33:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-03-31.14:33:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-03-31.14:33:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-03-31.14:33:28::SCWSystem::Completed Processing the sysconfig final_rev
LOG::2022-03-31.14:33:28::SCWPlatform::Completed generating the artifacts for system configuration final_rev
TRACE::2022-03-31.14:33:28::SCWPlatform::Started preparing the platform 
TRACE::2022-03-31.14:33:28::SCWSystem::Writing the bif file for system config final_rev
TRACE::2022-03-31.14:33:28::SCWSystem::dir created 
TRACE::2022-03-31.14:33:28::SCWSystem::Writing the bif 
TRACE::2022-03-31.14:33:28::SCWPlatform::Started writing the spfm file 
TRACE::2022-03-31.14:33:28::SCWPlatform::Started writing the xpfm file 
TRACE::2022-03-31.14:33:28::SCWPlatform::Completed generating the platform
TRACE::2022-03-31.14:33:28::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-03-31.14:33:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-03-31.14:33:28::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-03-31.14:33:28::SCWPlatform::updated the xpfm file.
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-03-31.14:33:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-03-31.14:33:28::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-03-31.14:33:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-03-31.14:33:28::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-03-31.14:33:28::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-03-31.14:33:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-03-31.14:33:28::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:28::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:28::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-03-31.14:33:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:28::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:28::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:28::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-03-31.14:33:29::SCWPlatform::Clearing the existing platform
TRACE::2022-03-31.14:33:29::SCWSystem::Clearing the existing sysconfig
TRACE::2022-03-31.14:33:29::SCWMssOS::Removing the swdes entry for  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:29::SCWSystem::Clearing the domains completed.
TRACE::2022-03-31.14:33:29::SCWPlatform::Clearing the opened hw db.
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform location is C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:29::SCWPlatform::Removing the HwDB with name C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-03-31.14:33:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWReader::Active system found as  final_rev
TRACE::2022-03-31.14:33:29::SCWReader::Handling sysconfig final_rev
TRACE::2022-03-31.14:33:29::SCWDomain::checking for install qemu data   : 
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:29::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:29::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:29::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-03-31.14:33:29::SCWMssOS::No sw design opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:29::SCWMssOS::mss exists loading the mss file  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:29::SCWMssOS::Opened the sw design from mss  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:29::SCWMssOS::Adding the swdes entry C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-03-31.14:33:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-03-31.14:33:29::SCWMssOS::Opened the sw design.  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:30::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-03-31.14:33:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-03-31.14:33:30::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-03-31.14:33:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-03-31.14:33:30::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:30::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:30::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:30::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:30::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:30::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:30::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:30::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:30::SCWReader::No isolation master present  
LOG::2022-03-31.14:33:41::SCWPlatform::Started generating the artifacts platform final_rev
TRACE::2022-03-31.14:33:41::SCWPlatform::Sanity checking of platform is completed
LOG::2022-03-31.14:33:41::SCWPlatform::Started generating the artifacts for system configuration final_rev
LOG::2022-03-31.14:33:41::SCWSystem::Checking the domain standalone_domain
LOG::2022-03-31.14:33:41::SCWSystem::Not a boot domain 
LOG::2022-03-31.14:33:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-03-31.14:33:41::SCWDomain::Generating domain artifcats
TRACE::2022-03-31.14:33:41::SCWMssOS::Generating standalone artifcats
TRACE::2022-03-31.14:33:41::SCWMssOS:: Copying the user libraries. 
TRACE::2022-03-31.14:33:41::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:41::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:41::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:41::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:41::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:41::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:41::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:41::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:41::SCWMssOS::Completed writing the mss file at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp
TRACE::2022-03-31.14:33:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-03-31.14:33:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-03-31.14:33:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-03-31.14:33:41::SCWMssOS::doing bsp build ... 
TRACE::2022-03-31.14:33:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-03-31.14:33:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-03-31.14:33:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-03-31.14:33:41::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-03-31.14:33:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-03-31.14:33:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-03-31.14:33:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-03-31.14:33:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-03-31.14:33:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-03-31.14:33:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-03-31.14:33:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-03-31.14:33:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-03-31.14:33:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-03-31.14:33:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-03-31.14:33:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-03-31.14:33:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-03-31.14:33:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-03-31.14:33:41::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2022-03-31.14:33:41::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2022-03-31.14:33:41::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_6/src"

TRACE::2022-03-31.14:33:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-03-31.14:33:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-03-31.14:33:41::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-03-31.14:33:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-03-31.14:33:42::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_7/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-03-31.14:33:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-03-31.14:33:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_14/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-03-31.14:33:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-03-31.14:33:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_8/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2022-03-31.14:33:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2022-03-31.14:33:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_13/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2022-03-31.14:33:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2022-03-31.14:33:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/spi_v4_8/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/spi_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2022-03-31.14:33:42::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2022-03-31.14:33:42::SCWMssOS::tra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_6/src"

TRACE::2022-03-31.14:33:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-03-31.14:33:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-03-31.14:33:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_6/src"

TRACE::2022-03-31.14:33:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-03-31.14:33:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-03-31.14:33:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-03-31.14:33:48::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2022-03-31.14:33:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-03-31.14:33:48::SCWMssOS::make --no-print-directory archive

TRACE::2022-03-31.14:33:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/microblaze_
TRACE::2022-03-31.14:33:48::SCWMssOS::disable_exceptions.o microblaze_0/lib/print.o microblaze_0/lib/_exit.o microblaze_0/lib/xil_testio.o microblaze_0/lib/microblaz
TRACE::2022-03-31.14:33:48::SCWMssOS::e_disable_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/xspi_g.o microblaze_0/lib/microblaze_flush
TRACE::2022-03-31.14:33:48::SCWMssOS::_cache_ext.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xspi_sinit.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/
TRACE::2022-03-31.14:33:48::SCWMssOS::lib/xspi_selftest.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_util.o microblaze_0/lib/inbyte.o microblaze_0/lib/microbl
TRACE::2022-03-31.14:33:48::SCWMssOS::aze_exception_handler.o microblaze_0/lib/xbram_g.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_invalidate_d
TRACE::2022-03-31.14:33:48::SCWMssOS::cache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/microblaze_interrup
TRACE::2022-03-31.14:33:48::SCWMssOS::t_handler.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xil_mem.o microblaze_0/lib
TRACE::2022-03-31.14:33:48::SCWMssOS::/xspi_stats.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xil_sleepcommo
TRACE::2022-03-31.14:33:48::SCWMssOS::n.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xintc_selftest.o m
TRACE::2022-03-31.14:33:48::SCWMssOS::icroblaze_0/lib/xintc_l.o microblaze_0/lib/outbyte.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/microblaze_invalidate_dcach
TRACE::2022-03-31.14:33:48::SCWMssOS::e_range.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/hw_exception_
TRACE::2022-03-31.14:33:48::SCWMssOS::handler.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2022-03-31.14:33:48::SCWMssOS::oblaze_0/lib/xil_testcache.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib
TRACE::2022-03-31.14:33:48::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/xio.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/xbram.o mic
TRACE::2022-03-31.14:33:48::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_
TRACE::2022-03-31.14:33:48::SCWMssOS::invalidate_icache.o microblaze_0/lib/xspi_options.o microblaze_0/lib/errno.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xi
TRACE::2022-03-31.14:33:48::SCWMssOS::ntc_options.o microblaze_0/lib/xuartlite_stats.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/xint
TRACE::2022-03-31.14:33:48::SCWMssOS::c_intr.o microblaze_0/lib/xil_exception.o microblaze_0/lib/pvr.o microblaze_0/lib/xgpio.o microblaze_0/lib/xil_testmem.o microb
TRACE::2022-03-31.14:33:48::SCWMssOS::laze_0/lib/microblaze_update_icache.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0
TRACE::2022-03-31.14:33:48::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_assert.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/xgpio_extra.
TRACE::2022-03-31.14:33:48::SCWMssOS::o microblaze_0/lib/xspi.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/xintc.o microblaze_0/lib/xuartlite_sinit
TRACE::2022-03-31.14:33:48::SCWMssOS::.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/fcntl.o microblaze_0/lib/xgpio_selftest.o

TRACE::2022-03-31.14:33:48::SCWMssOS::'Finished building libraries'

TRACE::2022-03-31.14:33:49::SCWMssOS::Copying to export directory.
TRACE::2022-03-31.14:33:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-03-31.14:33:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-03-31.14:33:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-03-31.14:33:50::SCWSystem::Completed Processing the sysconfig final_rev
LOG::2022-03-31.14:33:50::SCWPlatform::Completed generating the artifacts for system configuration final_rev
TRACE::2022-03-31.14:33:50::SCWPlatform::Started preparing the platform 
TRACE::2022-03-31.14:33:50::SCWSystem::Writing the bif file for system config final_rev
TRACE::2022-03-31.14:33:50::SCWSystem::dir created 
TRACE::2022-03-31.14:33:50::SCWSystem::Writing the bif 
TRACE::2022-03-31.14:33:50::SCWPlatform::Started writing the spfm file 
TRACE::2022-03-31.14:33:50::SCWPlatform::Started writing the xpfm file 
TRACE::2022-03-31.14:33:50::SCWPlatform::Completed generating the platform
TRACE::2022-03-31.14:33:50::SCWMssOS::Saving the mss changes C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-03-31.14:33:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-03-31.14:33:50::SCWMssOS::Commit changes completed.
TRACE::2022-03-31.14:33:50::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:50::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:50::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:50::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:50::SCWWriter::formatted JSON is {
	"platformName":	"final_rev",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"final_rev",
	"platHandOff":	"C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/low_Hz_final.xsa",
	"platIntHandOff":	"<platformDir>/hw/low_Hz_final.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"final_rev",
	"systems":	[{
			"systemName":	"final_rev",
			"systemDesc":	"final_rev",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"final_rev",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"406f64e03333d168727a7cc528a41858",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-03-31.14:33:50::SCWPlatform::updated the xpfm file.
TRACE::2022-03-31.14:33:50::SCWPlatform::Trying to open the hw design at C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform::DSA given C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform::DSA absoulate path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform::DSA directory C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw
TRACE::2022-03-31.14:33:50::SCWPlatform:: Platform Path C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/hw/low_Hz_final.xsa
TRACE::2022-03-31.14:33:50::SCWPlatform:: Unique name xilinx:cmod_a7-15t::0.0
TRACE::2022-03-31.14:33:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2022-03-31.14:33:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2022-03-31.14:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-03-31.14:33:50::SCWMssOS::Checking the sw design at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-03-31.14:33:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-03-31.14:33:50::SCWMssOS::Sw design exists and opened at  C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_final.vitus/final_rev/microblaze_0/standalone_domain/bsp/system.mss
