

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Thu May  2 10:26:51 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W32_16f10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.703|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  784976|  814936|  784976|  814936|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_soft_max_fu_724    |soft_max    |     663|     663|     663|     663|   none  |
        |grp_conv_2_fu_736      |conv_2      |  474585|  484265|  474585|  484265|   none  |
        |grp_conv_1_fu_746      |conv_1      |  192037|  212317|  192037|  212317|   none  |
        |grp_max_pool_1_fu_756  |max_pool_1  |   19435|   19435|   19435|   19435|   none  |
        |grp_max_pool_2_fu_762  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_flat_fu_768        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   3976|   3976|       142|          -|          -|    28|    no    |
        | + Loop 1.1   |    140|    140|         5|          -|          -|    28|    no    |
        |- DENSE_LOOP  |  80200|  80200|      1604|          -|          -|    50|    no    |
        | + FLAT_LOOP  |   1600|   1600|         4|          -|          -|   400|    no    |
        |- DENSE_LOOP  |   6120|   6120|       204|          -|          -|    30|    no    |
        | + FLAT_LOOP  |    200|    200|         4|          -|          -|    50|    no    |
        |- Dense_Loop  |   1230|   1230|       123|          -|          -|    10|    no    |
        | + Flat_Loop  |    120|    120|         4|          -|          -|    30|    no    |
        |- Loop 5      |     60|     60|         6|          -|          -|    10|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|      40|   2326|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       10|     16|    4259|   6860|    -|
|Memory           |       56|      -|     237|     47|    0|
|Multiplexer      |        -|      -|       -|    923|    -|
|Register         |        -|      -|    1032|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       66|     22|    5568|  10156|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|     10|       5|     19|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|    40|    0|
    |cnn_fpext_32ns_64sc4_U30  |cnn_fpext_32ns_64sc4  |        0|      0|   100|   138|    0|
    |grp_conv_1_fu_746         |conv_1                |        0|      2|   816|  2024|    0|
    |grp_conv_2_fu_736         |conv_2                |        1|      2|   848|  2084|    0|
    |grp_flat_fu_768           |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_756     |max_pool_1            |        0|      0|   166|   395|    0|
    |grp_max_pool_2_fu_762     |max_pool_2            |        0|      0|   131|   370|    0|
    |grp_soft_max_fu_724       |soft_max              |        9|     12|  2078|  1565|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |       10|     16|  4259|  6860|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |conv_1_input_V_U       |cnn_conv_1_input_V    |        2|   0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_V_U         |cnn_conv_1_out_V      |        8|   0|   0|    0|   4056|   32|     1|       129792|
    |conv_2_out_V_U         |cnn_conv_2_out_V      |        4|   0|   0|    0|   1936|   32|     1|        61952|
    |dense_1_bias_V_U       |cnn_dense_1_bias_V    |        0|  14|  11|    0|     50|   14|     1|          700|
    |dense_1_out_V_U        |cnn_dense_1_out_V     |        1|   0|   0|    0|     50|   31|     1|         1550|
    |dense_1_weights_V_U    |cnn_dense_1_weighmb6  |       34|   0|   0|    0|  20000|   17|     1|       340000|
    |dense_2_bias_V_U       |cnn_dense_2_bias_V    |        0|  17|   8|    0|     30|   17|     1|          510|
    |dense_2_out_V_U        |cnn_dense_2_out_V     |        0|  62|  15|    0|     30|   31|     1|          930|
    |dense_2_weights_V_U    |cnn_dense_2_weighncg  |        2|   0|   0|    0|   1500|   17|     1|        25500|
    |dense_array_V_U        |cnn_dense_array_V     |        0|  64|   5|    0|     10|   32|     1|          320|
    |prediction_V_U         |cnn_dense_array_V     |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_out_bias_V_U     |cnn_dense_out_biapcA  |        0|  16|   3|    0|     10|   16|     1|          160|
    |dense_out_weights_V_U  |cnn_dense_out_weiocq  |        1|   0|   0|    0|    300|   17|     1|         5100|
    |max_pool_1_out_V_U     |cnn_max_pool_1_ouqcK  |        2|   0|   0|    0|   1014|   32|     1|        32448|
    |max_pool_2_out_V_U     |cnn_max_pool_2_ourcU  |        1|   0|   0|    0|    400|   32|     1|        12800|
    |flat_array_V_U         |cnn_max_pool_2_ourcU  |        1|   0|   0|    0|    400|   32|     1|        12800|
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                  |                      |       56| 237|  47|    0|  30580|  416|    16|       649970|
    +-----------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |r_V_6_fu_1349_p2           |     *    |      2|   0|   24|          17|          31|
    |r_V_7_fu_1500_p2           |     *    |      2|   0|   24|          31|          17|
    |r_V_fu_1198_p2             |     *    |      2|   0|   20|          17|          32|
    |add_ln1116_4_fu_1484_p2    |     +    |      0|   0|    8|           9|           9|
    |add_ln1116_fu_1478_p2      |     +    |      0|   0|    8|           9|           9|
    |add_ln1117_2_fu_1333_p2    |     +    |      0|   0|    8|          12|          12|
    |add_ln1117_3_fu_1176_p2    |     +    |      0|   0|   21|          15|           6|
    |add_ln1117_fu_1182_p2      |     +    |      0|   0|   21|          15|          15|
    |add_ln203_1_fu_1394_p2     |     +    |      0|   0|   38|          31|          31|
    |add_ln203_8_fu_842_p2      |     +    |      0|   0|   13|          11|          11|
    |add_ln203_fu_1243_p2       |     +    |      0|   0|   38|          31|          31|
    |add_ln28_fu_852_p2         |     +    |      0|   0|   14|           1|          10|
    |add_ln581_fu_936_p2        |     +    |      0|   0|   12|           6|          12|
    |add_ln703_1_fu_1388_p2     |     +    |      0|   0|   39|          32|          32|
    |add_ln703_2_fu_1533_p2     |     +    |      0|   0|   39|          32|          32|
    |add_ln703_fu_1237_p2       |     +    |      0|   0|   39|          32|          32|
    |add_ln958_fu_1714_p2       |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_1779_p2       |     +    |      0|   0|    8|           8|           8|
    |d_fu_1423_p2               |     +    |      0|   0|   13|           4|           1|
    |f_fu_1443_p2               |     +    |      0|   0|   15|           5|           1|
    |i_1_fu_1145_p2             |     +    |      0|   0|   15|           6|           1|
    |i_2_fu_1272_p2             |     +    |      0|   0|   15|           5|           1|
    |i_3_fu_1546_p2             |     +    |      0|   0|   13|           4|           1|
    |i_fu_784_p2                |     +    |      0|   0|   15|           5|           1|
    |ix_in_fu_790_p2            |     +    |      0|   0|   14|          10|           5|
    |j_1_fu_1165_p2             |     +    |      0|   0|   15|           9|           1|
    |j_2_fu_1292_p2             |     +    |      0|   0|   15|           6|           1|
    |j_fu_832_p2                |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_1608_p2       |     +    |      0|   0|   39|           6|          32|
    |m_14_fu_1741_p2            |     +    |      0|   0|   39|          32|          32|
    |ret_V_6_fu_1363_p2         |     +    |      0|   0|   55|          48|          48|
    |ret_V_7_fu_1514_p2         |     +    |      0|   0|   55|          48|          48|
    |ret_V_fu_1212_p2           |     +    |      0|   0|   55|          48|          48|
    |F2_fu_924_p2               |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_904_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln1117_fu_1327_p2      |     -    |      0|   0|    8|          12|          12|
    |sub_ln203_fu_820_p2        |     -    |      0|   0|   13|          11|          11|
    |sub_ln581_fu_942_p2        |     -    |      0|   0|   12|           5|          12|
    |sub_ln944_fu_1603_p2       |     -    |      0|   0|   39|           6|          32|
    |sub_ln947_fu_1634_p2       |     -    |      0|   0|   15|           4|           6|
    |sub_ln958_fu_1724_p2       |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_1774_p2       |     -    |      0|   0|    8|           5|           8|
    |tmp_V_fu_1570_p2           |     -    |      0|   0|   39|           1|          32|
    |a_fu_1661_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_1046_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_1031_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_1063_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_1057_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_1080_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_1688_p2       |    and   |      0|   0|    2|           1|           1|
    |p_Result_s_fu_1650_p2      |    and   |      0|   0|   32|          32|          32|
    |ashr_ln586_fu_993_p2       |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_1591_p3               |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln13_1_fu_1286_p2     |   icmp   |      0|   0|   11|           6|           5|
    |icmp_ln13_fu_1159_p2       |   icmp   |      0|   0|   13|           9|           8|
    |icmp_ln23_fu_778_p2        |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln25_fu_826_p2        |   icmp   |      0|   0|   11|           5|           4|
    |icmp_ln41_fu_1417_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln46_fu_1437_p2       |   icmp   |      0|   0|   11|           5|           3|
    |icmp_ln571_fu_918_p2       |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_930_p2       |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln582_fu_956_p2       |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln585_fu_979_p2       |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_984_p2       |   icmp   |      0|   0|   11|           7|           1|
    |icmp_ln69_fu_1540_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln935_fu_1565_p2      |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln947_1_fu_1655_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln947_fu_1624_p2      |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_1708_p2      |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln9_1_fu_1266_p2      |   icmp   |      0|   0|   11|           5|           3|
    |icmp_ln9_fu_1139_p2        |   icmp   |      0|   0|   11|           6|           5|
    |lshr_ln947_fu_1644_p2      |   lshr   |      0|   0|  101|           2|          32|
    |lshr_ln958_fu_1719_p2      |   lshr   |      0|   0|  101|          32|          32|
    |or_ln581_fu_1069_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_1036_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_1107_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_1121_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_1094_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_1694_p2        |    or    |      0|   0|    2|           1|           1|
    |m_13_fu_1734_p3            |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_910_p3          |  select  |      0|   0|   54|           1|          54|
    |prediction_output_Din_A    |  select  |      0|   0|   32|           1|           1|
    |select_ln19_1_fu_1408_p3   |  select  |      0|   0|   31|           1|           1|
    |select_ln19_fu_1257_p3     |  select  |      0|   0|   31|           1|           1|
    |select_ln588_fu_1013_p3    |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_1100_p3  |  select  |      0|   0|   32|           1|          32|
    |select_ln603_2_fu_1113_p3  |  select  |      0|   0|   32|           1|          32|
    |select_ln603_3_fu_1127_p3  |  select  |      0|   0|   32|           1|          32|
    |select_ln603_fu_1086_p3    |  select  |      0|   0|   32|           1|          32|
    |select_ln964_fu_1767_p3    |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_948_p3           |  select  |      0|   0|   12|           1|          12|
    |tmp_V_13_fu_1575_p3        |  select  |      0|   0|   32|           1|          32|
    |shl_ln604_fu_1021_p2       |    shl   |      0|   0|  101|          32|          32|
    |shl_ln958_fu_1729_p2       |    shl   |      0|   0|  101|          32|          32|
    |xor_ln571_fu_1026_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_1074_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_1040_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_1051_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_1675_p2       |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      6|  40| 2326|        1146|        1364|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  197|         45|    1|         45|
    |conv_1_input_V_address0    |   15|          3|   10|         30|
    |conv_1_input_V_ce0         |   15|          3|    1|          3|
    |conv_1_out_V_address0      |   21|          4|   12|         48|
    |conv_1_out_V_ce0           |   21|          4|    1|          4|
    |conv_1_out_V_d0            |   15|          3|   32|         96|
    |conv_1_out_V_we0           |   15|          3|    1|          3|
    |conv_2_out_V_address0      |   21|          4|   11|         44|
    |conv_2_out_V_ce0           |   21|          4|    1|          4|
    |conv_2_out_V_d0            |   15|          3|   32|         96|
    |conv_2_out_V_we0           |   15|          3|    1|          3|
    |d_0_i_reg_679              |    9|          2|    4|          8|
    |dense_1_out_V_address0     |   21|          4|    6|         24|
    |dense_1_out_V_d0           |   15|          3|   31|         93|
    |dense_2_out_V_address0     |   21|          4|    5|         20|
    |dense_2_out_V_d0           |   15|          3|   31|         93|
    |dense_array_V_address0     |   15|          3|    4|         12|
    |dense_array_V_ce0          |   15|          3|    1|          3|
    |dense_array_V_d0           |   15|          3|   32|         96|
    |dense_array_V_we0          |   15|          3|    1|          3|
    |f_0_i_reg_702              |    9|          2|    5|         10|
    |flat_array_V_address0      |   21|          4|    9|         36|
    |flat_array_V_ce0           |   15|          3|    1|          3|
    |flat_array_V_d0            |   15|          3|   32|         96|
    |flat_array_V_we0           |   15|          3|    1|          3|
    |i24_0_reg_713              |    9|          2|    4|          8|
    |i_0_i5_reg_645             |    9|          2|    5|         10|
    |i_0_i_reg_600              |    9|          2|    6|         12|
    |i_0_reg_568                |    9|          2|    5|         10|
    |ix_in_0_reg_556            |    9|          2|   10|         20|
    |ix_in_1_reg_579            |    9|          2|   10|         20|
    |j_0_i10_reg_668            |    9|          2|    6|         12|
    |j_0_i_reg_623              |    9|          2|    9|         18|
    |j_0_reg_589                |    9|          2|    5|         10|
    |max_pool_1_out_V_address0  |   21|          4|   10|         40|
    |max_pool_1_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_1_out_V_d0        |   15|          3|   32|         96|
    |max_pool_1_out_V_we0       |   15|          3|    1|          3|
    |max_pool_2_out_V_address0  |   21|          4|    9|         36|
    |max_pool_2_out_V_ce0       |   21|          4|    1|          4|
    |max_pool_2_out_V_d0        |   15|          3|   32|         96|
    |max_pool_2_out_V_we0       |   15|          3|    1|          3|
    |p_Val2_32_reg_611          |    9|          2|   32|         64|
    |p_Val2_36_reg_656          |    9|          2|   32|         64|
    |p_Val2_43_reg_690          |    9|          2|   32|         64|
    |phi_mul_reg_634            |    9|          2|   15|         30|
    |prediction_V_address0      |   21|          4|    4|         16|
    |prediction_V_ce0           |   15|          3|    1|          3|
    |prediction_V_d0            |   15|          3|   32|         96|
    |prediction_V_we0           |   15|          3|    1|          3|
    |prediction_output_WEN_A    |    9|          2|    4|          8|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  923|        191|  566|       1626|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln1117_3_reg_1955               |  15|   0|   15|          0|
    |add_ln203_8_reg_1862                |  11|   0|   11|          0|
    |add_ln28_reg_1872                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |  44|   0|   44|          0|
    |cnn_input_load_reg_1877             |  32|   0|   32|          0|
    |d_0_i_reg_679                       |   4|   0|    4|          0|
    |d_reg_2072                          |   4|   0|    4|          0|
    |dense_1_out_V_load_reg_2043         |  31|   0|   31|          0|
    |dense_1_weights_V_lo_reg_1980       |  17|   0|   17|          0|
    |dense_2_out_V_load_reg_2116         |  31|   0|   31|          0|
    |dense_2_weights_V_lo_reg_2048       |  17|   0|   17|          0|
    |dense_out_weights_V_1_reg_2111      |  17|   0|   17|          0|
    |f_0_i_reg_702                       |   5|   0|    5|          0|
    |f_reg_2091                          |   5|   0|    5|          0|
    |flat_array_V_load_reg_1975          |  32|   0|   32|          0|
    |grp_conv_1_fu_746_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_736_ap_start_reg      |   1|   0|    1|          0|
    |grp_flat_fu_768_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_756_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_762_ap_start_reg  |   1|   0|    1|          0|
    |grp_soft_max_fu_724_ap_start_reg    |   1|   0|    1|          0|
    |i24_0_reg_713                       |   4|   0|    4|          0|
    |i_0_i5_reg_645                      |   5|   0|    5|          0|
    |i_0_i_reg_600                       |   6|   0|    6|          0|
    |i_0_reg_568                         |   5|   0|    5|          0|
    |i_1_reg_1931                        |   6|   0|    6|          0|
    |i_2_reg_2004                        |   5|   0|    5|          0|
    |i_3_reg_2134                        |   4|   0|    4|          0|
    |i_reg_1839                          |   5|   0|    5|          0|
    |icmp_ln571_reg_1888                 |   1|   0|    1|          0|
    |icmp_ln581_reg_1894                 |   1|   0|    1|          0|
    |icmp_ln582_reg_1906                 |   1|   0|    1|          0|
    |icmp_ln935_reg_2162                 |   1|   0|    1|          0|
    |icmp_ln958_reg_2196                 |   1|   0|    1|          0|
    |ix_in_0_reg_556                     |  10|   0|   10|          0|
    |ix_in_1_reg_579                     |  10|   0|   10|          0|
    |ix_in_reg_1844                      |  10|   0|   10|          0|
    |j_0_i10_reg_668                     |   6|   0|    6|          0|
    |j_0_i_reg_623                       |   9|   0|    9|          0|
    |j_0_reg_589                         |   5|   0|    5|          0|
    |j_1_reg_1950                        |   9|   0|    9|          0|
    |j_2_reg_2023                        |   6|   0|    6|          0|
    |j_reg_1857                          |   5|   0|    5|          0|
    |l_reg_2175                          |  32|   0|   32|          0|
    |m_reg_2201                          |  31|   0|   31|          0|
    |man_V_2_reg_1883                    |  54|   0|   54|          0|
    |or_ln_reg_2191                      |   1|   0|   32|         31|
    |p_Result_46_reg_2156                |   1|   0|    1|          0|
    |p_Val2_32_reg_611                   |  32|   0|   32|          0|
    |p_Val2_33_reg_1995                  |  14|   0|   14|          0|
    |p_Val2_36_reg_656                   |  32|   0|   32|          0|
    |p_Val2_37_reg_2063                  |  17|   0|   17|          0|
    |p_Val2_43_reg_690                   |  32|   0|   32|          0|
    |phi_mul_reg_634                     |  15|   0|   15|          0|
    |r_V_6_reg_2053                      |  48|   0|   48|          0|
    |r_V_7_reg_2121                      |  48|   0|   48|          0|
    |r_V_reg_1985                        |  48|   0|   48|          0|
    |select_ln603_3_reg_1923             |  32|   0|   32|          0|
    |sh_amt_reg_1900                     |  12|   0|   12|          0|
    |sub_ln203_reg_1849                  |   9|   0|   11|          2|
    |sub_ln944_reg_2185                  |  32|   0|   32|          0|
    |tmp_21_reg_1918                     |   7|   0|    7|          0|
    |tmp_28_reg_2206                     |   1|   0|    1|          0|
    |tmp_V_12_reg_2149                   |  32|   0|   32|          0|
    |tmp_V_13_reg_2167                   |  32|   0|   32|          0|
    |trunc_ln583_reg_1912                |  32|   0|   32|          0|
    |trunc_ln943_reg_2180                |   8|   0|    8|          0|
    |zext_ln13_3_reg_2015                |   5|   0|   12|          7|
    |zext_ln13_reg_1942                  |   6|   0|   15|          9|
    |zext_ln14_1_reg_2009                |   5|   0|   64|         59|
    |zext_ln14_reg_1936                  |   6|   0|   64|         58|
    |zext_ln46_reg_2083                  |   4|   0|    9|          5|
    |zext_ln48_reg_2077                  |   4|   0|   64|         60|
    |zext_ln70_reg_2139                  |   4|   0|   64|         60|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1032|   0| 1323|        291|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CRTL_BUS_AWVALID    |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWREADY    | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_AWADDR     |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WVALID     |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WREADY     | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WDATA      |  in |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_WSTRB      |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARVALID    |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARREADY    | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_ARADDR     |  in |    4|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RVALID     | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RREADY     |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RDATA      | out |   32|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_RRESP      | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BVALID     | out |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BREADY     |  in |    1|    s_axi   |      CRTL_BUS     |  return void |
|s_axi_CRTL_BUS_BRESP      | out |    2|    s_axi   |      CRTL_BUS     |  return void |
|ap_clk                    |  in |    1| ap_ctrl_hs |        cnn        | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |        cnn        | return value |
|interrupt                 | out |    1| ap_ctrl_hs |        cnn        | return value |
|cnn_input_Addr_A          | out |   32|    bram    |     cnn_input     |     array    |
|cnn_input_EN_A            | out |    1|    bram    |     cnn_input     |     array    |
|cnn_input_WEN_A           | out |    4|    bram    |     cnn_input     |     array    |
|cnn_input_Din_A           | out |   32|    bram    |     cnn_input     |     array    |
|cnn_input_Dout_A          |  in |   32|    bram    |     cnn_input     |     array    |
|cnn_input_Clk_A           | out |    1|    bram    |     cnn_input     |     array    |
|cnn_input_Rst_A           | out |    1|    bram    |     cnn_input     |     array    |
|prediction_output_Addr_A  | out |   32|    bram    | prediction_output |     array    |
|prediction_output_EN_A    | out |    1|    bram    | prediction_output |     array    |
|prediction_output_WEN_A   | out |    4|    bram    | prediction_output |     array    |
|prediction_output_Din_A   | out |   32|    bram    | prediction_output |     array    |
|prediction_output_Dout_A  |  in |   32|    bram    | prediction_output |     array    |
|prediction_output_Clk_A   | out |    1|    bram    | prediction_output |     array    |
|prediction_output_Rst_A   | out |    1|    bram    | prediction_output |     array    |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 25 
19 --> 20 23 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 18 
25 --> 26 32 
26 --> 27 30 
27 --> 28 
28 --> 29 
29 --> 26 
30 --> 31 
31 --> 25 
32 --> 38 33 
33 --> 34 37 
34 --> 35 
35 --> 36 
36 --> 33 
37 --> 32 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 39 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%dense_array_V = alloca [10 x i32], align 4" [cnn_ap_type/dense_out.cpp:38->cnn_ap_type/cnn.cpp:67]   --->   Operation 45 'alloca' 'dense_array_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !432"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !438"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%conv_1_input_V = alloca [784 x i32], align 4" [cnn_ap_type/cnn.cpp:19]   --->   Operation 49 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%conv_1_out_V = alloca [4056 x i32], align 4" [cnn_ap_type/cnn.cpp:32]   --->   Operation 50 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i32]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:32]   --->   Operation 51 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%max_pool_1_out_V = alloca [1014 x i32], align 4" [cnn_ap_type/cnn.cpp:37]   --->   Operation 52 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i32]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:37]   --->   Operation 53 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%conv_2_out_V = alloca [1936 x i32], align 4" [cnn_ap_type/cnn.cpp:42]   --->   Operation 54 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i32]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:42]   --->   Operation 55 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%max_pool_2_out_V = alloca [400 x i32], align 4" [cnn_ap_type/cnn.cpp:47]   --->   Operation 56 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i32]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:47]   --->   Operation 57 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%flat_array_V = alloca [400 x i32], align 4" [cnn_ap_type/cnn.cpp:52]   --->   Operation 58 'alloca' 'flat_array_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%dense_1_out_V = alloca [50 x i31], align 4" [cnn_ap_type/cnn.cpp:57]   --->   Operation 59 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%dense_2_out_V = alloca [30 x i31], align 4" [cnn_ap_type/cnn.cpp:62]   --->   Operation 60 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%prediction_V = alloca [10 x i32], align 4" [cnn_ap_type/cnn.cpp:66]   --->   Operation 61 'alloca' 'prediction_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str1303, i32 0, i32 0, [1 x i8]* @p_str11304, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction_output, [5 x i8]* @p_str1303, i32 0, i32 0, [1 x i8]* @p_str11304, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str21305, i32 0, i32 0, [1 x i8]* @p_str11304, i32 0, i32 0, [9 x i8]* @p_str31306, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str11304, [1 x i8]* @p_str11304) nounwind" [cnn_ap_type/cnn.cpp:18]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader342" [cnn_ap_type/cnn.cpp:23]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]"   --->   Operation 66 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]"   --->   Operation 67 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_type/cnn.cpp:23]   --->   Operation 68 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_type/cnn.cpp:23]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0" [cnn_ap_type/cnn.cpp:23]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_type/cnn.cpp:28]   --->   Operation 72 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_s to i11" [cnn_ap_type/cnn.cpp:27]   --->   Operation 74 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 75 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %tmp_10 to i11" [cnn_ap_type/cnn.cpp:27]   --->   Operation 76 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_17" [cnn_ap_type/cnn.cpp:27]   --->   Operation 77 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 78 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (3.25ns)   --->   "store i32 0, i32* %conv_1_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:32]   --->   Operation 79 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 80 [1/1] (3.25ns)   --->   "store i32 0, i32* %max_pool_1_out_V_add, align 16" [cnn_ap_type/cnn.cpp:37]   --->   Operation 80 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 81 [1/1] (3.25ns)   --->   "store i32 0, i32* %conv_2_out_V_addr, align 16" [cnn_ap_type/cnn.cpp:42]   --->   Operation 81 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 82 [1/1] (3.25ns)   --->   "store i32 0, i32* %max_pool_2_out_V_add, align 16" [cnn_ap_type/cnn.cpp:47]   --->   Operation 82 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_type/cnn.cpp:28]   --->   Operation 83 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]"   --->   Operation 84 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_type/cnn.cpp:25]   --->   Operation 85 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 86 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 87 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv" [cnn_ap_type/cnn.cpp:25]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %j_0 to i11" [cnn_ap_type/cnn.cpp:27]   --->   Operation 89 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln203_8 = add i11 %sub_ln203, %zext_ln203_18" [cnn_ap_type/cnn.cpp:27]   --->   Operation 90 'add' 'add_ln203_8' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 91 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_type/cnn.cpp:27]   --->   Operation 92 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 93 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_type/cnn.cpp:28]   --->   Operation 94 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader342"   --->   Operation 95 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 96 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 97 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 97 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.67>
ST_5 : Operation 98 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_type/cnn.cpp:27]   --->   Operation 98 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 99 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_type/cnn.cpp:27]   --->   Operation 100 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 101 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 102 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_type/cnn.cpp:27]   --->   Operation 103 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_type/cnn.cpp:27]   --->   Operation 104 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 105 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_45 = zext i53 %tmp to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 106 'zext' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 107 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_44, i54 %man_V_1, i54 %p_Result_45" [cnn_ap_type/cnn.cpp:27]   --->   Operation 108 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 109 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_type/cnn.cpp:27]   --->   Operation 110 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [cnn_ap_type/cnn.cpp:27]   --->   Operation 111 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 112 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [cnn_ap_type/cnn.cpp:27]   --->   Operation 113 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 114 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [cnn_ap_type/cnn.cpp:27]   --->   Operation 115 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 116 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 117 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.77>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 118 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 119 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp eq i7 %tmp_21, 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 120 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_type/cnn.cpp:27]   --->   Operation 121 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_type/cnn.cpp:27]   --->   Operation 122 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 123 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_type/cnn.cpp:27]   --->   Operation 124 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_type/cnn.cpp:27]   --->   Operation 125 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_22, i32 -1, i32 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 126 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i32 %trunc_ln583, %sext_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 127 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 128 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_type/cnn.cpp:27]   --->   Operation 129 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 130 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 131 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 132 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 133 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 134 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_type/cnn.cpp:27]   --->   Operation 135 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 136 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_type/cnn.cpp:27]   --->   Operation 137 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_type/cnn.cpp:27]   --->   Operation 138 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i32 %shl_ln604, i32 %trunc_ln586" [cnn_ap_type/cnn.cpp:27]   --->   Operation 139 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 140 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln583" [cnn_ap_type/cnn.cpp:27]   --->   Operation 141 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_type/cnn.cpp:27]   --->   Operation 142 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i32 %select_ln603, i32 %select_ln603_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 143 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_type/cnn.cpp:27]   --->   Operation 144 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i32 %select_ln603_2, i32 0" [cnn_ap_type/cnn.cpp:27]   --->   Operation 145 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_8 to i64" [cnn_ap_type/cnn.cpp:27]   --->   Operation 146 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i32]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_type/cnn.cpp:27]   --->   Operation 147 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (3.25ns)   --->   "store i32 %select_ln603_3, i32* %conv_1_input_V_addr, align 4" [cnn_ap_type/cnn.cpp:27]   --->   Operation 148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/cnn.cpp:25]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 150 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i32]* %conv_1_input_V, [4056 x i32]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i32]* %conv_1_input_V, [4056 x i32]* %conv_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:33]   --->   Operation 151 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 152 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i32]* %conv_1_out_V, [1014 x i32]* %max_pool_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 152 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 153 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i32]* %conv_1_out_V, [1014 x i32]* %max_pool_1_out_V) nounwind" [cnn_ap_type/cnn.cpp:38]   --->   Operation 153 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 154 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i32]* %max_pool_1_out_V, [1936 x i32]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i32]* %max_pool_1_out_V, [1936 x i32]* %conv_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:43]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 156 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i32]* %conv_2_out_V, [400 x i32]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 156 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i32]* %conv_2_out_V, [400 x i32]* %max_pool_2_out_V) nounwind" [cnn_ap_type/cnn.cpp:48]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i32]* %flat_array_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:52]   --->   Operation 158 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (3.25ns)   --->   "store i32 0, i32* %flat_array_V_addr, align 16" [cnn_ap_type/cnn.cpp:52]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 10> <Delay = 0.00>
ST_16 : Operation 160 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i32]* %max_pool_2_out_V, [400 x i32]* %flat_array_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 160 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 3.25>
ST_17 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i32]* %max_pool_2_out_V, [400 x i32]* %flat_array_V) nounwind" [cnn_ap_type/cnn.cpp:53]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i31]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:57]   --->   Operation 162 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (3.25ns)   --->   "store i31 0, i31* %dense_1_out_V_addr, align 4" [cnn_ap_type/cnn.cpp:57]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 164 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 12> <Delay = 2.32>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %DENSE_LOOP_end ]"   --->   Operation 165 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0_i, -14" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 166 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 167 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i, 1" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 168 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_1.exit, label %DENSE_LOOP_begin" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str464) nounwind" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 170 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str464) nounwind" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 171 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0_i to i64" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 172 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0_i to i15" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 173 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 174 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i31]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:62]   --->   Operation 175 'getelementptr' 'dense_2_out_V_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (2.32ns)   --->   "store i31 0, i31* %dense_2_out_V_addr, align 4" [cnn_ap_type/cnn.cpp:62]   --->   Operation 176 'store' <Predicate = (icmp_ln9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 177 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 177 'br' <Predicate = (icmp_ln9)> <Delay = 1.76>

State 19 <SV = 13> <Delay = 5.19>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%p_Val2_32 = phi i32 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 178 'phi' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j_1, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]"   --->   Operation 179 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_3, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 180 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0_i, -112" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 181 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j_0_i, 1" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 183 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i9 %j_0_i to i64" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 185 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (1.94ns)   --->   "%add_ln1117_3 = add i15 %phi_mul, 50" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 186 'add' 'add_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (1.94ns)   --->   "%add_ln1117 = add i15 %phi_mul, %zext_ln13" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 187 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %add_ln1117 to i64" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 188 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i17]* @dense_1_weights_V, i64 0, i64 %zext_ln1117" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 189 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%flat_array_V_addr_1 = getelementptr [400 x i32]* %flat_array_V, i64 0, i64 %zext_ln14_2" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 190 'getelementptr' 'flat_array_V_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 191 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i32* %flat_array_V_addr_1, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 191 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 192 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i17* %dense_1_weights_V_ad, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 192 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i14]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 193 'getelementptr' 'dense_1_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 194 [2/2] (3.25ns)   --->   "%p_Val2_33 = load i14* %dense_1_bias_V_addr, align 2" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 194 'load' 'p_Val2_33' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 20 <SV = 14> <Delay = 3.25>
ST_20 : Operation 195 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i32* %flat_array_V_addr_1, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 195 'load' 'flat_array_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 196 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i17* %dense_1_weights_V_ad, align 4" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 196 'load' 'dense_1_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 21 <SV = 15> <Delay = 8.51>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %flat_array_V_load to i48" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 197 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i17 %dense_1_weights_V_lo to i48" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 198 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (8.51ns)   --->   "%r_V = mul i48 %sext_ln1118, %sext_ln1116" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 199 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 3.10>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2465) nounwind" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 200 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_32, i16 0)" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 201 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (3.10ns)   --->   "%ret_V = add i48 %r_V, %lhs_V" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 202 'add' 'ret_V' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%sum_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V, i32 16, i32 47)" [cnn_ap_type/dense_1.cpp:14->cnn_ap_type/cnn.cpp:58]   --->   Operation 203 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_type/dense_1.cpp:13->cnn_ap_type/cnn.cpp:58]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 14> <Delay = 3.25>
ST_23 : Operation 205 [1/2] (3.25ns)   --->   "%p_Val2_33 = load i14* %dense_1_bias_V_addr, align 2" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 205 'load' 'p_Val2_33' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 24 <SV = 15> <Delay = 6.53>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i14 %p_Val2_33 to i32" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 206 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %p_Val2_32 to i31" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 207 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %p_Val2_33 to i31" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 208 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %p_Val2_32, %sext_ln1265" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 209 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 210 [1/1] (2.52ns)   --->   "%add_ln203 = add i31 %sext_ln703, %trunc_ln703" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 210 'add' 'add_ln203' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_1 = getelementptr [50 x i31]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 211 'getelementptr' 'dense_1_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703, i32 31)" [cnn_ap_type/dense_1.cpp:19->cnn_ap_type/cnn.cpp:58]   --->   Operation 212 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.73ns)   --->   "%select_ln19 = select i1 %tmp_23, i31 0, i31 %add_ln203" [cnn_ap_type/dense_1.cpp:19->cnn_ap_type/cnn.cpp:58]   --->   Operation 213 'select' 'select_ln19' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (3.25ns)   --->   "store i31 %select_ln19, i31* %dense_1_out_V_addr_1, align 4" [cnn_ap_type/dense_1.cpp:17->cnn_ap_type/cnn.cpp:58]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str464, i32 %tmp_i) nounwind" [cnn_ap_type/dense_1.cpp:22->cnn_ap_type/cnn.cpp:58]   --->   Operation 215 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_1.cpp:9->cnn_ap_type/cnn.cpp:58]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 13> <Delay = 2.32>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ 0, %dense_1.exit ], [ %i_2, %DENSE_LOOP_end1 ]"   --->   Operation 217 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (1.36ns)   --->   "%icmp_ln9_1 = icmp eq i5 %i_0_i5, -2" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 218 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 219 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i_0_i5, 1" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 220 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str158) nounwind" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 222 'specloopname' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_i7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str158) nounwind" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 223 'specregionbegin' 'tmp_i7' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %i_0_i5 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 224 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i5 %i_0_i5 to i12" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 225 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 226 'br' <Predicate = (!icmp_ln9_1)> <Delay = 1.76>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i32]* %prediction_V, i64 0, i64 0" [cnn_ap_type/cnn.cpp:66]   --->   Operation 227 'getelementptr' 'prediction_V_addr' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (2.32ns)   --->   "store i32 0, i32* %prediction_V_addr, align 16" [cnn_ap_type/cnn.cpp:66]   --->   Operation 228 'store' <Predicate = (icmp_ln9_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 229 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 229 'br' <Predicate = (icmp_ln9_1)> <Delay = 1.76>

State 26 <SV = 14> <Delay = 7.04>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_36 = phi i32 [ 0, %DENSE_LOOP_begin1 ], [ %sum_V_1, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]"   --->   Operation 230 'phi' 'p_Val2_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (0.00ns)   --->   "%j_0_i10 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]"   --->   Operation 231 'phi' 'j_0_i10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 232 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j_0_i10, -14" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 232 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 233 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i10, 1" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 234 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i6 %j_0_i10 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 236 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i10, i5 0)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 237 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i11 %tmp_11 to i12" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 238 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i10, i1 false)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 239 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i7 %tmp_12 to i12" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 240 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 241 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 242 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_2 = add i12 %sub_ln1117, %zext_ln13_3" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 242 'add' 'add_ln1117_2' <Predicate = (!icmp_ln13_1)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117_2 to i64" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 243 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i17]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 244 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr_2 = getelementptr [50 x i31]* %dense_1_out_V, i64 0, i64 %zext_ln14_3" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 245 'getelementptr' 'dense_1_out_V_addr_2' <Predicate = (!icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 246 [2/2] (3.25ns)   --->   "%dense_1_out_V_load = load i31* %dense_1_out_V_addr_2, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 246 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 247 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i17* %dense_2_weights_V_ad, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 247 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i17]* @dense_2_bias_V, i64 0, i64 %zext_ln14_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 248 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_26 : Operation 249 [2/2] (3.25ns)   --->   "%p_Val2_37 = load i17* %dense_2_bias_V_addr, align 4" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 249 'load' 'p_Val2_37' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 27 <SV = 15> <Delay = 3.25>
ST_27 : Operation 250 [1/2] (3.25ns)   --->   "%dense_1_out_V_load = load i31* %dense_1_out_V_addr_2, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 250 'load' 'dense_1_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 251 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i17* %dense_2_weights_V_ad, align 4" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 251 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 28 <SV = 16> <Delay = 8.24>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i31 %dense_1_out_V_load to i48" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 252 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i17 %dense_2_weights_V_lo to i48" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 253 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (8.24ns)   --->   "%r_V_6 = mul i48 %sext_ln1118_1, %zext_ln1116" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 254 'mul' 'r_V_6' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 3.10>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2159) nounwind" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 255 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_36, i16 0)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 256 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (3.10ns)   --->   "%ret_V_6 = add i48 %r_V_6, %lhs_V_2" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 257 'add' 'ret_V_6' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%sum_V_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_6, i32 16, i32 47)" [cnn_ap_type/dense_2.cpp:14->cnn_ap_type/cnn.cpp:63]   --->   Operation 258 'partselect' 'sum_V_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_type/dense_2.cpp:13->cnn_ap_type/cnn.cpp:63]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 15> <Delay = 3.25>
ST_30 : Operation 260 [1/2] (3.25ns)   --->   "%p_Val2_37 = load i17* %dense_2_bias_V_addr, align 4" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 260 'load' 'p_Val2_37' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 31 <SV = 16> <Delay = 5.60>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i17 %p_Val2_37 to i32" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 261 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i32 %p_Val2_36 to i31" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 262 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i17 %p_Val2_37 to i31" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 263 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 264 [1/1] (2.55ns)   --->   "%add_ln703_1 = add i32 %p_Val2_36, %sext_ln1265_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 264 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 265 [1/1] (2.52ns)   --->   "%add_ln203_1 = add i31 %sext_ln703_2, %trunc_ln703_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 265 'add' 'add_ln203_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 266 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_1 = getelementptr [30 x i31]* %dense_2_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 266 'getelementptr' 'dense_2_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln703_1, i32 31)" [cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63]   --->   Operation 267 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 268 [1/1] (0.73ns)   --->   "%select_ln19_1 = select i1 %tmp_24, i31 0, i31 %add_ln203_1" [cnn_ap_type/dense_2.cpp:19->cnn_ap_type/cnn.cpp:63]   --->   Operation 268 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 269 [1/1] (2.32ns)   --->   "store i31 %select_ln19_1, i31* %dense_2_out_V_addr_1, align 4" [cnn_ap_type/dense_2.cpp:17->cnn_ap_type/cnn.cpp:63]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str158, i32 %tmp_i7) nounwind" [cnn_ap_type/dense_2.cpp:22->cnn_ap_type/cnn.cpp:63]   --->   Operation 270 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_type/dense_2.cpp:9->cnn_ap_type/cnn.cpp:63]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 14> <Delay = 1.76>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%d_0_i = phi i4 [ %d, %Dense_Loop_end ], [ 0, %dense_2.exit ]"   --->   Operation 272 'phi' 'd_0_i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0_i, -6" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 273 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 274 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (1.73ns)   --->   "%d = add i4 %d_0_i, 1" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 275 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %dense_out.exit, label %Dense_Loop_begin" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str315) nounwind" [cnn_ap_type/dense_out.cpp:42->cnn_ap_type/cnn.cpp:67]   --->   Operation 277 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str315) nounwind" [cnn_ap_type/dense_out.cpp:42->cnn_ap_type/cnn.cpp:67]   --->   Operation 278 'specregionbegin' 'tmp_i1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0_i to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 279 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0_i to i9" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 280 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 281 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 281 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_32 : Operation 282 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i32]* %dense_array_V, [10 x i32]* %prediction_V) nounwind" [cnn_ap_type/dense_out.cpp:54->cnn_ap_type/cnn.cpp:67]   --->   Operation 282 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 15> <Delay = 6.95>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%p_Val2_43 = phi i32 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]"   --->   Operation 283 'phi' 'p_Val2_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%f_0_i = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]"   --->   Operation 284 'phi' 'f_0_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 285 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0_i, -2" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 285 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 286 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 287 [1/1] (1.78ns)   --->   "%f = add i5 %f_0_i, 1" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 287 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0_i to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 289 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_i, i3 0)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 290 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i8 %tmp_13 to i9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 291 'zext' 'zext_ln1116_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_i, i1 false)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 292 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i6 %tmp_14 to i9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 293 'zext' 'zext_ln1116_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_10, %zext_ln1116_9" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 294 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 295 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_4 = add i9 %add_ln1116, %zext_ln46" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 295 'add' 'add_ln1116_4' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i9 %add_ln1116_4 to i64" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 296 'zext' 'zext_ln1116_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 297 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i17]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_11" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 297 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 298 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i17* %dense_out_weights_V_s, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 298 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_33 : Operation 299 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr_2 = getelementptr [30 x i31]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 299 'getelementptr' 'dense_2_out_V_addr_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 300 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i31* %dense_2_out_V_addr_2, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 300 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 301 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i16]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 301 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_33 : Operation 302 [2/2] (3.25ns)   --->   "%p_Val2_44 = load i16* %dense_out_bias_V_add, align 2" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 302 'load' 'p_Val2_44' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>

State 34 <SV = 16> <Delay = 3.25>
ST_34 : Operation 303 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i17* %dense_out_weights_V_s, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 303 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_34 : Operation 304 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i31* %dense_2_out_V_addr_2, align 4" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 304 'load' 'dense_2_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 17> <Delay = 8.24>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i17 %dense_out_weights_V_1 to i48" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 305 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i31 %dense_2_out_V_load to i48" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 306 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 307 [1/1] (8.24ns)   --->   "%r_V_7 = mul i48 %zext_ln1118, %sext_ln1116_1" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 307 'mul' 'r_V_7' <Predicate = true> <Delay = 8.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 3.10>
ST_36 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str416) nounwind" [cnn_ap_type/dense_out.cpp:47->cnn_ap_type/cnn.cpp:67]   --->   Operation 308 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_43, i16 0)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 309 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 310 [1/1] (3.10ns)   --->   "%ret_V_7 = add i48 %r_V_7, %lhs_V_3" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 310 'add' 'ret_V_7' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 311 [1/1] (0.00ns)   --->   "%w_sum_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_7, i32 16, i32 47)" [cnn_ap_type/dense_out.cpp:48->cnn_ap_type/cnn.cpp:67]   --->   Operation 311 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_type/dense_out.cpp:46->cnn_ap_type/cnn.cpp:67]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 16> <Delay = 8.12>
ST_37 : Operation 313 [1/2] (3.25ns)   --->   "%p_Val2_44 = load i16* %dense_out_bias_V_add, align 2" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 313 'load' 'p_Val2_44' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 10> <ROM>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i16 %p_Val2_44 to i32" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 314 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (2.55ns)   --->   "%add_ln703_2 = add i32 %sext_ln1265_2, %p_Val2_43" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 315 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i32]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 316 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (2.32ns)   --->   "store i32 %add_ln703_2, i32* %dense_array_V_addr, align 4" [cnn_ap_type/dense_out.cpp:51->cnn_ap_type/cnn.cpp:67]   --->   Operation 317 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str315, i32 %tmp_i1) nounwind" [cnn_ap_type/dense_out.cpp:52->cnn_ap_type/cnn.cpp:67]   --->   Operation 318 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 319 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cnn_ap_type/dense_out.cpp:41->cnn_ap_type/cnn.cpp:67]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 15> <Delay = 1.76>
ST_38 : Operation 320 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i32]* %dense_array_V, [10 x i32]* %prediction_V) nounwind" [cnn_ap_type/dense_out.cpp:54->cnn_ap_type/cnn.cpp:67]   --->   Operation 320 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 321 [1/1] (1.76ns)   --->   "br label %7" [cnn_ap_type/cnn.cpp:69]   --->   Operation 321 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 16> <Delay = 2.32>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_3, %_ifconv24 ]"   --->   Operation 322 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 323 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_type/cnn.cpp:69]   --->   Operation 323 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 324 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 324 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 325 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i24_0, 1" [cnn_ap_type/cnn.cpp:69]   --->   Operation 325 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %8, label %_ifconv24" [cnn_ap_type/cnn.cpp:69]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_type/cnn.cpp:70]   --->   Operation 327 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_39 : Operation 328 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i32]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 328 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_39 : Operation 329 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i32* %prediction_V_addr_1, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 329 'load' 'tmp_V_12' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_39 : Operation 330 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/cnn.cpp:72]   --->   Operation 330 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 40 <SV = 17> <Delay = 2.32>
ST_40 : Operation 331 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i32* %prediction_V_addr_1, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 331 'load' 'tmp_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_12, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 332 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>

State 41 <SV = 18> <Delay = 6.64>
ST_41 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln935 = icmp eq i32 %tmp_V_12, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 333 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 334 [1/1] (2.55ns)   --->   "%tmp_V = sub nsw i32 0, %tmp_V_12" [cnn_ap_type/cnn.cpp:70]   --->   Operation 334 'sub' 'tmp_V' <Predicate = (p_Result_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 335 [1/1] (0.69ns)   --->   "%tmp_V_13 = select i1 %p_Result_46, i32 %tmp_V, i32 %tmp_V_12" [cnn_ap_type/cnn.cpp:70]   --->   Operation 335 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_47 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_13, i32 31, i32 0)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 336 'partselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 337 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_47, i1 true) nounwind" [cnn_ap_type/cnn.cpp:70]   --->   Operation 337 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_type/cnn.cpp:70]   --->   Operation 338 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 42 <SV = 19> <Delay = 8.55>
ST_42 : Operation 339 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 32, %l" [cnn_ap_type/cnn.cpp:70]   --->   Operation 339 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 340 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 340 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_26 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 341 'partselect' 'tmp_26' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_26, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 342 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i6" [cnn_ap_type/cnn.cpp:70]   --->   Operation 343 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 344 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6 -7, %trunc_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 344 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i6 %sub_ln947 to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 345 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i32 -1, %zext_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 346 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i32 %tmp_V_13, %lshr_ln947" [cnn_ap_type/cnn.cpp:70]   --->   Operation 347 'and' 'p_Result_s' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 348 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i32 %p_Result_s, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 348 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_type/cnn.cpp:70]   --->   Operation 349 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 350 'bitselect' 'tmp_27' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_27, true" [cnn_ap_type/cnn.cpp:70]   --->   Operation 351 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_13, i32 %lsb_index)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 352 'bitselect' 'p_Result_42' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_42, %xor_ln949" [cnn_ap_type/cnn.cpp:70]   --->   Operation 353 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_type/cnn.cpp:70]   --->   Operation 354 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 355 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_42 : Operation 356 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_type/cnn.cpp:70]   --->   Operation 356 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 6.97>
ST_43 : Operation 357 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 357 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%lshr_ln958 = lshr i32 %tmp_V_13, %add_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 358 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 359 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_type/cnn.cpp:70]   --->   Operation 359 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%shl_ln958 = shl i32 %tmp_V_13, %sub_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 360 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node m_14)   --->   "%m_13 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_type/cnn.cpp:70]   --->   Operation 361 'select' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 362 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_14 = add i32 %m_13, %or_ln" [cnn_ap_type/cnn.cpp:70]   --->   Operation 362 'add' 'm_14' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 363 [1/1] (0.00ns)   --->   "%m = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_14, i32 1, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 363 'partselect' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_43 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_14, i32 25)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 364 'bitselect' 'tmp_28' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 7.93>
ST_44 : Operation 365 [1/1] (0.00ns)   --->   "%m_17 = zext i31 %m to i32" [cnn_ap_type/cnn.cpp:70]   --->   Operation 365 'zext' 'm_17' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 366 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_28, i8 127, i8 126" [cnn_ap_type/cnn.cpp:70]   --->   Operation 366 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 16, %trunc_ln943" [cnn_ap_type/cnn.cpp:70]   --->   Operation 367 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 368 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_type/cnn.cpp:70]   --->   Operation 368 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_46, i8 %add_ln964)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 369 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 370 [1/1] (0.00ns)   --->   "%p_Result_48 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_17, i9 %tmp_8, i32 23, i32 31)" [cnn_ap_type/cnn.cpp:70]   --->   Operation 370 'partset' 'p_Result_48' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_48 to float" [cnn_ap_type/cnn.cpp:70]   --->   Operation 371 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_44 : Operation 372 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_type/cnn.cpp:70]   --->   Operation 372 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_type/cnn.cpp:70]   --->   Operation 373 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 374 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_type/cnn.cpp:70]   --->   Operation 374 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 375 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_type/cnn.cpp:69]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array_V         (alloca           ) [ 001111111111111111111111111111111111111000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000000000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000000000000000000000000000000000000000000]
conv_1_input_V        (alloca           ) [ 001111111100000000000000000000000000000000000]
conv_1_out_V          (alloca           ) [ 001111111111000000000000000000000000000000000]
conv_1_out_V_addr     (getelementptr    ) [ 001111110000000000000000000000000000000000000]
max_pool_1_out_V      (alloca           ) [ 001111111111110000000000000000000000000000000]
max_pool_1_out_V_add  (getelementptr    ) [ 001111110000000000000000000000000000000000000]
conv_2_out_V          (alloca           ) [ 001111111111111100000000000000000000000000000]
conv_2_out_V_addr     (getelementptr    ) [ 001111110000000000000000000000000000000000000]
max_pool_2_out_V      (alloca           ) [ 001111111111111111000000000000000000000000000]
max_pool_2_out_V_add  (getelementptr    ) [ 001111110000000000000000000000000000000000000]
flat_array_V          (alloca           ) [ 001111111111111111111111100000000000000000000]
dense_1_out_V         (alloca           ) [ 001111111111111111111111111111110000000000000]
dense_2_out_V         (alloca           ) [ 001111111111111111111111111111111111110000000]
prediction_V          (alloca           ) [ 001111111111111111111111111111111111111111111]
specinterface_ln18    (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln18    (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln18    (specinterface    ) [ 000000000000000000000000000000000000000000000]
br_ln23               (br               ) [ 011111110000000000000000000000000000000000000]
ix_in_0               (phi              ) [ 001111110000000000000000000000000000000000000]
i_0                   (phi              ) [ 001000000000000000000000000000000000000000000]
icmp_ln23             (icmp             ) [ 001111110000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000]
i                     (add              ) [ 011111110000000000000000000000000000000000000]
br_ln23               (br               ) [ 000000000000000000000000000000000000000000000]
ix_in                 (add              ) [ 011111110000000000000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln203            (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln203_17         (zext             ) [ 000000000000000000000000000000000000000000000]
sub_ln203             (sub              ) [ 000111110000000000000000000000000000000000000]
br_ln25               (br               ) [ 001111110000000000000000000000000000000000000]
store_ln32            (store            ) [ 000000000000000000000000000000000000000000000]
store_ln37            (store            ) [ 000000000000000000000000000000000000000000000]
store_ln42            (store            ) [ 000000000000000000000000000000000000000000000]
store_ln47            (store            ) [ 000000000000000000000000000000000000000000000]
ix_in_1               (phi              ) [ 000100000000000000000000000000000000000000000]
j_0                   (phi              ) [ 000100000000000000000000000000000000000000000]
icmp_ln25             (icmp             ) [ 001111110000000000000000000000000000000000000]
empty_75              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
j                     (add              ) [ 001111110000000000000000000000000000000000000]
br_ln25               (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln203_18         (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln203_8           (add              ) [ 000011110000000000000000000000000000000000000]
zext_ln27             (zext             ) [ 000000000000000000000000000000000000000000000]
cnn_input_addr        (getelementptr    ) [ 000010000000000000000000000000000000000000000]
add_ln28              (add              ) [ 001111110000000000000000000000000000000000000]
br_ln0                (br               ) [ 011111110000000000000000000000000000000000000]
cnn_input_load        (load             ) [ 000001100000000000000000000000000000000000000]
d_assign              (fpext            ) [ 000000000000000000000000000000000000000000000]
ireg_V                (bitcast          ) [ 000000000000000000000000000000000000000000000]
trunc_ln556           (trunc            ) [ 000000000000000000000000000000000000000000000]
p_Result_44           (bitselect        ) [ 000000000000000000000000000000000000000000000]
exp_tmp_V             (partselect       ) [ 000000000000000000000000000000000000000000000]
zext_ln461            (zext             ) [ 000000000000000000000000000000000000000000000]
trunc_ln565           (trunc            ) [ 000000000000000000000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
p_Result_45           (zext             ) [ 000000000000000000000000000000000000000000000]
man_V_1               (sub              ) [ 000000000000000000000000000000000000000000000]
man_V_2               (select           ) [ 000000100000000000000000000000000000000000000]
icmp_ln571            (icmp             ) [ 000000100000000000000000000000000000000000000]
F2                    (sub              ) [ 000000000000000000000000000000000000000000000]
icmp_ln581            (icmp             ) [ 000000100000000000000000000000000000000000000]
add_ln581             (add              ) [ 000000000000000000000000000000000000000000000]
sub_ln581             (sub              ) [ 000000000000000000000000000000000000000000000]
sh_amt                (select           ) [ 000000100000000000000000000000000000000000000]
icmp_ln582            (icmp             ) [ 000000100000000000000000000000000000000000000]
trunc_ln583           (trunc            ) [ 000000100000000000000000000000000000000000000]
tmp_21                (partselect       ) [ 000000100000000000000000000000000000000000000]
sext_ln581            (sext             ) [ 000000000000000000000000000000000000000000000]
icmp_ln585            (icmp             ) [ 000000000000000000000000000000000000000000000]
icmp_ln603            (icmp             ) [ 000000000000000000000000000000000000000000000]
zext_ln586            (zext             ) [ 000000000000000000000000000000000000000000000]
ashr_ln586            (ashr             ) [ 000000000000000000000000000000000000000000000]
trunc_ln586           (trunc            ) [ 000000000000000000000000000000000000000000000]
bitcast_ln696         (bitcast          ) [ 000000000000000000000000000000000000000000000]
tmp_22                (bitselect        ) [ 000000000000000000000000000000000000000000000]
select_ln588          (select           ) [ 000000000000000000000000000000000000000000000]
shl_ln604             (shl              ) [ 000000000000000000000000000000000000000000000]
xor_ln571             (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln582             (and              ) [ 000000000000000000000000000000000000000000000]
or_ln582              (or               ) [ 000000000000000000000000000000000000000000000]
xor_ln582             (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln581             (and              ) [ 000000000000000000000000000000000000000000000]
xor_ln585             (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln585             (and              ) [ 000000000000000000000000000000000000000000000]
and_ln585_1           (and              ) [ 000000000000000000000000000000000000000000000]
or_ln581              (or               ) [ 000000000000000000000000000000000000000000000]
xor_ln581             (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln603             (and              ) [ 000000000000000000000000000000000000000000000]
select_ln603          (select           ) [ 000000000000000000000000000000000000000000000]
or_ln603              (or               ) [ 000000000000000000000000000000000000000000000]
select_ln603_1        (select           ) [ 000000000000000000000000000000000000000000000]
or_ln603_1            (or               ) [ 000000000000000000000000000000000000000000000]
select_ln603_2        (select           ) [ 000000000000000000000000000000000000000000000]
or_ln603_2            (or               ) [ 000000000000000000000000000000000000000000000]
select_ln603_3        (select           ) [ 000000010000000000000000000000000000000000000]
sext_ln203            (sext             ) [ 000000000000000000000000000000000000000000000]
conv_1_input_V_addr   (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln27            (store            ) [ 000000000000000000000000000000000000000000000]
br_ln25               (br               ) [ 001111110000000000000000000000000000000000000]
call_ln33             (call             ) [ 000000000000000000000000000000000000000000000]
call_ln38             (call             ) [ 000000000000000000000000000000000000000000000]
call_ln43             (call             ) [ 000000000000000000000000000000000000000000000]
call_ln48             (call             ) [ 000000000000000000000000000000000000000000000]
flat_array_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln52            (store            ) [ 000000000000000000000000000000000000000000000]
call_ln53             (call             ) [ 000000000000000000000000000000000000000000000]
dense_1_out_V_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln57            (store            ) [ 000000000000000000000000000000000000000000000]
br_ln9                (br               ) [ 000000000000000001111111100000000000000000000]
i_0_i                 (phi              ) [ 000000000000000000100000000000000000000000000]
icmp_ln9              (icmp             ) [ 000000000000000000111111100000000000000000000]
empty_76              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
i_1                   (add              ) [ 000000000000000001111111100000000000000000000]
br_ln9                (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln9      (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_i                 (specregionbegin  ) [ 000000000000000000011111100000000000000000000]
zext_ln14             (zext             ) [ 000000000000000000011111100000000000000000000]
zext_ln13             (zext             ) [ 000000000000000000011110000000000000000000000]
br_ln13               (br               ) [ 000000000000000000111111100000000000000000000]
dense_2_out_V_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln62            (store            ) [ 000000000000000000000000000000000000000000000]
br_ln9                (br               ) [ 000000000000000000111111111111110000000000000]
p_Val2_32             (phi              ) [ 000000000000000000011111100000000000000000000]
j_0_i                 (phi              ) [ 000000000000000000010000000000000000000000000]
phi_mul               (phi              ) [ 000000000000000000010000000000000000000000000]
icmp_ln13             (icmp             ) [ 000000000000000000111111100000000000000000000]
empty_77              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
j_1                   (add              ) [ 000000000000000000111111100000000000000000000]
br_ln13               (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln14_2           (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln1117_3          (add              ) [ 000000000000000000111111100000000000000000000]
add_ln1117            (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln1117           (zext             ) [ 000000000000000000000000000000000000000000000]
dense_1_weights_V_ad  (getelementptr    ) [ 000000000000000000001000000000000000000000000]
flat_array_V_addr_1   (getelementptr    ) [ 000000000000000000001000000000000000000000000]
dense_1_bias_V_addr   (getelementptr    ) [ 000000000000000000000001000000000000000000000]
flat_array_V_load     (load             ) [ 000000000000000000000100000000000000000000000]
dense_1_weights_V_lo  (load             ) [ 000000000000000000000100000000000000000000000]
sext_ln1116           (sext             ) [ 000000000000000000000000000000000000000000000]
sext_ln1118           (sext             ) [ 000000000000000000000000000000000000000000000]
r_V                   (mul              ) [ 000000000000000000000010000000000000000000000]
specloopname_ln13     (specloopname     ) [ 000000000000000000000000000000000000000000000]
lhs_V                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
ret_V                 (add              ) [ 000000000000000000000000000000000000000000000]
sum_V                 (partselect       ) [ 000000000000000000111111100000000000000000000]
br_ln13               (br               ) [ 000000000000000000111111100000000000000000000]
p_Val2_33             (load             ) [ 000000000000000000000000100000000000000000000]
sext_ln1265           (sext             ) [ 000000000000000000000000000000000000000000000]
trunc_ln703           (trunc            ) [ 000000000000000000000000000000000000000000000]
sext_ln703            (sext             ) [ 000000000000000000000000000000000000000000000]
add_ln703             (add              ) [ 000000000000000000000000000000000000000000000]
add_ln203             (add              ) [ 000000000000000000000000000000000000000000000]
dense_1_out_V_addr_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
tmp_23                (bitselect        ) [ 000000000000000000000000000000000000000000000]
select_ln19           (select           ) [ 000000000000000000000000000000000000000000000]
store_ln17            (store            ) [ 000000000000000000000000000000000000000000000]
empty_78              (specregionend    ) [ 000000000000000000000000000000000000000000000]
br_ln9                (br               ) [ 000000000000000001111111100000000000000000000]
i_0_i5                (phi              ) [ 000000000000000000000000010000000000000000000]
icmp_ln9_1            (icmp             ) [ 000000000000000000000000011111110000000000000]
empty_79              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
i_2                   (add              ) [ 000000000000000000100000011111110000000000000]
br_ln9                (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln9      (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_i7                (specregionbegin  ) [ 000000000000000000000000001111110000000000000]
zext_ln14_1           (zext             ) [ 000000000000000000000000001111110000000000000]
zext_ln13_3           (zext             ) [ 000000000000000000000000001111000000000000000]
br_ln13               (br               ) [ 000000000000000000000000011111110000000000000]
prediction_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln66            (store            ) [ 000000000000000000000000000000000000000000000]
br_ln41               (br               ) [ 000000000000000000000000011111111111110000000]
p_Val2_36             (phi              ) [ 000000000000000000000000001111110000000000000]
j_0_i10               (phi              ) [ 000000000000000000000000001000000000000000000]
icmp_ln13_1           (icmp             ) [ 000000000000000000000000011111110000000000000]
empty_80              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
j_2                   (add              ) [ 000000000000000000000000011111110000000000000]
br_ln13               (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln14_3           (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_11                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln1117_6         (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_12                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln1117_7         (zext             ) [ 000000000000000000000000000000000000000000000]
sub_ln1117            (sub              ) [ 000000000000000000000000000000000000000000000]
add_ln1117_2          (add              ) [ 000000000000000000000000000000000000000000000]
sext_ln1117           (sext             ) [ 000000000000000000000000000000000000000000000]
dense_2_weights_V_ad  (getelementptr    ) [ 000000000000000000000000000100000000000000000]
dense_1_out_V_addr_2  (getelementptr    ) [ 000000000000000000000000000100000000000000000]
dense_2_bias_V_addr   (getelementptr    ) [ 000000000000000000000000000000100000000000000]
dense_1_out_V_load    (load             ) [ 000000000000000000000000000010000000000000000]
dense_2_weights_V_lo  (load             ) [ 000000000000000000000000000010000000000000000]
zext_ln1116           (zext             ) [ 000000000000000000000000000000000000000000000]
sext_ln1118_1         (sext             ) [ 000000000000000000000000000000000000000000000]
r_V_6                 (mul              ) [ 000000000000000000000000000001000000000000000]
specloopname_ln13     (specloopname     ) [ 000000000000000000000000000000000000000000000]
lhs_V_2               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
ret_V_6               (add              ) [ 000000000000000000000000000000000000000000000]
sum_V_1               (partselect       ) [ 000000000000000000000000011111110000000000000]
br_ln13               (br               ) [ 000000000000000000000000011111110000000000000]
p_Val2_37             (load             ) [ 000000000000000000000000000000010000000000000]
sext_ln1265_1         (sext             ) [ 000000000000000000000000000000000000000000000]
trunc_ln703_1         (trunc            ) [ 000000000000000000000000000000000000000000000]
sext_ln703_2          (sext             ) [ 000000000000000000000000000000000000000000000]
add_ln703_1           (add              ) [ 000000000000000000000000000000000000000000000]
add_ln203_1           (add              ) [ 000000000000000000000000000000000000000000000]
dense_2_out_V_addr_1  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
tmp_24                (bitselect        ) [ 000000000000000000000000000000000000000000000]
select_ln19_1         (select           ) [ 000000000000000000000000000000000000000000000]
store_ln17            (store            ) [ 000000000000000000000000000000000000000000000]
empty_81              (specregionend    ) [ 000000000000000000000000000000000000000000000]
br_ln9                (br               ) [ 000000000000000000100000011111110000000000000]
d_0_i                 (phi              ) [ 000000000000000000000000000000001000000000000]
icmp_ln41             (icmp             ) [ 000000000000000000000000000000001111110000000]
empty_82              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
d                     (add              ) [ 000000000000000000000000010000001111110000000]
br_ln41               (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln42     (specloopname     ) [ 000000000000000000000000000000000000000000000]
tmp_i1                (specregionbegin  ) [ 000000000000000000000000000000000111110000000]
zext_ln48             (zext             ) [ 000000000000000000000000000000000111110000000]
zext_ln46             (zext             ) [ 000000000000000000000000000000000111100000000]
br_ln46               (br               ) [ 000000000000000000000000000000001111110000000]
p_Val2_43             (phi              ) [ 000000000000000000000000000000000111110000000]
f_0_i                 (phi              ) [ 000000000000000000000000000000000100000000000]
icmp_ln46             (icmp             ) [ 000000000000000000000000000000001111110000000]
empty_83              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
f                     (add              ) [ 000000000000000000000000000000001111110000000]
br_ln46               (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln48_1           (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_13                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln1116_9         (zext             ) [ 000000000000000000000000000000000000000000000]
tmp_14                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
zext_ln1116_10        (zext             ) [ 000000000000000000000000000000000000000000000]
add_ln1116            (add              ) [ 000000000000000000000000000000000000000000000]
add_ln1116_4          (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln1116_11        (zext             ) [ 000000000000000000000000000000000000000000000]
dense_out_weights_V_s (getelementptr    ) [ 000000000000000000000000000000000010000000000]
dense_2_out_V_addr_2  (getelementptr    ) [ 000000000000000000000000000000000010000000000]
dense_out_bias_V_add  (getelementptr    ) [ 000000000000000000000000000000000000010000000]
dense_out_weights_V_1 (load             ) [ 000000000000000000000000000000000001000000000]
dense_2_out_V_load    (load             ) [ 000000000000000000000000000000000001000000000]
sext_ln1116_1         (sext             ) [ 000000000000000000000000000000000000000000000]
zext_ln1118           (zext             ) [ 000000000000000000000000000000000000000000000]
r_V_7                 (mul              ) [ 000000000000000000000000000000000000100000000]
specloopname_ln47     (specloopname     ) [ 000000000000000000000000000000000000000000000]
lhs_V_3               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
ret_V_7               (add              ) [ 000000000000000000000000000000000000000000000]
w_sum_V               (partselect       ) [ 000000000000000000000000000000001111110000000]
br_ln46               (br               ) [ 000000000000000000000000000000001111110000000]
p_Val2_44             (load             ) [ 000000000000000000000000000000000000000000000]
sext_ln1265_2         (sext             ) [ 000000000000000000000000000000000000000000000]
add_ln703_2           (add              ) [ 000000000000000000000000000000000000000000000]
dense_array_V_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln51            (store            ) [ 000000000000000000000000000000000000000000000]
empty_84              (specregionend    ) [ 000000000000000000000000000000000000000000000]
br_ln41               (br               ) [ 000000000000000000000000010000001111110000000]
call_ln54             (call             ) [ 000000000000000000000000000000000000000000000]
br_ln69               (br               ) [ 000000000000000000000000000000000000001111111]
i24_0                 (phi              ) [ 000000000000000000000000000000000000000100000]
icmp_ln69             (icmp             ) [ 000000000000000000000000000000000000000111111]
empty_85              (speclooptripcount) [ 000000000000000000000000000000000000000000000]
i_3                   (add              ) [ 000000000000000000000000000000000000001111111]
br_ln69               (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln70             (zext             ) [ 000000000000000000000000000000000000000011111]
prediction_V_addr_1   (getelementptr    ) [ 000000000000000000000000000000000000000010000]
ret_ln72              (ret              ) [ 000000000000000000000000000000000000000000000]
tmp_V_12              (load             ) [ 000000000000000000000000000000000000000001000]
p_Result_46           (bitselect        ) [ 000000000000000000000000000000000000000001111]
icmp_ln935            (icmp             ) [ 000000000000000000000000000000000000000000111]
tmp_V                 (sub              ) [ 000000000000000000000000000000000000000000000]
tmp_V_13              (select           ) [ 000000000000000000000000000000000000000000110]
p_Result_47           (partselect       ) [ 000000000000000000000000000000000000000000000]
l                     (cttz             ) [ 000000000000000000000000000000000000000000100]
trunc_ln943           (trunc            ) [ 000000000000000000000000000000000000000000111]
sub_ln944             (sub              ) [ 000000000000000000000000000000000000000000010]
lsb_index             (add              ) [ 000000000000000000000000000000000000000000000]
tmp_26                (partselect       ) [ 000000000000000000000000000000000000000000000]
icmp_ln947            (icmp             ) [ 000000000000000000000000000000000000000000000]
trunc_ln947           (trunc            ) [ 000000000000000000000000000000000000000000000]
sub_ln947             (sub              ) [ 000000000000000000000000000000000000000000000]
zext_ln947            (zext             ) [ 000000000000000000000000000000000000000000000]
lshr_ln947            (lshr             ) [ 000000000000000000000000000000000000000000000]
p_Result_s            (and              ) [ 000000000000000000000000000000000000000000000]
icmp_ln947_1          (icmp             ) [ 000000000000000000000000000000000000000000000]
a                     (and              ) [ 000000000000000000000000000000000000000000000]
tmp_27                (bitselect        ) [ 000000000000000000000000000000000000000000000]
xor_ln949             (xor              ) [ 000000000000000000000000000000000000000000000]
p_Result_42           (bitselect        ) [ 000000000000000000000000000000000000000000000]
and_ln949             (and              ) [ 000000000000000000000000000000000000000000000]
or_ln949              (or               ) [ 000000000000000000000000000000000000000000000]
or_ln                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000010]
icmp_ln958            (icmp             ) [ 000000000000000000000000000000000000000000010]
add_ln958             (add              ) [ 000000000000000000000000000000000000000000000]
lshr_ln958            (lshr             ) [ 000000000000000000000000000000000000000000000]
sub_ln958             (sub              ) [ 000000000000000000000000000000000000000000000]
shl_ln958             (shl              ) [ 000000000000000000000000000000000000000000000]
m_13                  (select           ) [ 000000000000000000000000000000000000000000000]
m_14                  (add              ) [ 000000000000000000000000000000000000000000000]
m                     (partselect       ) [ 000000000000000000000000000000000000000000001]
tmp_28                (bitselect        ) [ 000000000000000000000000000000000000000000001]
m_17                  (zext             ) [ 000000000000000000000000000000000000000000000]
select_ln964          (select           ) [ 000000000000000000000000000000000000000000000]
sub_ln964             (sub              ) [ 000000000000000000000000000000000000000000000]
add_ln964             (add              ) [ 000000000000000000000000000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 000000000000000000000000000000000000000000000]
p_Result_48           (partset          ) [ 000000000000000000000000000000000000000000000]
bitcast_ln739         (bitcast          ) [ 000000000000000000000000000000000000000000000]
select_ln935          (select           ) [ 000000000000000000000000000000000000000000000]
prediction_output_ad  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln70            (store            ) [ 000000000000000000000000000000000000000000000]
br_ln69               (br               ) [ 000000000000000000000000000000000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_out_weights_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1303"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11304"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21305"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31306"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str464"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2465"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2159"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="soft_max"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str416"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1004" name="dense_array_V_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_1_input_V_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_1_out_V_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="max_pool_1_out_V_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_2_out_V_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out_V/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="max_pool_2_out_V_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="flat_array_V_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_array_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="dense_1_out_V_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="dense_2_out_V_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_2_out_V/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="prediction_V_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prediction_V/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_1_out_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_V_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="max_pool_1_out_V_add_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_V_add/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv_2_out_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_V_addr/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="max_pool_2_out_V_add_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_V_add/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln32_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln37_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln42_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln47_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cnn_input_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="conv_1_input_V_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="11" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_V_addr/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln27_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="1"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="flat_array_V_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/15 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln52/15 flat_array_V_load/19 "/>
</bind>
</comp>

<comp id="369" class="1004" name="dense_1_out_V_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/17 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="31" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln57/17 store_ln17/24 dense_1_out_V_load/26 "/>
</bind>
</comp>

<comp id="383" class="1004" name="dense_2_out_V_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/18 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="31" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/18 store_ln17/31 dense_2_out_V_load/33 "/>
</bind>
</comp>

<comp id="397" class="1004" name="dense_1_weights_V_ad_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="17" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="15" slack="0"/>
<pin id="401" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_V_ad/19 "/>
</bind>
</comp>

<comp id="404" class="1004" name="flat_array_V_addr_1_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr_1/19 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="15" slack="0"/>
<pin id="413" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_V_lo/19 "/>
</bind>
</comp>

<comp id="417" class="1004" name="dense_1_bias_V_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="1"/>
<pin id="421" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_V_addr/19 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_33/19 "/>
</bind>
</comp>

<comp id="430" class="1004" name="dense_1_out_V_addr_1_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="3"/>
<pin id="434" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr_1/24 "/>
</bind>
</comp>

<comp id="437" class="1004" name="prediction_V_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/25 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/25 tmp_V_12/39 "/>
</bind>
</comp>

<comp id="451" class="1004" name="dense_2_weights_V_ad_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="12" slack="0"/>
<pin id="455" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_V_ad/26 "/>
</bind>
</comp>

<comp id="458" class="1004" name="dense_1_out_V_addr_2_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr_2/26 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_V_lo/26 "/>
</bind>
</comp>

<comp id="471" class="1004" name="dense_2_bias_V_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="17" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="1"/>
<pin id="475" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_V_addr/26 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_access_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_37/26 "/>
</bind>
</comp>

<comp id="484" class="1004" name="dense_2_out_V_addr_1_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="5" slack="3"/>
<pin id="488" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr_1/31 "/>
</bind>
</comp>

<comp id="491" class="1004" name="dense_out_weights_V_s_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="17" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="9" slack="0"/>
<pin id="495" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_weights_V_s/33 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_weights_V_1/33 "/>
</bind>
</comp>

<comp id="504" class="1004" name="dense_2_out_V_addr_2_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr_2/33 "/>
</bind>
</comp>

<comp id="511" class="1004" name="dense_out_bias_V_add_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="4" slack="1"/>
<pin id="515" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_bias_V_add/33 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_44/33 "/>
</bind>
</comp>

<comp id="524" class="1004" name="dense_array_V_addr_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="4" slack="2"/>
<pin id="528" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_V_addr/37 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln51_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/37 "/>
</bind>
</comp>

<comp id="536" class="1004" name="prediction_V_addr_1_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr_1/39 "/>
</bind>
</comp>

<comp id="543" class="1004" name="prediction_output_ad_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="5"/>
<pin id="547" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_output_ad/44 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln70_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/44 "/>
</bind>
</comp>

<comp id="556" class="1005" name="ix_in_0_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="1"/>
<pin id="558" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="ix_in_0_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="10" slack="0"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="i_0_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="572" class="1004" name="i_0_phi_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="577" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="ix_in_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="581" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="ix_in_1_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="1"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="10" slack="0"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="589" class="1005" name="j_0_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="1"/>
<pin id="591" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="j_0_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="5" slack="0"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="i_0_i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="1"/>
<pin id="602" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_0_i_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/18 "/>
</bind>
</comp>

<comp id="611" class="1005" name="p_Val2_32_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_32 (phireg) "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_Val2_32_phi_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="32" slack="1"/>
<pin id="619" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_32/19 "/>
</bind>
</comp>

<comp id="623" class="1005" name="j_0_i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="1"/>
<pin id="625" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="627" class="1004" name="j_0_i_phi_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="9" slack="0"/>
<pin id="631" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/19 "/>
</bind>
</comp>

<comp id="634" class="1005" name="phi_mul_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="15" slack="1"/>
<pin id="636" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="638" class="1004" name="phi_mul_phi_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="2" bw="15" slack="0"/>
<pin id="642" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/19 "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_0_i5_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="1"/>
<pin id="647" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i5 (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_0_i5_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i5/25 "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_Val2_36_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36 (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Val2_36_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="32" slack="1"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_36/26 "/>
</bind>
</comp>

<comp id="668" class="1005" name="j_0_i10_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="1"/>
<pin id="670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i10 (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="j_0_i10_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i10/26 "/>
</bind>
</comp>

<comp id="679" class="1005" name="d_0_i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="1"/>
<pin id="681" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0_i (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="d_0_i_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="0"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="1" slack="1"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_i/32 "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_Val2_43_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_43 (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_Val2_43_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="32" slack="1"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_43/33 "/>
</bind>
</comp>

<comp id="702" class="1005" name="f_0_i_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="1"/>
<pin id="704" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_i (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="f_0_i_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="5" slack="0"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_i/33 "/>
</bind>
</comp>

<comp id="713" class="1005" name="i24_0_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="1"/>
<pin id="715" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="i24_0_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/39 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_soft_max_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="0" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="3" bw="32" slack="0"/>
<pin id="729" dir="0" index="4" bw="46" slack="0"/>
<pin id="730" dir="0" index="5" bw="50" slack="0"/>
<pin id="731" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/32 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_conv_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="0" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="740" dir="0" index="3" bw="18" slack="0"/>
<pin id="741" dir="0" index="4" bw="16" slack="0"/>
<pin id="742" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/12 "/>
</bind>
</comp>

<comp id="746" class="1004" name="grp_conv_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="0" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="750" dir="0" index="3" bw="17" slack="0"/>
<pin id="751" dir="0" index="4" bw="15" slack="0"/>
<pin id="752" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_max_pool_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="0" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="760" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="grp_max_pool_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="0" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="766" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_flat_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="0" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="772" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/16 "/>
</bind>
</comp>

<comp id="774" class="1004" name="grp_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln23_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="0" index="1" bw="5" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="ix_in_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="0" index="1" bw="6" slack="0"/>
<pin id="793" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_s_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="10" slack="0"/>
<pin id="798" dir="0" index="1" bw="5" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln203_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="0"/>
<pin id="806" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_10_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="0"/>
<pin id="810" dir="0" index="1" bw="5" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln203_17_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="7" slack="0"/>
<pin id="818" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sub_ln203_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="0"/>
<pin id="822" dir="0" index="1" bw="7" slack="0"/>
<pin id="823" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln25_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="0"/>
<pin id="828" dir="0" index="1" bw="5" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="832" class="1004" name="j_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln203_18_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln203_8_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="11" slack="1"/>
<pin id="844" dir="0" index="1" bw="5" slack="0"/>
<pin id="845" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_8/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln27_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln28_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="10" slack="0"/>
<pin id="855" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="ireg_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln556_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="0"/>
<pin id="864" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="p_Result_44_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="0"/>
<pin id="869" dir="0" index="2" bw="7" slack="0"/>
<pin id="870" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_44/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="exp_tmp_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="0"/>
<pin id="876" dir="0" index="1" bw="64" slack="0"/>
<pin id="877" dir="0" index="2" bw="7" slack="0"/>
<pin id="878" dir="0" index="3" bw="7" slack="0"/>
<pin id="879" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln461_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="0"/>
<pin id="886" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln565_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="0"/>
<pin id="890" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="53" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="0" index="2" bw="52" slack="0"/>
<pin id="896" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="p_Result_45_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="53" slack="0"/>
<pin id="902" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_45/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="man_V_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="53" slack="0"/>
<pin id="907" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="man_V_2_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="54" slack="0"/>
<pin id="913" dir="0" index="2" bw="54" slack="0"/>
<pin id="914" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln571_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="63" slack="0"/>
<pin id="920" dir="0" index="1" bw="63" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="924" class="1004" name="F2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="12" slack="0"/>
<pin id="926" dir="0" index="1" bw="11" slack="0"/>
<pin id="927" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln581_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="12" slack="0"/>
<pin id="932" dir="0" index="1" bw="12" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln581_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="0"/>
<pin id="938" dir="0" index="1" bw="12" slack="0"/>
<pin id="939" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sub_ln581_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="0" index="1" bw="12" slack="0"/>
<pin id="945" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sh_amt_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="12" slack="0"/>
<pin id="951" dir="0" index="2" bw="12" slack="0"/>
<pin id="952" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln582_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="12" slack="0"/>
<pin id="958" dir="0" index="1" bw="12" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="trunc_ln583_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="54" slack="0"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_21_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="7" slack="0"/>
<pin id="968" dir="0" index="1" bw="12" slack="0"/>
<pin id="969" dir="0" index="2" bw="4" slack="0"/>
<pin id="970" dir="0" index="3" bw="5" slack="0"/>
<pin id="971" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sext_ln581_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="12" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln585_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="12" slack="1"/>
<pin id="981" dir="0" index="1" bw="12" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln603_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="7" slack="1"/>
<pin id="986" dir="0" index="1" bw="7" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="zext_ln586_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="0"/>
<pin id="991" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="ashr_ln586_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="54" slack="1"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="trunc_ln586_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="54" slack="0"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="bitcast_ln696_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="2"/>
<pin id="1004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_22_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="0" index="2" bw="6" slack="0"/>
<pin id="1009" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="select_ln588_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="0"/>
<pin id="1016" dir="0" index="2" bw="32" slack="0"/>
<pin id="1017" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="shl_ln604_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="0" index="1" bw="12" slack="0"/>
<pin id="1024" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="xor_ln571_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="and_ln582_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="or_ln582_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="0" index="1" bw="1" slack="1"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="xor_ln582_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="and_ln581_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="xor_ln585_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="and_ln585_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="and_ln585_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="or_ln581_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="1"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="xor_ln581_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="and_ln603_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="select_ln603_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="32" slack="0"/>
<pin id="1089" dir="0" index="2" bw="32" slack="0"/>
<pin id="1090" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="or_ln603_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln603_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="0" index="2" bw="32" slack="1"/>
<pin id="1104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="or_ln603_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="select_ln603_2_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="32" slack="0"/>
<pin id="1116" dir="0" index="2" bw="32" slack="0"/>
<pin id="1117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="or_ln603_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln603_3_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="0" index="2" bw="32" slack="0"/>
<pin id="1131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/6 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sext_ln203_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="11" slack="4"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/7 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="icmp_ln9_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="0"/>
<pin id="1141" dir="0" index="1" bw="6" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/18 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="i_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="6" slack="0"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/18 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="zext_ln14_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="6" slack="0"/>
<pin id="1153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/18 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="zext_ln13_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="6" slack="0"/>
<pin id="1157" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/18 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="icmp_ln13_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="9" slack="0"/>
<pin id="1161" dir="0" index="1" bw="9" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/19 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="j_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="0"/>
<pin id="1167" dir="0" index="1" bw="1" slack="0"/>
<pin id="1168" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/19 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="zext_ln14_2_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="0"/>
<pin id="1173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/19 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="add_ln1117_3_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="15" slack="0"/>
<pin id="1178" dir="0" index="1" bw="7" slack="0"/>
<pin id="1179" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_3/19 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="add_ln1117_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="15" slack="0"/>
<pin id="1184" dir="0" index="1" bw="6" slack="1"/>
<pin id="1185" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/19 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="zext_ln1117_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="15" slack="0"/>
<pin id="1189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/19 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sext_ln1116_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/21 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="sext_ln1118_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="17" slack="1"/>
<pin id="1197" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/21 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="r_V_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="17" slack="0"/>
<pin id="1200" dir="0" index="1" bw="32" slack="0"/>
<pin id="1201" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/21 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="lhs_V_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="48" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="3"/>
<pin id="1207" dir="0" index="2" bw="1" slack="0"/>
<pin id="1208" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/22 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="ret_V_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="48" slack="1"/>
<pin id="1214" dir="0" index="1" bw="48" slack="0"/>
<pin id="1215" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/22 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sum_V_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="0" index="1" bw="48" slack="0"/>
<pin id="1220" dir="0" index="2" bw="6" slack="0"/>
<pin id="1221" dir="0" index="3" bw="7" slack="0"/>
<pin id="1222" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/22 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="sext_ln1265_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="14" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/24 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="trunc_ln703_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="2"/>
<pin id="1232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/24 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="sext_ln703_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="14" slack="1"/>
<pin id="1236" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/24 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="add_ln703_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="2"/>
<pin id="1239" dir="0" index="1" bw="14" slack="0"/>
<pin id="1240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/24 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="add_ln203_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="14" slack="0"/>
<pin id="1245" dir="0" index="1" bw="31" slack="0"/>
<pin id="1246" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/24 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="tmp_23_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="32" slack="0"/>
<pin id="1252" dir="0" index="2" bw="6" slack="0"/>
<pin id="1253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="select_ln19_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="0"/>
<pin id="1259" dir="0" index="1" bw="31" slack="0"/>
<pin id="1260" dir="0" index="2" bw="31" slack="0"/>
<pin id="1261" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/24 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="icmp_ln9_1_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="0"/>
<pin id="1268" dir="0" index="1" bw="5" slack="0"/>
<pin id="1269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/25 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="i_2_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="5" slack="0"/>
<pin id="1274" dir="0" index="1" bw="1" slack="0"/>
<pin id="1275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/25 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="zext_ln14_1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="5" slack="0"/>
<pin id="1280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/25 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="zext_ln13_3_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="5" slack="0"/>
<pin id="1284" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/25 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="icmp_ln13_1_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="6" slack="0"/>
<pin id="1288" dir="0" index="1" bw="6" slack="0"/>
<pin id="1289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/26 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="j_2_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="6" slack="0"/>
<pin id="1294" dir="0" index="1" bw="1" slack="0"/>
<pin id="1295" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/26 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="zext_ln14_3_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="6" slack="0"/>
<pin id="1300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/26 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp_11_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="11" slack="0"/>
<pin id="1305" dir="0" index="1" bw="6" slack="0"/>
<pin id="1306" dir="0" index="2" bw="1" slack="0"/>
<pin id="1307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/26 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="zext_ln1117_6_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="11" slack="0"/>
<pin id="1313" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_6/26 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="tmp_12_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="7" slack="0"/>
<pin id="1317" dir="0" index="1" bw="6" slack="0"/>
<pin id="1318" dir="0" index="2" bw="1" slack="0"/>
<pin id="1319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/26 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="zext_ln1117_7_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="7" slack="0"/>
<pin id="1325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_7/26 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="sub_ln1117_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="11" slack="0"/>
<pin id="1329" dir="0" index="1" bw="7" slack="0"/>
<pin id="1330" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/26 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="add_ln1117_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="12" slack="0"/>
<pin id="1335" dir="0" index="1" bw="5" slack="1"/>
<pin id="1336" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_2/26 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="sext_ln1117_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="12" slack="0"/>
<pin id="1340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/26 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="zext_ln1116_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="31" slack="1"/>
<pin id="1345" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/28 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="sext_ln1118_1_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="17" slack="1"/>
<pin id="1348" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/28 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="r_V_6_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="17" slack="0"/>
<pin id="1351" dir="0" index="1" bw="31" slack="0"/>
<pin id="1352" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/28 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="lhs_V_2_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="48" slack="0"/>
<pin id="1357" dir="0" index="1" bw="32" slack="3"/>
<pin id="1358" dir="0" index="2" bw="1" slack="0"/>
<pin id="1359" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/29 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="ret_V_6_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="48" slack="1"/>
<pin id="1365" dir="0" index="1" bw="48" slack="0"/>
<pin id="1366" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/29 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="sum_V_1_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="0"/>
<pin id="1370" dir="0" index="1" bw="48" slack="0"/>
<pin id="1371" dir="0" index="2" bw="6" slack="0"/>
<pin id="1372" dir="0" index="3" bw="7" slack="0"/>
<pin id="1373" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V_1/29 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="sext_ln1265_1_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="17" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_1/31 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="trunc_ln703_1_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="2"/>
<pin id="1383" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/31 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="sext_ln703_2_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="17" slack="1"/>
<pin id="1387" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/31 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="add_ln703_1_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="2"/>
<pin id="1390" dir="0" index="1" bw="17" slack="0"/>
<pin id="1391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/31 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="add_ln203_1_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="17" slack="0"/>
<pin id="1396" dir="0" index="1" bw="31" slack="0"/>
<pin id="1397" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/31 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="tmp_24_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="0"/>
<pin id="1402" dir="0" index="1" bw="32" slack="0"/>
<pin id="1403" dir="0" index="2" bw="6" slack="0"/>
<pin id="1404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/31 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="select_ln19_1_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="0"/>
<pin id="1410" dir="0" index="1" bw="31" slack="0"/>
<pin id="1411" dir="0" index="2" bw="31" slack="0"/>
<pin id="1412" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/31 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="icmp_ln41_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="4" slack="0"/>
<pin id="1419" dir="0" index="1" bw="4" slack="0"/>
<pin id="1420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/32 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="d_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="4" slack="0"/>
<pin id="1425" dir="0" index="1" bw="1" slack="0"/>
<pin id="1426" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/32 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="zext_ln48_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="4" slack="0"/>
<pin id="1431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/32 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="zext_ln46_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="4" slack="0"/>
<pin id="1435" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/32 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="icmp_ln46_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="5" slack="0"/>
<pin id="1439" dir="0" index="1" bw="5" slack="0"/>
<pin id="1440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/33 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="f_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="5" slack="0"/>
<pin id="1445" dir="0" index="1" bw="1" slack="0"/>
<pin id="1446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/33 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="zext_ln48_1_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="5" slack="0"/>
<pin id="1451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/33 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="tmp_13_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="0"/>
<pin id="1456" dir="0" index="1" bw="5" slack="0"/>
<pin id="1457" dir="0" index="2" bw="1" slack="0"/>
<pin id="1458" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/33 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="zext_ln1116_9_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="8" slack="0"/>
<pin id="1464" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_9/33 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="tmp_14_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="6" slack="0"/>
<pin id="1468" dir="0" index="1" bw="5" slack="0"/>
<pin id="1469" dir="0" index="2" bw="1" slack="0"/>
<pin id="1470" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/33 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="zext_ln1116_10_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="6" slack="0"/>
<pin id="1476" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_10/33 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="add_ln1116_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="6" slack="0"/>
<pin id="1480" dir="0" index="1" bw="8" slack="0"/>
<pin id="1481" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/33 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="add_ln1116_4_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="9" slack="0"/>
<pin id="1486" dir="0" index="1" bw="4" slack="1"/>
<pin id="1487" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_4/33 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="zext_ln1116_11_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="9" slack="0"/>
<pin id="1491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_11/33 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="sext_ln1116_1_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="17" slack="1"/>
<pin id="1496" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/35 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="zext_ln1118_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="31" slack="1"/>
<pin id="1499" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/35 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="r_V_7_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="31" slack="0"/>
<pin id="1502" dir="0" index="1" bw="17" slack="0"/>
<pin id="1503" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/35 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="lhs_V_3_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="48" slack="0"/>
<pin id="1508" dir="0" index="1" bw="32" slack="3"/>
<pin id="1509" dir="0" index="2" bw="1" slack="0"/>
<pin id="1510" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/36 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="ret_V_7_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="48" slack="1"/>
<pin id="1516" dir="0" index="1" bw="48" slack="0"/>
<pin id="1517" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/36 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="w_sum_V_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="0"/>
<pin id="1521" dir="0" index="1" bw="48" slack="0"/>
<pin id="1522" dir="0" index="2" bw="6" slack="0"/>
<pin id="1523" dir="0" index="3" bw="7" slack="0"/>
<pin id="1524" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/36 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="sext_ln1265_2_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="16" slack="0"/>
<pin id="1531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265_2/37 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="add_ln703_2_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="16" slack="0"/>
<pin id="1535" dir="0" index="1" bw="32" slack="1"/>
<pin id="1536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/37 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="icmp_ln69_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="4" slack="0"/>
<pin id="1542" dir="0" index="1" bw="4" slack="0"/>
<pin id="1543" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/39 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="i_3_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="4" slack="0"/>
<pin id="1548" dir="0" index="1" bw="1" slack="0"/>
<pin id="1549" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/39 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="zext_ln70_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="4" slack="0"/>
<pin id="1554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/39 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="p_Result_46_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="0"/>
<pin id="1559" dir="0" index="1" bw="32" slack="0"/>
<pin id="1560" dir="0" index="2" bw="6" slack="0"/>
<pin id="1561" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_46/40 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="icmp_ln935_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="32" slack="1"/>
<pin id="1567" dir="0" index="1" bw="32" slack="0"/>
<pin id="1568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/41 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="tmp_V_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="0"/>
<pin id="1572" dir="0" index="1" bw="32" slack="1"/>
<pin id="1573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/41 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="tmp_V_13_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="1"/>
<pin id="1577" dir="0" index="1" bw="32" slack="0"/>
<pin id="1578" dir="0" index="2" bw="32" slack="1"/>
<pin id="1579" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/41 "/>
</bind>
</comp>

<comp id="1581" class="1004" name="p_Result_47_fu_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="0"/>
<pin id="1583" dir="0" index="1" bw="32" slack="0"/>
<pin id="1584" dir="0" index="2" bw="6" slack="0"/>
<pin id="1585" dir="0" index="3" bw="1" slack="0"/>
<pin id="1586" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_47/41 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="l_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="0"/>
<pin id="1593" dir="0" index="1" bw="32" slack="0"/>
<pin id="1594" dir="0" index="2" bw="1" slack="0"/>
<pin id="1595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/41 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="trunc_ln943_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="0"/>
<pin id="1601" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/41 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="sub_ln944_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="7" slack="0"/>
<pin id="1605" dir="0" index="1" bw="32" slack="1"/>
<pin id="1606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/42 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="lsb_index_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="6" slack="0"/>
<pin id="1610" dir="0" index="1" bw="32" slack="0"/>
<pin id="1611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/42 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="tmp_26_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="31" slack="0"/>
<pin id="1616" dir="0" index="1" bw="32" slack="0"/>
<pin id="1617" dir="0" index="2" bw="1" slack="0"/>
<pin id="1618" dir="0" index="3" bw="6" slack="0"/>
<pin id="1619" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/42 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="icmp_ln947_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="31" slack="0"/>
<pin id="1626" dir="0" index="1" bw="31" slack="0"/>
<pin id="1627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/42 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="trunc_ln947_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="0"/>
<pin id="1632" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/42 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="sub_ln947_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="4" slack="0"/>
<pin id="1636" dir="0" index="1" bw="6" slack="0"/>
<pin id="1637" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/42 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="zext_ln947_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="6" slack="0"/>
<pin id="1642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/42 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="lshr_ln947_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="1" slack="0"/>
<pin id="1646" dir="0" index="1" bw="6" slack="0"/>
<pin id="1647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/42 "/>
</bind>
</comp>

<comp id="1650" class="1004" name="p_Result_s_fu_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="1"/>
<pin id="1652" dir="0" index="1" bw="32" slack="0"/>
<pin id="1653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/42 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="icmp_ln947_1_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="0"/>
<pin id="1657" dir="0" index="1" bw="32" slack="0"/>
<pin id="1658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/42 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="a_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="1" slack="0"/>
<pin id="1663" dir="0" index="1" bw="1" slack="0"/>
<pin id="1664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/42 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="tmp_27_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="1" slack="0"/>
<pin id="1669" dir="0" index="1" bw="32" slack="0"/>
<pin id="1670" dir="0" index="2" bw="6" slack="0"/>
<pin id="1671" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/42 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="xor_ln949_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="1" slack="0"/>
<pin id="1677" dir="0" index="1" bw="1" slack="0"/>
<pin id="1678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/42 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="p_Result_42_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="1" slack="0"/>
<pin id="1683" dir="0" index="1" bw="32" slack="1"/>
<pin id="1684" dir="0" index="2" bw="32" slack="0"/>
<pin id="1685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_42/42 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="and_ln949_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="1" slack="0"/>
<pin id="1690" dir="0" index="1" bw="1" slack="0"/>
<pin id="1691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/42 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="or_ln949_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="1" slack="0"/>
<pin id="1696" dir="0" index="1" bw="1" slack="0"/>
<pin id="1697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/42 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="or_ln_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="32" slack="0"/>
<pin id="1702" dir="0" index="1" bw="1" slack="0"/>
<pin id="1703" dir="0" index="2" bw="1" slack="0"/>
<pin id="1704" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/42 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="icmp_ln958_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="0"/>
<pin id="1710" dir="0" index="1" bw="32" slack="0"/>
<pin id="1711" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/42 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="add_ln958_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="6" slack="0"/>
<pin id="1716" dir="0" index="1" bw="32" slack="1"/>
<pin id="1717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/43 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="lshr_ln958_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="32" slack="2"/>
<pin id="1721" dir="0" index="1" bw="32" slack="0"/>
<pin id="1722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/43 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="sub_ln958_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="6" slack="0"/>
<pin id="1726" dir="0" index="1" bw="32" slack="1"/>
<pin id="1727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/43 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="shl_ln958_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="2"/>
<pin id="1731" dir="0" index="1" bw="32" slack="0"/>
<pin id="1732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/43 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="m_13_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="1" slack="1"/>
<pin id="1736" dir="0" index="1" bw="32" slack="0"/>
<pin id="1737" dir="0" index="2" bw="32" slack="0"/>
<pin id="1738" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_13/43 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="m_14_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="32" slack="0"/>
<pin id="1743" dir="0" index="1" bw="32" slack="1"/>
<pin id="1744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_14/43 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="m_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="31" slack="0"/>
<pin id="1748" dir="0" index="1" bw="32" slack="0"/>
<pin id="1749" dir="0" index="2" bw="1" slack="0"/>
<pin id="1750" dir="0" index="3" bw="6" slack="0"/>
<pin id="1751" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/43 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="tmp_28_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="1" slack="0"/>
<pin id="1758" dir="0" index="1" bw="32" slack="0"/>
<pin id="1759" dir="0" index="2" bw="6" slack="0"/>
<pin id="1760" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/43 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="m_17_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="31" slack="1"/>
<pin id="1766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_17/44 "/>
</bind>
</comp>

<comp id="1767" class="1004" name="select_ln964_fu_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="1" slack="1"/>
<pin id="1769" dir="0" index="1" bw="8" slack="0"/>
<pin id="1770" dir="0" index="2" bw="8" slack="0"/>
<pin id="1771" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/44 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="sub_ln964_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="6" slack="0"/>
<pin id="1776" dir="0" index="1" bw="8" slack="3"/>
<pin id="1777" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/44 "/>
</bind>
</comp>

<comp id="1779" class="1004" name="add_ln964_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="8" slack="0"/>
<pin id="1781" dir="0" index="1" bw="8" slack="0"/>
<pin id="1782" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/44 "/>
</bind>
</comp>

<comp id="1785" class="1004" name="tmp_8_fu_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="9" slack="0"/>
<pin id="1787" dir="0" index="1" bw="1" slack="4"/>
<pin id="1788" dir="0" index="2" bw="8" slack="0"/>
<pin id="1789" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/44 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="p_Result_48_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="32" slack="0"/>
<pin id="1794" dir="0" index="1" bw="31" slack="0"/>
<pin id="1795" dir="0" index="2" bw="9" slack="0"/>
<pin id="1796" dir="0" index="3" bw="6" slack="0"/>
<pin id="1797" dir="0" index="4" bw="6" slack="0"/>
<pin id="1798" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_48/44 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="bitcast_ln739_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="32" slack="0"/>
<pin id="1806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/44 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="select_ln935_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="1" slack="3"/>
<pin id="1810" dir="0" index="1" bw="32" slack="0"/>
<pin id="1811" dir="0" index="2" bw="32" slack="0"/>
<pin id="1812" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/44 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="conv_1_out_V_addr_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="12" slack="1"/>
<pin id="1818" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_V_addr "/>
</bind>
</comp>

<comp id="1821" class="1005" name="max_pool_1_out_V_add_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="10" slack="1"/>
<pin id="1823" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_V_add "/>
</bind>
</comp>

<comp id="1826" class="1005" name="conv_2_out_V_addr_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="11" slack="1"/>
<pin id="1828" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_V_addr "/>
</bind>
</comp>

<comp id="1831" class="1005" name="max_pool_2_out_V_add_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="9" slack="1"/>
<pin id="1833" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_V_add "/>
</bind>
</comp>

<comp id="1839" class="1005" name="i_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="5" slack="0"/>
<pin id="1841" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1844" class="1005" name="ix_in_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="10" slack="0"/>
<pin id="1846" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1849" class="1005" name="sub_ln203_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="11" slack="1"/>
<pin id="1851" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="j_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="5" slack="0"/>
<pin id="1859" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1862" class="1005" name="add_ln203_8_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="11" slack="4"/>
<pin id="1864" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="add_ln203_8 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="cnn_input_addr_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="10" slack="1"/>
<pin id="1869" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1872" class="1005" name="add_ln28_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="10" slack="0"/>
<pin id="1874" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="cnn_input_load_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_load "/>
</bind>
</comp>

<comp id="1883" class="1005" name="man_V_2_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="54" slack="1"/>
<pin id="1885" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="icmp_ln571_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="1" slack="1"/>
<pin id="1890" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="icmp_ln581_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="1" slack="1"/>
<pin id="1896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="sh_amt_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="12" slack="1"/>
<pin id="1902" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1906" class="1005" name="icmp_ln582_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="1" slack="1"/>
<pin id="1908" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="trunc_ln583_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="32" slack="1"/>
<pin id="1914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="tmp_21_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="7" slack="1"/>
<pin id="1920" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="select_ln603_3_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="32" slack="1"/>
<pin id="1925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="i_1_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="6" slack="0"/>
<pin id="1933" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="zext_ln14_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="64" slack="1"/>
<pin id="1938" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="zext_ln13_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="15" slack="1"/>
<pin id="1944" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="j_1_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="9" slack="0"/>
<pin id="1952" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="add_ln1117_3_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="15" slack="0"/>
<pin id="1957" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1117_3 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="dense_1_weights_V_ad_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="15" slack="1"/>
<pin id="1962" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_V_ad "/>
</bind>
</comp>

<comp id="1965" class="1005" name="flat_array_V_addr_1_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="9" slack="1"/>
<pin id="1967" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="dense_1_bias_V_addr_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="6" slack="1"/>
<pin id="1972" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_V_addr "/>
</bind>
</comp>

<comp id="1975" class="1005" name="flat_array_V_load_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="32" slack="1"/>
<pin id="1977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_load "/>
</bind>
</comp>

<comp id="1980" class="1005" name="dense_1_weights_V_lo_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="17" slack="1"/>
<pin id="1982" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_V_lo "/>
</bind>
</comp>

<comp id="1985" class="1005" name="r_V_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="48" slack="1"/>
<pin id="1987" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1990" class="1005" name="sum_V_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="32" slack="1"/>
<pin id="1992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1995" class="1005" name="p_Val2_33_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="14" slack="1"/>
<pin id="1997" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="2004" class="1005" name="i_2_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="5" slack="0"/>
<pin id="2006" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="2009" class="1005" name="zext_ln14_1_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="64" slack="1"/>
<pin id="2011" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="zext_ln13_3_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="12" slack="1"/>
<pin id="2017" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="j_2_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="6" slack="0"/>
<pin id="2025" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="2028" class="1005" name="dense_2_weights_V_ad_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="11" slack="1"/>
<pin id="2030" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_V_ad "/>
</bind>
</comp>

<comp id="2033" class="1005" name="dense_1_out_V_addr_2_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="6" slack="1"/>
<pin id="2035" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_V_addr_2 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="dense_2_bias_V_addr_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="5" slack="1"/>
<pin id="2040" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_V_addr "/>
</bind>
</comp>

<comp id="2043" class="1005" name="dense_1_out_V_load_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="31" slack="1"/>
<pin id="2045" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_V_load "/>
</bind>
</comp>

<comp id="2048" class="1005" name="dense_2_weights_V_lo_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="17" slack="1"/>
<pin id="2050" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_V_lo "/>
</bind>
</comp>

<comp id="2053" class="1005" name="r_V_6_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="48" slack="1"/>
<pin id="2055" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="sum_V_1_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="32" slack="1"/>
<pin id="2060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="p_Val2_37_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="17" slack="1"/>
<pin id="2065" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_37 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="d_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="4" slack="0"/>
<pin id="2074" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="2077" class="1005" name="zext_ln48_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="64" slack="1"/>
<pin id="2079" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="2083" class="1005" name="zext_ln46_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="9" slack="1"/>
<pin id="2085" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="f_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="5" slack="0"/>
<pin id="2093" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="2096" class="1005" name="dense_out_weights_V_s_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="9" slack="1"/>
<pin id="2098" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_V_s "/>
</bind>
</comp>

<comp id="2101" class="1005" name="dense_2_out_V_addr_2_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="5" slack="1"/>
<pin id="2103" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_out_V_addr_2 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="dense_out_bias_V_add_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="4" slack="1"/>
<pin id="2108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_V_add "/>
</bind>
</comp>

<comp id="2111" class="1005" name="dense_out_weights_V_1_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="17" slack="1"/>
<pin id="2113" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_V_1 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="dense_2_out_V_load_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="31" slack="1"/>
<pin id="2118" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_out_V_load "/>
</bind>
</comp>

<comp id="2121" class="1005" name="r_V_7_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="48" slack="1"/>
<pin id="2123" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="w_sum_V_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="32" slack="1"/>
<pin id="2128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="2134" class="1005" name="i_3_reg_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="4" slack="0"/>
<pin id="2136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="2139" class="1005" name="zext_ln70_reg_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="64" slack="5"/>
<pin id="2141" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="2144" class="1005" name="prediction_V_addr_1_reg_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="4" slack="1"/>
<pin id="2146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_V_addr_1 "/>
</bind>
</comp>

<comp id="2149" class="1005" name="tmp_V_12_reg_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="32" slack="1"/>
<pin id="2151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 "/>
</bind>
</comp>

<comp id="2156" class="1005" name="p_Result_46_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="1" slack="1"/>
<pin id="2158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_46 "/>
</bind>
</comp>

<comp id="2162" class="1005" name="icmp_ln935_reg_2162">
<pin_list>
<pin id="2163" dir="0" index="0" bw="1" slack="1"/>
<pin id="2164" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="2167" class="1005" name="tmp_V_13_reg_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="32" slack="1"/>
<pin id="2169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 "/>
</bind>
</comp>

<comp id="2175" class="1005" name="l_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="32" slack="1"/>
<pin id="2177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="2180" class="1005" name="trunc_ln943_reg_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="8" slack="3"/>
<pin id="2182" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="2185" class="1005" name="sub_ln944_reg_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="32" slack="1"/>
<pin id="2187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="2191" class="1005" name="or_ln_reg_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="32" slack="1"/>
<pin id="2193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="2196" class="1005" name="icmp_ln958_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="1" slack="1"/>
<pin id="2198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="2201" class="1005" name="m_reg_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="31" slack="1"/>
<pin id="2203" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="2206" class="1005" name="tmp_28_reg_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="1" slack="1"/>
<pin id="2208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="237"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="242" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="246" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="250" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="254" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="0" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="124" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="124" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="38" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="404" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="416"><net_src comp="397" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="430" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="38" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="458" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="470"><net_src comp="451" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="484" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="496"><net_src comp="20" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="504" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="516"><net_src comp="22" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="38" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="548"><net_src comp="2" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="38" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="52" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="560" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="588"><net_src comp="556" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="54" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="126" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="615" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="626"><net_src comp="140" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="637"><net_src comp="142" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="54" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="660" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="671"><net_src comp="126" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="180" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="44" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="694" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="705"><net_src comp="54" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="180" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="732"><net_src comp="190" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="24" pin="0"/><net_sink comp="724" pin=3"/></net>

<net id="734"><net_src comp="26" pin="0"/><net_sink comp="724" pin=4"/></net>

<net id="735"><net_src comp="28" pin="0"/><net_sink comp="724" pin=5"/></net>

<net id="743"><net_src comp="118" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="8" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="745"><net_src comp="10" pin="0"/><net_sink comp="736" pin=4"/></net>

<net id="753"><net_src comp="114" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="4" pin="0"/><net_sink comp="746" pin=3"/></net>

<net id="755"><net_src comp="6" pin="0"/><net_sink comp="746" pin=4"/></net>

<net id="761"><net_src comp="116" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="120" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="773"><net_src comp="122" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="337" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="572" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="56" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="572" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="62" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="560" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="64" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="66" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="572" pin="4"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="54" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="796" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="68" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="572" pin="4"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="70" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="808" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="804" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="593" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="56" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="593" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="62" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="593" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="582" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="856"><net_src comp="72" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="582" pin="4"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="774" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="74" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="858" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="76" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="880"><net_src comp="78" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="858" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="80" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="883"><net_src comp="82" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="887"><net_src comp="874" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="858" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="84" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="86" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="888" pin="1"/><net_sink comp="892" pin=2"/></net>

<net id="903"><net_src comp="892" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="88" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="915"><net_src comp="866" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="904" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="900" pin="1"/><net_sink comp="910" pin=2"/></net>

<net id="922"><net_src comp="862" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="90" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="92" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="884" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="924" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="94" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="96" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="924" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="94" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="924" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="953"><net_src comp="930" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="936" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="942" pin="2"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="924" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="94" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="910" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="972"><net_src comp="98" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="948" pin="3"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="100" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="975"><net_src comp="102" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="983"><net_src comp="104" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="106" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="976" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="993" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1010"><net_src comp="108" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="110" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1018"><net_src comp="1005" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="112" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="44" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1025"><net_src comp="976" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1030"><net_src comp="86" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="1026" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1044"><net_src comp="1036" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="86" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="979" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="86" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1046" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="1046" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="979" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1036" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1078"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="86" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="984" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1021" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="998" pin="1"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="1080" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1063" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="1057" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1013" pin="3"/><net_sink comp="1100" pin=1"/></net>

<net id="1111"><net_src comp="1057" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1031" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="1094" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1086" pin="3"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="1100" pin="3"/><net_sink comp="1113" pin=2"/></net>

<net id="1125"><net_src comp="1094" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1107" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1113" pin="3"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="44" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1138"><net_src comp="1135" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1143"><net_src comp="604" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="128" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="604" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="132" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1154"><net_src comp="604" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="604" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="627" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="144" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="627" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="148" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1174"><net_src comp="627" pin="4"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1180"><net_src comp="638" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="150" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1186"><net_src comp="638" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1202"><net_src comp="1195" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1192" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1209"><net_src comp="154" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1210"><net_src comp="611" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1211"><net_src comp="156" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1216"><net_src comp="1204" pin="3"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="158" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1212" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1225"><net_src comp="160" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1226"><net_src comp="162" pin="0"/><net_sink comp="1217" pin=3"/></net>

<net id="1233"><net_src comp="611" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1241"><net_src comp="611" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1227" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="1234" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1230" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1254"><net_src comp="108" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1255"><net_src comp="1237" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="1256"><net_src comp="110" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1262"><net_src comp="1249" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1263"><net_src comp="124" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1264"><net_src comp="1243" pin="2"/><net_sink comp="1257" pin=2"/></net>

<net id="1265"><net_src comp="1257" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="1270"><net_src comp="649" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="166" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1276"><net_src comp="649" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="62" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1281"><net_src comp="649" pin="4"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="649" pin="4"/><net_sink comp="1282" pin=0"/></net>

<net id="1290"><net_src comp="672" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="128" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1296"><net_src comp="672" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="132" pin="0"/><net_sink comp="1292" pin=1"/></net>

<net id="1301"><net_src comp="672" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1308"><net_src comp="172" pin="0"/><net_sink comp="1303" pin=0"/></net>

<net id="1309"><net_src comp="672" pin="4"/><net_sink comp="1303" pin=1"/></net>

<net id="1310"><net_src comp="54" pin="0"/><net_sink comp="1303" pin=2"/></net>

<net id="1314"><net_src comp="1303" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1320"><net_src comp="174" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1321"><net_src comp="672" pin="4"/><net_sink comp="1315" pin=1"/></net>

<net id="1322"><net_src comp="176" pin="0"/><net_sink comp="1315" pin=2"/></net>

<net id="1326"><net_src comp="1315" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1331"><net_src comp="1311" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1323" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="1327" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="1333" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1353"><net_src comp="1346" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="1343" pin="1"/><net_sink comp="1349" pin=1"/></net>

<net id="1360"><net_src comp="154" pin="0"/><net_sink comp="1355" pin=0"/></net>

<net id="1361"><net_src comp="656" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1362"><net_src comp="156" pin="0"/><net_sink comp="1355" pin=2"/></net>

<net id="1367"><net_src comp="1355" pin="3"/><net_sink comp="1363" pin=1"/></net>

<net id="1374"><net_src comp="158" pin="0"/><net_sink comp="1368" pin=0"/></net>

<net id="1375"><net_src comp="1363" pin="2"/><net_sink comp="1368" pin=1"/></net>

<net id="1376"><net_src comp="160" pin="0"/><net_sink comp="1368" pin=2"/></net>

<net id="1377"><net_src comp="162" pin="0"/><net_sink comp="1368" pin=3"/></net>

<net id="1384"><net_src comp="656" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1392"><net_src comp="656" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="1378" pin="1"/><net_sink comp="1388" pin=1"/></net>

<net id="1398"><net_src comp="1385" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="1381" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1405"><net_src comp="108" pin="0"/><net_sink comp="1400" pin=0"/></net>

<net id="1406"><net_src comp="1388" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1407"><net_src comp="110" pin="0"/><net_sink comp="1400" pin=2"/></net>

<net id="1413"><net_src comp="1400" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1414"><net_src comp="124" pin="0"/><net_sink comp="1408" pin=1"/></net>

<net id="1415"><net_src comp="1394" pin="2"/><net_sink comp="1408" pin=2"/></net>

<net id="1416"><net_src comp="1408" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="1421"><net_src comp="683" pin="4"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="182" pin="0"/><net_sink comp="1417" pin=1"/></net>

<net id="1427"><net_src comp="683" pin="4"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="186" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1432"><net_src comp="683" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1436"><net_src comp="683" pin="4"/><net_sink comp="1433" pin=0"/></net>

<net id="1441"><net_src comp="706" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1442"><net_src comp="166" pin="0"/><net_sink comp="1437" pin=1"/></net>

<net id="1447"><net_src comp="706" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1448"><net_src comp="62" pin="0"/><net_sink comp="1443" pin=1"/></net>

<net id="1452"><net_src comp="706" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1459"><net_src comp="192" pin="0"/><net_sink comp="1454" pin=0"/></net>

<net id="1460"><net_src comp="706" pin="4"/><net_sink comp="1454" pin=1"/></net>

<net id="1461"><net_src comp="194" pin="0"/><net_sink comp="1454" pin=2"/></net>

<net id="1465"><net_src comp="1454" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1471"><net_src comp="196" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="706" pin="4"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="176" pin="0"/><net_sink comp="1466" pin=2"/></net>

<net id="1477"><net_src comp="1466" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1482"><net_src comp="1474" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="1462" pin="1"/><net_sink comp="1478" pin=1"/></net>

<net id="1488"><net_src comp="1478" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1492"><net_src comp="1484" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1504"><net_src comp="1497" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="1494" pin="1"/><net_sink comp="1500" pin=1"/></net>

<net id="1511"><net_src comp="154" pin="0"/><net_sink comp="1506" pin=0"/></net>

<net id="1512"><net_src comp="690" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1513"><net_src comp="156" pin="0"/><net_sink comp="1506" pin=2"/></net>

<net id="1518"><net_src comp="1506" pin="3"/><net_sink comp="1514" pin=1"/></net>

<net id="1525"><net_src comp="158" pin="0"/><net_sink comp="1519" pin=0"/></net>

<net id="1526"><net_src comp="1514" pin="2"/><net_sink comp="1519" pin=1"/></net>

<net id="1527"><net_src comp="160" pin="0"/><net_sink comp="1519" pin=2"/></net>

<net id="1528"><net_src comp="162" pin="0"/><net_sink comp="1519" pin=3"/></net>

<net id="1532"><net_src comp="518" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1537"><net_src comp="1529" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1538"><net_src comp="690" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1539"><net_src comp="1533" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="1544"><net_src comp="717" pin="4"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="182" pin="0"/><net_sink comp="1540" pin=1"/></net>

<net id="1550"><net_src comp="717" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="186" pin="0"/><net_sink comp="1546" pin=1"/></net>

<net id="1555"><net_src comp="717" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="1562"><net_src comp="108" pin="0"/><net_sink comp="1557" pin=0"/></net>

<net id="1563"><net_src comp="444" pin="3"/><net_sink comp="1557" pin=1"/></net>

<net id="1564"><net_src comp="110" pin="0"/><net_sink comp="1557" pin=2"/></net>

<net id="1569"><net_src comp="44" pin="0"/><net_sink comp="1565" pin=1"/></net>

<net id="1574"><net_src comp="44" pin="0"/><net_sink comp="1570" pin=0"/></net>

<net id="1580"><net_src comp="1570" pin="2"/><net_sink comp="1575" pin=1"/></net>

<net id="1587"><net_src comp="200" pin="0"/><net_sink comp="1581" pin=0"/></net>

<net id="1588"><net_src comp="1575" pin="3"/><net_sink comp="1581" pin=1"/></net>

<net id="1589"><net_src comp="110" pin="0"/><net_sink comp="1581" pin=2"/></net>

<net id="1590"><net_src comp="44" pin="0"/><net_sink comp="1581" pin=3"/></net>

<net id="1596"><net_src comp="202" pin="0"/><net_sink comp="1591" pin=0"/></net>

<net id="1597"><net_src comp="1581" pin="4"/><net_sink comp="1591" pin=1"/></net>

<net id="1598"><net_src comp="86" pin="0"/><net_sink comp="1591" pin=2"/></net>

<net id="1602"><net_src comp="1591" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1607"><net_src comp="204" pin="0"/><net_sink comp="1603" pin=0"/></net>

<net id="1612"><net_src comp="206" pin="0"/><net_sink comp="1608" pin=0"/></net>

<net id="1613"><net_src comp="1603" pin="2"/><net_sink comp="1608" pin=1"/></net>

<net id="1620"><net_src comp="208" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="1608" pin="2"/><net_sink comp="1614" pin=1"/></net>

<net id="1622"><net_src comp="210" pin="0"/><net_sink comp="1614" pin=2"/></net>

<net id="1623"><net_src comp="110" pin="0"/><net_sink comp="1614" pin=3"/></net>

<net id="1628"><net_src comp="1614" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1629"><net_src comp="124" pin="0"/><net_sink comp="1624" pin=1"/></net>

<net id="1633"><net_src comp="1603" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1638"><net_src comp="212" pin="0"/><net_sink comp="1634" pin=0"/></net>

<net id="1639"><net_src comp="1630" pin="1"/><net_sink comp="1634" pin=1"/></net>

<net id="1643"><net_src comp="1634" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1648"><net_src comp="112" pin="0"/><net_sink comp="1644" pin=0"/></net>

<net id="1649"><net_src comp="1640" pin="1"/><net_sink comp="1644" pin=1"/></net>

<net id="1654"><net_src comp="1644" pin="2"/><net_sink comp="1650" pin=1"/></net>

<net id="1659"><net_src comp="1650" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1660"><net_src comp="44" pin="0"/><net_sink comp="1655" pin=1"/></net>

<net id="1665"><net_src comp="1624" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1666"><net_src comp="1655" pin="2"/><net_sink comp="1661" pin=1"/></net>

<net id="1672"><net_src comp="108" pin="0"/><net_sink comp="1667" pin=0"/></net>

<net id="1673"><net_src comp="1608" pin="2"/><net_sink comp="1667" pin=1"/></net>

<net id="1674"><net_src comp="110" pin="0"/><net_sink comp="1667" pin=2"/></net>

<net id="1679"><net_src comp="1667" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1680"><net_src comp="86" pin="0"/><net_sink comp="1675" pin=1"/></net>

<net id="1686"><net_src comp="108" pin="0"/><net_sink comp="1681" pin=0"/></net>

<net id="1687"><net_src comp="1608" pin="2"/><net_sink comp="1681" pin=2"/></net>

<net id="1692"><net_src comp="1681" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="1675" pin="2"/><net_sink comp="1688" pin=1"/></net>

<net id="1698"><net_src comp="1688" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1699"><net_src comp="1661" pin="2"/><net_sink comp="1694" pin=1"/></net>

<net id="1705"><net_src comp="214" pin="0"/><net_sink comp="1700" pin=0"/></net>

<net id="1706"><net_src comp="124" pin="0"/><net_sink comp="1700" pin=1"/></net>

<net id="1707"><net_src comp="1694" pin="2"/><net_sink comp="1700" pin=2"/></net>

<net id="1712"><net_src comp="1608" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1713"><net_src comp="44" pin="0"/><net_sink comp="1708" pin=1"/></net>

<net id="1718"><net_src comp="216" pin="0"/><net_sink comp="1714" pin=0"/></net>

<net id="1723"><net_src comp="1714" pin="2"/><net_sink comp="1719" pin=1"/></net>

<net id="1728"><net_src comp="218" pin="0"/><net_sink comp="1724" pin=0"/></net>

<net id="1733"><net_src comp="1724" pin="2"/><net_sink comp="1729" pin=1"/></net>

<net id="1739"><net_src comp="1719" pin="2"/><net_sink comp="1734" pin=1"/></net>

<net id="1740"><net_src comp="1729" pin="2"/><net_sink comp="1734" pin=2"/></net>

<net id="1745"><net_src comp="1734" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1752"><net_src comp="208" pin="0"/><net_sink comp="1746" pin=0"/></net>

<net id="1753"><net_src comp="1741" pin="2"/><net_sink comp="1746" pin=1"/></net>

<net id="1754"><net_src comp="210" pin="0"/><net_sink comp="1746" pin=2"/></net>

<net id="1755"><net_src comp="110" pin="0"/><net_sink comp="1746" pin=3"/></net>

<net id="1761"><net_src comp="108" pin="0"/><net_sink comp="1756" pin=0"/></net>

<net id="1762"><net_src comp="1741" pin="2"/><net_sink comp="1756" pin=1"/></net>

<net id="1763"><net_src comp="218" pin="0"/><net_sink comp="1756" pin=2"/></net>

<net id="1772"><net_src comp="220" pin="0"/><net_sink comp="1767" pin=1"/></net>

<net id="1773"><net_src comp="222" pin="0"/><net_sink comp="1767" pin=2"/></net>

<net id="1778"><net_src comp="224" pin="0"/><net_sink comp="1774" pin=0"/></net>

<net id="1783"><net_src comp="1767" pin="3"/><net_sink comp="1779" pin=0"/></net>

<net id="1784"><net_src comp="1774" pin="2"/><net_sink comp="1779" pin=1"/></net>

<net id="1790"><net_src comp="226" pin="0"/><net_sink comp="1785" pin=0"/></net>

<net id="1791"><net_src comp="1779" pin="2"/><net_sink comp="1785" pin=2"/></net>

<net id="1799"><net_src comp="228" pin="0"/><net_sink comp="1792" pin=0"/></net>

<net id="1800"><net_src comp="1764" pin="1"/><net_sink comp="1792" pin=1"/></net>

<net id="1801"><net_src comp="1785" pin="3"/><net_sink comp="1792" pin=2"/></net>

<net id="1802"><net_src comp="230" pin="0"/><net_sink comp="1792" pin=3"/></net>

<net id="1803"><net_src comp="110" pin="0"/><net_sink comp="1792" pin=4"/></net>

<net id="1807"><net_src comp="1792" pin="5"/><net_sink comp="1804" pin=0"/></net>

<net id="1813"><net_src comp="232" pin="0"/><net_sink comp="1808" pin=1"/></net>

<net id="1814"><net_src comp="1804" pin="1"/><net_sink comp="1808" pin=2"/></net>

<net id="1815"><net_src comp="1808" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="1819"><net_src comp="274" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1824"><net_src comp="282" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1829"><net_src comp="290" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1834"><net_src comp="298" pin="3"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1842"><net_src comp="784" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1847"><net_src comp="790" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="1852"><net_src comp="820" pin="2"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1860"><net_src comp="832" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="1865"><net_src comp="842" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1870"><net_src comp="330" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1875"><net_src comp="852" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1880"><net_src comp="337" pin="3"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1882"><net_src comp="1877" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1886"><net_src comp="910" pin="3"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1891"><net_src comp="918" pin="2"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1893"><net_src comp="1888" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1897"><net_src comp="930" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1899"><net_src comp="1894" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1903"><net_src comp="948" pin="3"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1909"><net_src comp="956" pin="2"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1911"><net_src comp="1906" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1915"><net_src comp="962" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1917"><net_src comp="1912" pin="1"/><net_sink comp="1100" pin=2"/></net>

<net id="1921"><net_src comp="966" pin="4"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1926"><net_src comp="1127" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1934"><net_src comp="1145" pin="2"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1939"><net_src comp="1151" pin="1"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1941"><net_src comp="1936" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1945"><net_src comp="1155" pin="1"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="1182" pin=1"/></net>

<net id="1953"><net_src comp="1165" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="1958"><net_src comp="1176" pin="2"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1963"><net_src comp="397" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1968"><net_src comp="404" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1973"><net_src comp="417" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1978"><net_src comp="362" pin="3"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1983"><net_src comp="411" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1988"><net_src comp="1198" pin="2"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1993"><net_src comp="1217" pin="4"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="1998"><net_src comp="424" pin="3"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="2000"><net_src comp="1995" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2007"><net_src comp="1272" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="2012"><net_src comp="1278" pin="1"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="2014"><net_src comp="2009" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="2018"><net_src comp="1282" pin="1"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="2026"><net_src comp="1292" pin="2"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="2031"><net_src comp="451" pin="3"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="2036"><net_src comp="458" pin="3"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="2041"><net_src comp="471" pin="3"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="2046"><net_src comp="376" pin="3"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="2051"><net_src comp="465" pin="3"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="2056"><net_src comp="1349" pin="2"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="2061"><net_src comp="1368" pin="4"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="2066"><net_src comp="478" pin="3"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="2068"><net_src comp="2063" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="2075"><net_src comp="1423" pin="2"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="2080"><net_src comp="1429" pin="1"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="2082"><net_src comp="2077" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="2086"><net_src comp="1433" pin="1"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="2094"><net_src comp="1443" pin="2"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="2099"><net_src comp="491" pin="3"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="2104"><net_src comp="504" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="2109"><net_src comp="511" pin="3"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="2114"><net_src comp="498" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="2119"><net_src comp="390" pin="3"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="2124"><net_src comp="1500" pin="2"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2129"><net_src comp="1519" pin="4"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="2137"><net_src comp="1546" pin="2"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="2142"><net_src comp="1552" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="2147"><net_src comp="536" pin="3"/><net_sink comp="2144" pin=0"/></net>

<net id="2148"><net_src comp="2144" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="2152"><net_src comp="444" pin="3"/><net_sink comp="2149" pin=0"/></net>

<net id="2153"><net_src comp="2149" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="2154"><net_src comp="2149" pin="1"/><net_sink comp="1570" pin=1"/></net>

<net id="2155"><net_src comp="2149" pin="1"/><net_sink comp="1575" pin=2"/></net>

<net id="2159"><net_src comp="1557" pin="3"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="2161"><net_src comp="2156" pin="1"/><net_sink comp="1785" pin=1"/></net>

<net id="2165"><net_src comp="1565" pin="2"/><net_sink comp="2162" pin=0"/></net>

<net id="2166"><net_src comp="2162" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="2170"><net_src comp="1575" pin="3"/><net_sink comp="2167" pin=0"/></net>

<net id="2171"><net_src comp="2167" pin="1"/><net_sink comp="1650" pin=0"/></net>

<net id="2172"><net_src comp="2167" pin="1"/><net_sink comp="1681" pin=1"/></net>

<net id="2173"><net_src comp="2167" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="2174"><net_src comp="2167" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="2178"><net_src comp="1591" pin="3"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="1603" pin=1"/></net>

<net id="2183"><net_src comp="1599" pin="1"/><net_sink comp="2180" pin=0"/></net>

<net id="2184"><net_src comp="2180" pin="1"/><net_sink comp="1774" pin=1"/></net>

<net id="2188"><net_src comp="1603" pin="2"/><net_sink comp="2185" pin=0"/></net>

<net id="2189"><net_src comp="2185" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="2190"><net_src comp="2185" pin="1"/><net_sink comp="1724" pin=1"/></net>

<net id="2194"><net_src comp="1700" pin="3"/><net_sink comp="2191" pin=0"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="1741" pin=1"/></net>

<net id="2199"><net_src comp="1708" pin="2"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="2204"><net_src comp="1746" pin="4"/><net_sink comp="2201" pin=0"/></net>

<net id="2205"><net_src comp="2201" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="2209"><net_src comp="1756" pin="3"/><net_sink comp="2206" pin=0"/></net>

<net id="2210"><net_src comp="2206" pin="1"/><net_sink comp="1767" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_output | {44 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_V | {8 9 }
	Port: cnn : conv_1_bias_V | {8 9 }
	Port: cnn : conv_2_weights_V | {12 13 }
	Port: cnn : conv_2_bias_V | {12 13 }
	Port: cnn : dense_1_weights_V | {19 20 }
	Port: cnn : dense_1_bias_V | {19 23 }
	Port: cnn : dense_2_weights_V | {26 27 }
	Port: cnn : dense_2_bias_V | {26 30 }
	Port: cnn : dense_out_weights_V | {33 34 }
	Port: cnn : dense_out_bias_V | {33 37 }
	Port: cnn : f_x_msb_3_table_V | {32 38 }
	Port: cnn : f_x_msb_2_table_V | {32 38 }
	Port: cnn : exp_x_msb_1_table_V | {32 38 }
  - Chain level:
	State 1
		conv_1_out_V_addr : 1
		max_pool_1_out_V_add : 1
		conv_2_out_V_addr : 1
		max_pool_2_out_V_add : 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_s : 1
		zext_ln203 : 2
		tmp_10 : 1
		zext_ln203_17 : 2
		sub_ln203 : 3
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln203_18 : 1
		add_ln203_8 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln28 : 1
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_44 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_45 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		icmp_ln582 : 5
		trunc_ln583 : 7
		tmp_21 : 7
	State 6
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		tmp_22 : 1
		select_ln588 : 2
		shl_ln604 : 1
		xor_ln585 : 1
	State 7
		conv_1_input_V_addr : 1
		store_ln27 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln52 : 1
	State 16
	State 17
		store_ln57 : 1
	State 18
		icmp_ln9 : 1
		i_1 : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
		store_ln62 : 1
	State 19
		icmp_ln13 : 1
		j_1 : 1
		br_ln13 : 2
		zext_ln14_2 : 1
		add_ln1117_3 : 1
		add_ln1117 : 1
		zext_ln1117 : 2
		dense_1_weights_V_ad : 3
		flat_array_V_addr_1 : 2
		flat_array_V_load : 3
		dense_1_weights_V_lo : 4
		p_Val2_33 : 1
	State 20
	State 21
		r_V : 1
	State 22
		ret_V : 1
		sum_V : 2
	State 23
	State 24
		add_ln703 : 1
		add_ln203 : 1
		tmp_23 : 2
		select_ln19 : 3
		store_ln17 : 4
	State 25
		icmp_ln9_1 : 1
		i_2 : 1
		br_ln9 : 2
		zext_ln14_1 : 1
		zext_ln13_3 : 1
		store_ln66 : 1
	State 26
		icmp_ln13_1 : 1
		j_2 : 1
		br_ln13 : 2
		zext_ln14_3 : 1
		tmp_11 : 1
		zext_ln1117_6 : 2
		tmp_12 : 1
		zext_ln1117_7 : 2
		sub_ln1117 : 3
		add_ln1117_2 : 4
		sext_ln1117 : 5
		dense_2_weights_V_ad : 6
		dense_1_out_V_addr_2 : 2
		dense_1_out_V_load : 3
		dense_2_weights_V_lo : 7
		p_Val2_37 : 1
	State 27
	State 28
		r_V_6 : 1
	State 29
		ret_V_6 : 1
		sum_V_1 : 2
	State 30
	State 31
		add_ln703_1 : 1
		add_ln203_1 : 1
		tmp_24 : 2
		select_ln19_1 : 3
		store_ln17 : 4
	State 32
		icmp_ln41 : 1
		d : 1
		br_ln41 : 2
		zext_ln48 : 1
		zext_ln46 : 1
	State 33
		icmp_ln46 : 1
		f : 1
		br_ln46 : 2
		zext_ln48_1 : 1
		tmp_13 : 1
		zext_ln1116_9 : 2
		tmp_14 : 1
		zext_ln1116_10 : 2
		add_ln1116 : 3
		add_ln1116_4 : 4
		zext_ln1116_11 : 5
		dense_out_weights_V_s : 6
		dense_out_weights_V_1 : 7
		dense_2_out_V_addr_2 : 2
		dense_2_out_V_load : 3
		p_Val2_44 : 1
	State 34
	State 35
		r_V_7 : 1
	State 36
		ret_V_7 : 1
		w_sum_V : 2
	State 37
		sext_ln1265_2 : 1
		add_ln703_2 : 2
		store_ln51 : 3
	State 38
	State 39
		icmp_ln69 : 1
		i_3 : 1
		br_ln69 : 2
		zext_ln70 : 1
		prediction_V_addr_1 : 2
		tmp_V_12 : 3
	State 40
		p_Result_46 : 1
	State 41
		tmp_V_13 : 1
		p_Result_47 : 2
		l : 3
		trunc_ln943 : 4
	State 42
		lsb_index : 1
		tmp_26 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_s : 5
		icmp_ln947_1 : 5
		a : 6
		tmp_27 : 2
		xor_ln949 : 3
		p_Result_42 : 2
		and_ln949 : 3
		or_ln949 : 6
		or_ln : 6
		icmp_ln958 : 2
	State 43
		lshr_ln958 : 1
		shl_ln958 : 1
		m_13 : 2
		m_14 : 3
		m : 4
		tmp_28 : 4
	State 44
		add_ln964 : 1
		tmp_8 : 2
		p_Result_48 : 3
		bitcast_ln739 : 4
		select_ln935 : 5
		store_ln70 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|          |   grp_soft_max_fu_724  |    12   |  19.642 |   2243  |   1188  |
|          |    grp_conv_2_fu_736   |    2    |  14.152 |   1037  |   1794  |
|   call   |    grp_conv_1_fu_746   |    2    |  14.152 |   981   |   1740  |
|          |  grp_max_pool_1_fu_756 |    0    |  7.076  |   222   |   319   |
|          |  grp_max_pool_2_fu_762 |    0    |  5.307  |   181   |   295   |
|          |     grp_flat_fu_768    |    0    |  3.538  |   101   |   175   |
|----------|------------------------|---------|---------|---------|---------|
|          |        i_fu_784        |    0    |    0    |    0    |    15   |
|          |      ix_in_fu_790      |    0    |    0    |    0    |    14   |
|          |        j_fu_832        |    0    |    0    |    0    |    15   |
|          |   add_ln203_8_fu_842   |    0    |    0    |    0    |    13   |
|          |     add_ln28_fu_852    |    0    |    0    |    0    |    14   |
|          |    add_ln581_fu_936    |    0    |    0    |    0    |    12   |
|          |       i_1_fu_1145      |    0    |    0    |    0    |    15   |
|          |       j_1_fu_1165      |    0    |    0    |    0    |    15   |
|          |  add_ln1117_3_fu_1176  |    0    |    0    |    0    |    21   |
|          |   add_ln1117_fu_1182   |    0    |    0    |    0    |    21   |
|          |      ret_V_fu_1212     |    0    |    0    |    0    |    55   |
|          |    add_ln703_fu_1237   |    0    |    0    |    0    |    39   |
|          |    add_ln203_fu_1243   |    0    |    0    |    0    |    38   |
|          |       i_2_fu_1272      |    0    |    0    |    0    |    15   |
|    add   |       j_2_fu_1292      |    0    |    0    |    0    |    15   |
|          |  add_ln1117_2_fu_1333  |    0    |    0    |    0    |    8    |
|          |     ret_V_6_fu_1363    |    0    |    0    |    0    |    55   |
|          |   add_ln703_1_fu_1388  |    0    |    0    |    0    |    39   |
|          |   add_ln203_1_fu_1394  |    0    |    0    |    0    |    38   |
|          |        d_fu_1423       |    0    |    0    |    0    |    13   |
|          |        f_fu_1443       |    0    |    0    |    0    |    15   |
|          |   add_ln1116_fu_1478   |    0    |    0    |    0    |    8    |
|          |  add_ln1116_4_fu_1484  |    0    |    0    |    0    |    8    |
|          |     ret_V_7_fu_1514    |    0    |    0    |    0    |    55   |
|          |   add_ln703_2_fu_1533  |    0    |    0    |    0    |    39   |
|          |       i_3_fu_1546      |    0    |    0    |    0    |    13   |
|          |    lsb_index_fu_1608   |    0    |    0    |    0    |    39   |
|          |    add_ln958_fu_1714   |    0    |    0    |    0    |    39   |
|          |      m_14_fu_1741      |    0    |    0    |    0    |    39   |
|          |    add_ln964_fu_1779   |    0    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|---------|
|          |     man_V_2_fu_910     |    0    |    0    |    0    |    54   |
|          |      sh_amt_fu_948     |    0    |    0    |    0    |    12   |
|          |  select_ln588_fu_1013  |    0    |    0    |    0    |    32   |
|          |  select_ln603_fu_1086  |    0    |    0    |    0    |    32   |
|          | select_ln603_1_fu_1100 |    0    |    0    |    0    |    32   |
|          | select_ln603_2_fu_1113 |    0    |    0    |    0    |    32   |
|  select  | select_ln603_3_fu_1127 |    0    |    0    |    0    |    32   |
|          |   select_ln19_fu_1257  |    0    |    0    |    0    |    31   |
|          |  select_ln19_1_fu_1408 |    0    |    0    |    0    |    31   |
|          |    tmp_V_13_fu_1575    |    0    |    0    |    0    |    32   |
|          |      m_13_fu_1734      |    0    |    0    |    0    |    32   |
|          |  select_ln964_fu_1767  |    0    |    0    |    0    |    8    |
|          |  select_ln935_fu_1808  |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_778    |    0    |    0    |    0    |    11   |
|          |    icmp_ln25_fu_826    |    0    |    0    |    0    |    11   |
|          |    icmp_ln571_fu_918   |    0    |    0    |    0    |    29   |
|          |    icmp_ln581_fu_930   |    0    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_956   |    0    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_979   |    0    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_984   |    0    |    0    |    0    |    11   |
|          |    icmp_ln9_fu_1139    |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln13_fu_1159   |    0    |    0    |    0    |    13   |
|          |   icmp_ln9_1_fu_1266   |    0    |    0    |    0    |    11   |
|          |   icmp_ln13_1_fu_1286  |    0    |    0    |    0    |    11   |
|          |    icmp_ln41_fu_1417   |    0    |    0    |    0    |    9    |
|          |    icmp_ln46_fu_1437   |    0    |    0    |    0    |    11   |
|          |    icmp_ln69_fu_1540   |    0    |    0    |    0    |    9    |
|          |   icmp_ln935_fu_1565   |    0    |    0    |    0    |    18   |
|          |   icmp_ln947_fu_1624   |    0    |    0    |    0    |    18   |
|          |  icmp_ln947_1_fu_1655  |    0    |    0    |    0    |    18   |
|          |   icmp_ln958_fu_1708   |    0    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|---------|
|          |    sub_ln203_fu_820    |    0    |    0    |    0    |    14   |
|          |     man_V_1_fu_904     |    0    |    0    |    0    |    60   |
|          |        F2_fu_924       |    0    |    0    |    0    |    12   |
|          |    sub_ln581_fu_942    |    0    |    0    |    0    |    12   |
|    sub   |   sub_ln1117_fu_1327   |    0    |    0    |    0    |    8    |
|          |      tmp_V_fu_1570     |    0    |    0    |    0    |    39   |
|          |    sub_ln944_fu_1603   |    0    |    0    |    0    |    39   |
|          |    sub_ln947_fu_1634   |    0    |    0    |    0    |    15   |
|          |    sub_ln958_fu_1724   |    0    |    0    |    0    |    39   |
|          |    sub_ln964_fu_1774   |    0    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|---------|
|   fpext  |       grp_fu_774       |    0    |    0    |   100   |   138   |
|----------|------------------------|---------|---------|---------|---------|
|    shl   |    shl_ln604_fu_1021   |    0    |    0    |    0    |   101   |
|          |    shl_ln958_fu_1729   |    0    |    0    |    0    |   101   |
|----------|------------------------|---------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_993   |    0    |    0    |    0    |   162   |
|----------|------------------------|---------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_1644   |    0    |    0    |    0    |    13   |
|          |   lshr_ln958_fu_1719   |    0    |    0    |    0    |   101   |
|----------|------------------------|---------|---------|---------|---------|
|   cttz   |        l_fu_1591       |    0    |    0    |    40   |    36   |
|----------|------------------------|---------|---------|---------|---------|
|          |       r_V_fu_1198      |    2    |    0    |    0    |    20   |
|    mul   |      r_V_6_fu_1349     |    2    |    0    |    0    |    24   |
|          |      r_V_7_fu_1500     |    2    |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|---------|
|          |    and_ln582_fu_1031   |    0    |    0    |    0    |    2    |
|          |    and_ln581_fu_1046   |    0    |    0    |    0    |    2    |
|          |    and_ln585_fu_1057   |    0    |    0    |    0    |    2    |
|    and   |   and_ln585_1_fu_1063  |    0    |    0    |    0    |    2    |
|          |    and_ln603_fu_1080   |    0    |    0    |    0    |    2    |
|          |   p_Result_s_fu_1650   |    0    |    0    |    0    |    32   |
|          |        a_fu_1661       |    0    |    0    |    0    |    2    |
|          |    and_ln949_fu_1688   |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |    or_ln582_fu_1036    |    0    |    0    |    0    |    2    |
|          |    or_ln581_fu_1069    |    0    |    0    |    0    |    2    |
|    or    |    or_ln603_fu_1094    |    0    |    0    |    0    |    2    |
|          |   or_ln603_1_fu_1107   |    0    |    0    |    0    |    2    |
|          |   or_ln603_2_fu_1121   |    0    |    0    |    0    |    2    |
|          |    or_ln949_fu_1694    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |    xor_ln571_fu_1026   |    0    |    0    |    0    |    2    |
|          |    xor_ln582_fu_1040   |    0    |    0    |    0    |    2    |
|    xor   |    xor_ln585_fu_1051   |    0    |    0    |    0    |    2    |
|          |    xor_ln581_fu_1074   |    0    |    0    |    0    |    2    |
|          |    xor_ln949_fu_1675   |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_s_fu_796      |    0    |    0    |    0    |    0    |
|          |      tmp_10_fu_808     |    0    |    0    |    0    |    0    |
|          |       tmp_fu_892       |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_1204     |    0    |    0    |    0    |    0    |
|          |     tmp_11_fu_1303     |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_12_fu_1315     |    0    |    0    |    0    |    0    |
|          |     lhs_V_2_fu_1355    |    0    |    0    |    0    |    0    |
|          |     tmp_13_fu_1454     |    0    |    0    |    0    |    0    |
|          |     tmp_14_fu_1466     |    0    |    0    |    0    |    0    |
|          |     lhs_V_3_fu_1506    |    0    |    0    |    0    |    0    |
|          |      or_ln_fu_1700     |    0    |    0    |    0    |    0    |
|          |      tmp_8_fu_1785     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln203_fu_804   |    0    |    0    |    0    |    0    |
|          |  zext_ln203_17_fu_816  |    0    |    0    |    0    |    0    |
|          |  zext_ln203_18_fu_838  |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_847    |    0    |    0    |    0    |    0    |
|          |    zext_ln461_fu_884   |    0    |    0    |    0    |    0    |
|          |   p_Result_45_fu_900   |    0    |    0    |    0    |    0    |
|          |    zext_ln586_fu_989   |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_1151   |    0    |    0    |    0    |    0    |
|          |    zext_ln13_fu_1155   |    0    |    0    |    0    |    0    |
|          |   zext_ln14_2_fu_1171  |    0    |    0    |    0    |    0    |
|          |   zext_ln1117_fu_1187  |    0    |    0    |    0    |    0    |
|          |   zext_ln14_1_fu_1278  |    0    |    0    |    0    |    0    |
|          |   zext_ln13_3_fu_1282  |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln14_3_fu_1298  |    0    |    0    |    0    |    0    |
|          |  zext_ln1117_6_fu_1311 |    0    |    0    |    0    |    0    |
|          |  zext_ln1117_7_fu_1323 |    0    |    0    |    0    |    0    |
|          |   zext_ln1116_fu_1343  |    0    |    0    |    0    |    0    |
|          |    zext_ln48_fu_1429   |    0    |    0    |    0    |    0    |
|          |    zext_ln46_fu_1433   |    0    |    0    |    0    |    0    |
|          |   zext_ln48_1_fu_1449  |    0    |    0    |    0    |    0    |
|          |  zext_ln1116_9_fu_1462 |    0    |    0    |    0    |    0    |
|          | zext_ln1116_10_fu_1474 |    0    |    0    |    0    |    0    |
|          | zext_ln1116_11_fu_1489 |    0    |    0    |    0    |    0    |
|          |   zext_ln1118_fu_1497  |    0    |    0    |    0    |    0    |
|          |    zext_ln70_fu_1552   |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_1640   |    0    |    0    |    0    |    0    |
|          |      m_17_fu_1764      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   trunc_ln556_fu_862   |    0    |    0    |    0    |    0    |
|          |   trunc_ln565_fu_888   |    0    |    0    |    0    |    0    |
|          |   trunc_ln583_fu_962   |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_998   |    0    |    0    |    0    |    0    |
|          |   trunc_ln703_fu_1230  |    0    |    0    |    0    |    0    |
|          |  trunc_ln703_1_fu_1381 |    0    |    0    |    0    |    0    |
|          |   trunc_ln943_fu_1599  |    0    |    0    |    0    |    0    |
|          |   trunc_ln947_fu_1630  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   p_Result_44_fu_866   |    0    |    0    |    0    |    0    |
|          |     tmp_22_fu_1005     |    0    |    0    |    0    |    0    |
|          |     tmp_23_fu_1249     |    0    |    0    |    0    |    0    |
| bitselect|     tmp_24_fu_1400     |    0    |    0    |    0    |    0    |
|          |   p_Result_46_fu_1557  |    0    |    0    |    0    |    0    |
|          |     tmp_27_fu_1667     |    0    |    0    |    0    |    0    |
|          |   p_Result_42_fu_1681  |    0    |    0    |    0    |    0    |
|          |     tmp_28_fu_1756     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    exp_tmp_V_fu_874    |    0    |    0    |    0    |    0    |
|          |      tmp_21_fu_966     |    0    |    0    |    0    |    0    |
|          |      sum_V_fu_1217     |    0    |    0    |    0    |    0    |
|partselect|     sum_V_1_fu_1368    |    0    |    0    |    0    |    0    |
|          |     w_sum_V_fu_1519    |    0    |    0    |    0    |    0    |
|          |   p_Result_47_fu_1581  |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_1614     |    0    |    0    |    0    |    0    |
|          |        m_fu_1746       |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    sext_ln581_fu_976   |    0    |    0    |    0    |    0    |
|          |   sext_ln203_fu_1135   |    0    |    0    |    0    |    0    |
|          |   sext_ln1116_fu_1192  |    0    |    0    |    0    |    0    |
|          |   sext_ln1118_fu_1195  |    0    |    0    |    0    |    0    |
|          |   sext_ln1265_fu_1227  |    0    |    0    |    0    |    0    |
|   sext   |   sext_ln703_fu_1234   |    0    |    0    |    0    |    0    |
|          |   sext_ln1117_fu_1338  |    0    |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_1346 |    0    |    0    |    0    |    0    |
|          |  sext_ln1265_1_fu_1378 |    0    |    0    |    0    |    0    |
|          |  sext_ln703_2_fu_1385  |    0    |    0    |    0    |    0    |
|          |  sext_ln1116_1_fu_1494 |    0    |    0    |    0    |    0    |
|          |  sext_ln1265_2_fu_1529 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|  partset |   p_Result_48_fu_1792  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    22   |  63.867 |   4905  |   7918  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|   conv_1_bias_V   |    0   |   15   |    2   |    -   |
|   conv_1_input_V  |    2   |    0   |    0   |    0   |
|    conv_1_out_V   |    8   |    0   |    0   |    0   |
|  conv_1_weights_V |    0   |   17   |   15   |    -   |
|   conv_2_bias_V   |    0   |   16   |    4   |    -   |
|    conv_2_out_V   |    4   |    0   |    0   |    0   |
|  conv_2_weights_V |    1   |    0   |    0   |    -   |
|   dense_1_bias_V  |    0   |   14   |   11   |    -   |
|   dense_1_out_V   |    1   |    0   |    0   |    0   |
| dense_1_weights_V |   34   |    0   |    0   |    -   |
|   dense_2_bias_V  |    0   |   17   |    8   |    -   |
|   dense_2_out_V   |    0   |   62   |   15   |    0   |
| dense_2_weights_V |    2   |    0   |    0   |    -   |
|   dense_array_V   |    0   |   64   |    5   |    0   |
|  dense_out_bias_V |    0   |   16   |    3   |    -   |
|dense_out_weights_V|    1   |    0   |    0   |    -   |
|exp_x_msb_1_table_V|    2   |    0   |    0   |    -   |
| f_x_msb_2_table_V |    2   |    0   |    0   |    -   |
| f_x_msb_3_table_V |    1   |    0   |    0   |    -   |
|    flat_array_V   |    1   |    0   |    0   |    0   |
|  max_pool_1_out_V |    2   |    0   |    0   |    0   |
|  max_pool_2_out_V |    1   |    0   |    0   |    0   |
|    prediction_V   |    0   |   64   |    5   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |   62   |   285  |   68   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln1117_3_reg_1955    |   15   |
|     add_ln203_8_reg_1862     |   11   |
|       add_ln28_reg_1872      |   10   |
|    cnn_input_addr_reg_1867   |   10   |
|    cnn_input_load_reg_1877   |   32   |
|  conv_1_out_V_addr_reg_1816  |   12   |
|  conv_2_out_V_addr_reg_1826  |   11   |
|         d_0_i_reg_679        |    4   |
|          d_reg_2072          |    4   |
| dense_1_bias_V_addr_reg_1970 |    6   |
| dense_1_out_V_addr_2_reg_2033|    6   |
|  dense_1_out_V_load_reg_2043 |   31   |
| dense_1_weights_V_ad_reg_1960|   15   |
| dense_1_weights_V_lo_reg_1980|   17   |
| dense_2_bias_V_addr_reg_2038 |    5   |
| dense_2_out_V_addr_2_reg_2101|    5   |
|  dense_2_out_V_load_reg_2116 |   31   |
| dense_2_weights_V_ad_reg_2028|   11   |
| dense_2_weights_V_lo_reg_2048|   17   |
| dense_out_bias_V_add_reg_2106|    4   |
|dense_out_weights_V_1_reg_2111|   17   |
|dense_out_weights_V_s_reg_2096|    9   |
|         f_0_i_reg_702        |    5   |
|          f_reg_2091          |    5   |
| flat_array_V_addr_1_reg_1965 |    9   |
|  flat_array_V_load_reg_1975  |   32   |
|         i24_0_reg_713        |    4   |
|        i_0_i5_reg_645        |    5   |
|         i_0_i_reg_600        |    6   |
|          i_0_reg_568         |    5   |
|         i_1_reg_1931         |    6   |
|         i_2_reg_2004         |    5   |
|         i_3_reg_2134         |    4   |
|          i_reg_1839          |    5   |
|      icmp_ln571_reg_1888     |    1   |
|      icmp_ln581_reg_1894     |    1   |
|      icmp_ln582_reg_1906     |    1   |
|      icmp_ln935_reg_2162     |    1   |
|      icmp_ln958_reg_2196     |    1   |
|        ix_in_0_reg_556       |   10   |
|        ix_in_1_reg_579       |   10   |
|        ix_in_reg_1844        |   10   |
|        j_0_i10_reg_668       |    6   |
|         j_0_i_reg_623        |    9   |
|          j_0_reg_589         |    5   |
|         j_1_reg_1950         |    9   |
|         j_2_reg_2023         |    6   |
|          j_reg_1857          |    5   |
|          l_reg_2175          |   32   |
|          m_reg_2201          |   31   |
|       man_V_2_reg_1883       |   54   |
| max_pool_1_out_V_add_reg_1821|   10   |
| max_pool_2_out_V_add_reg_1831|    9   |
|        or_ln_reg_2191        |   32   |
|     p_Result_46_reg_2156     |    1   |
|       p_Val2_32_reg_611      |   32   |
|      p_Val2_33_reg_1995      |   14   |
|       p_Val2_36_reg_656      |   32   |
|      p_Val2_37_reg_2063      |   17   |
|       p_Val2_43_reg_690      |   32   |
|        phi_mul_reg_634       |   15   |
| prediction_V_addr_1_reg_2144 |    4   |
|        r_V_6_reg_2053        |   48   |
|        r_V_7_reg_2121        |   48   |
|         r_V_reg_1985         |   48   |
|    select_ln603_3_reg_1923   |   32   |
|        sh_amt_reg_1900       |   12   |
|      sub_ln203_reg_1849      |   11   |
|      sub_ln944_reg_2185      |   32   |
|       sum_V_1_reg_2058       |   32   |
|        sum_V_reg_1990        |   32   |
|        tmp_21_reg_1918       |    7   |
|        tmp_28_reg_2206       |    1   |
|       tmp_V_12_reg_2149      |   32   |
|       tmp_V_13_reg_2167      |   32   |
|     trunc_ln583_reg_1912     |   32   |
|     trunc_ln943_reg_2180     |    8   |
|       w_sum_V_reg_2126       |   32   |
|     zext_ln13_3_reg_2015     |   12   |
|      zext_ln13_reg_1942      |   15   |
|     zext_ln14_1_reg_2009     |   64   |
|      zext_ln14_reg_1936      |   64   |
|      zext_ln46_reg_2083      |    9   |
|      zext_ln48_reg_2077      |   64   |
|      zext_ln70_reg_2139      |   64   |
+------------------------------+--------+
|             Total            |  1495  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_337 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_362 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_376 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_376 |  p1  |   2  |  31  |   62   ||    9    |
| grp_access_fu_390 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_390 |  p1  |   2  |  31  |   62   ||    9    |
| grp_access_fu_411 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_424 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_444 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_465 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_478 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_498 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_518 |  p0  |   2  |   4  |    8   ||    9    |
|  ix_in_0_reg_556  |  p0  |   2  |  10  |   20   ||    9    |
| p_Val2_32_reg_611 |  p0  |   2  |  32  |   64   ||    9    |
| p_Val2_36_reg_656 |  p0  |   2  |  32  |   64   ||    9    |
| p_Val2_43_reg_690 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_774    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   603  || 32.1165 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   63   |  4905  |  7918  |    -   |
|   Memory  |   62   |    -   |    -   |   285  |   68   |    0   |
|Multiplexer|    -   |    -   |   32   |    -   |   198  |    -   |
|  Register |    -   |    -   |    -   |  1495  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   62   |   22   |   95   |  6685  |  8184  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
