Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat May  2 12:23:04 2020
| Host              : ict-virtual-machine running 64-bit Ubuntu 18.04 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./Implement/Config_left_slow_right_slow_import/reports/top_timing_summary.rpt
| Design            : top
| Device            : xczu2eg-sfva625
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

shift_high_out[0]
shift_high_out[1]
shift_high_out[2]
shift_high_out[3]
shift_low_out[0]
shift_low_out[1]
shift_low_out[2]
shift_low_out[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.175        0.000                      0                   59        0.062        0.000                      0                   59        9.457        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.175        0.000                      0                   59        0.062        0.000                      0                   59        9.457        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.175ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.093ns (7.488%)  route 1.149ns (92.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.758ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.731     2.989    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.082 r  static         count_reg[24]/Q
                         net (fo=3, routed)           1.149     4.231    boundary       inst_shift_l/addr[1]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    22.406    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.406                     
                         arrival time                          -4.231                     
  -------------------------------------------------------------------
                         slack                                 18.175                     

Slack (MET) :             18.192ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.094ns (7.242%)  route 1.204ns (92.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.758ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.730     2.988    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.082 r  static         count_reg[29]/Q
                         net (fo=3, routed)           1.204     4.286    boundary       inst_shift_l/addr[6]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.300    22.478    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.478                     
                         arrival time                          -4.286                     
  -------------------------------------------------------------------
                         slack                                 18.192                     

Slack (MET) :             18.247ns  (required time - arrival time)
  Source:                 count_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.095ns (7.637%)  route 1.149ns (92.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.758ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.720     2.978    static         clk_IBUF_BUFG
    SLICE_X14Y136        FDCE                                         r  static         count_reg[34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y136        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.073 r  static         count_reg[34]/Q
                         net (fo=3, routed)           1.149     4.222    boundary       inst_shift_l/addr[11]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.309    22.469    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.469                     
                         arrival time                          -4.222                     
  -------------------------------------------------------------------
                         slack                                 18.247                     

Slack (MET) :             18.292ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_r/RAMB36_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.093ns (7.705%)  route 1.114ns (92.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns = ( 22.217 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.758ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.688ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.731     2.989    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.082 r  static         count_reg[24]/Q
                         net (fo=3, routed)           1.114     4.196    boundary       inst_shift_r/addr[1]
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.522    22.217    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.679    22.895                     
                         clock uncertainty           -0.035    22.860                     
    RAMB36_X1Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372    22.488    reconfigurable   inst_shift_r/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.488                     
                         arrival time                          -4.196                     
  -------------------------------------------------------------------
                         slack                                 18.292                     

Slack (MET) :             18.298ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.098ns (8.758%)  route 1.021ns (91.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.758ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.730     2.988    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.086 r  static         count_reg[23]/Q
                         net (fo=3, routed)           1.021     4.107    boundary       inst_shift_l/addr[0]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.373    22.405    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.405                     
                         arrival time                          -4.107                     
  -------------------------------------------------------------------
                         slack                                 18.298                     

Slack (MET) :             18.310ns  (required time - arrival time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.093ns (7.835%)  route 1.094ns (92.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.758ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.720     2.978    static         clk_IBUF_BUFG
    SLICE_X14Y136        FDCE                                         r  static         count_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y136        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.071 r  static         count_reg[32]/Q
                         net (fo=3, routed)           1.094     4.165    boundary       inst_shift_l/addr[9]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.303    22.475    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.475                     
                         arrival time                          -4.165                     
  -------------------------------------------------------------------
                         slack                                 18.310                     

Slack (MET) :             18.316ns  (required time - arrival time)
  Source:                 count_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.095ns (8.003%)  route 1.092ns (91.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.758ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.720     2.978    static         clk_IBUF_BUFG
    SLICE_X14Y136        FDCE                                         r  static         count_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y136        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.073 r  static         count_reg[33]/Q
                         net (fo=3, routed)           1.092     4.165    boundary       inst_shift_l/addr[10]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.297    22.481    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.481                     
                         arrival time                          -4.165                     
  -------------------------------------------------------------------
                         slack                                 18.316                     

Slack (MET) :             18.374ns  (required time - arrival time)
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.095ns (8.520%)  route 1.020ns (91.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.758ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.730     2.988    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.083 r  static         count_reg[30]/Q
                         net (fo=3, routed)           1.020     4.103    boundary       inst_shift_l/addr[7]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    22.477    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.477                     
                         arrival time                          -4.103                     
  -------------------------------------------------------------------
                         slack                                 18.374                     

Slack (MET) :             18.473ns  (required time - arrival time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.096ns (9.619%)  route 0.902ns (90.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.730ns (routing 0.758ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.730     2.988    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.084 r  static         count_reg[31]/Q
                         net (fo=3, routed)           0.902     3.986    boundary       inst_shift_l/addr[8]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.319    22.459    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.459                     
                         arrival time                          -3.986                     
  -------------------------------------------------------------------
                         slack                                 18.473                     

Slack (MET) :             18.473ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift_l/RAMB36_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.095ns (10.128%)  route 0.843ns (89.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns = ( 22.180 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.758ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.731     2.989    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     3.084 r  static         count_reg[25]/Q
                         net (fo=3, routed)           0.843     3.927    boundary       inst_shift_l/addr[2]
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485    22.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.634    22.813                     
                         clock uncertainty           -0.035    22.778                     
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.378    22.400    reconfigurable   inst_shift_l/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.400                     
                         arrival time                          -3.927                     
  -------------------------------------------------------------------
                         slack                                 18.473                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.881ns (routing 0.387ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.881     1.300    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y134        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.338 r  static         count_reg[17]/Q
                         net (fo=1, routed)           0.051     1.389    static         count_reg_n_0_[17]
    SLICE_X14Y134                                                     r  static         count_reg[16]_i_1/S[1]
    SLICE_X14Y134        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.407 r  static         count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.414    static         count_reg[16]_i_1_n_14
    SLICE_X14Y134        FDCE                                         r  static         count_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[17]/C
                         clock pessimism             -0.425     1.306                     
    SLICE_X14Y134        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.352    static           count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.352                     
                         arrival time                           1.414                     
  -------------------------------------------------------------------
                         slack                                  0.062                     

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.881ns (routing 0.387ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.434ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.881     1.300    static         clk_IBUF_BUFG
    SLICE_X14Y132        FDCE                                         r  static         count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y132        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.338 r  static         count_reg[1]/Q
                         net (fo=1, routed)           0.051     1.389    static         count_reg_n_0_[1]
    SLICE_X14Y132                                                     r  static         count_reg[0]_i_1/S[1]
    SLICE_X14Y132        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.407 r  static         count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.414    static         count_reg[0]_i_1_n_14
    SLICE_X14Y132        FDCE                                         r  static         count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.001     1.731    static         clk_IBUF_BUFG
    SLICE_X14Y132        FDCE                                         r  static         count_reg[1]/C
                         clock pessimism             -0.426     1.306                     
    SLICE_X14Y132        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.352    static           count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.352                     
                         arrival time                           1.414                     
  -------------------------------------------------------------------
                         slack                                  0.062                     

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.881ns (routing 0.387ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.881     1.300    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y133        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.338 r  static         count_reg[9]/Q
                         net (fo=1, routed)           0.051     1.389    static         count_reg_n_0_[9]
    SLICE_X14Y133                                                     r  static         count_reg[8]_i_1/S[1]
    SLICE_X14Y133        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.407 r  static         count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.414    static         count_reg[8]_i_1_n_14
    SLICE_X14Y133        FDCE                                         r  static         count_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[9]/C
                         clock pessimism             -0.425     1.306                     
    SLICE_X14Y133        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.352    static           count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.352                     
                         arrival time                           1.414                     
  -------------------------------------------------------------------
                         slack                                  0.062                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.880ns (routing 0.387ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.880     1.299    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y135        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.337 r  static         count_reg[25]/Q
                         net (fo=3, routed)           0.055     1.392    static         count_reg[25]
    SLICE_X14Y135                                                     r  static         count_reg[24]_i_1/S[1]
    SLICE_X14Y135        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.410 r  static         count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.417    static         count_reg[24]_i_1_n_14
    SLICE_X14Y135        FDCE                                         r  static         count_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[25]/C
                         clock pessimism             -0.426     1.305                     
    SLICE_X14Y135        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.351    static           count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.351                     
                         arrival time                           1.417                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.881ns (routing 0.387ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.881     1.300    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y133        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.338 r  static         count_reg[10]/Q
                         net (fo=1, routed)           0.054     1.392    static         count_reg_n_0_[10]
    SLICE_X14Y133                                                     r  static         count_reg[8]_i_1/S[2]
    SLICE_X14Y133        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.411 r  static         count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.418    static         count_reg[8]_i_1_n_13
    SLICE_X14Y133        FDCE                                         r  static         count_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[10]/C
                         clock pessimism             -0.425     1.306                     
    SLICE_X14Y133        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.352    static           count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.352                     
                         arrival time                           1.418                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.881ns (routing 0.387ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.881     1.300    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y134        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.338 r  static         count_reg[18]/Q
                         net (fo=1, routed)           0.054     1.392    static         count_reg_n_0_[18]
    SLICE_X14Y134                                                     r  static         count_reg[16]_i_1/S[2]
    SLICE_X14Y134        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.411 r  static         count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.418    static         count_reg[16]_i_1_n_13
    SLICE_X14Y134        FDCE                                         r  static         count_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[18]/C
                         clock pessimism             -0.425     1.306                     
    SLICE_X14Y134        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.352    static           count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.352                     
                         arrival time                           1.418                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.881ns (routing 0.387ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.434ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.881     1.300    static         clk_IBUF_BUFG
    SLICE_X14Y132        FDCE                                         r  static         count_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y132        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.338 r  static         count_reg[2]/Q
                         net (fo=1, routed)           0.054     1.392    static         count_reg_n_0_[2]
    SLICE_X14Y132                                                     r  static         count_reg[0]_i_1/S[2]
    SLICE_X14Y132        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.411 r  static         count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.418    static         count_reg[0]_i_1_n_13
    SLICE_X14Y132        FDCE                                         r  static         count_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.001     1.731    static         clk_IBUF_BUFG
    SLICE_X14Y132        FDCE                                         r  static         count_reg[2]/C
                         clock pessimism             -0.426     1.306                     
    SLICE_X14Y132        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.352    static           count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352                     
                         arrival time                           1.418                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 count_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.876ns (routing 0.387ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.434ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.876     1.295    static         clk_IBUF_BUFG
    SLICE_X14Y136        FDCE                                         r  static         count_reg[33]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y136        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.333 r  static         count_reg[33]/Q
                         net (fo=3, routed)           0.055     1.388    static         count_reg[33]
    SLICE_X14Y136                                                     r  static         count_reg[32]_i_1/S[1]
    SLICE_X14Y136        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.406 r  static         count_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.413    static         count_reg[32]_i_1_n_14
    SLICE_X14Y136        FDCE                                         r  static         count_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.995     1.725    static         clk_IBUF_BUFG
    SLICE_X14Y136        FDCE                                         r  static         count_reg[33]/C
                         clock pessimism             -0.425     1.301                     
    SLICE_X14Y136        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.347    static           count_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.347                     
                         arrival time                           1.413                     
  -------------------------------------------------------------------
                         slack                                  0.066                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.880ns (routing 0.387ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.434ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.880     1.299    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y133        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.338 r  static         count_reg[15]/Q
                         net (fo=1, routed)           0.055     1.393    static         count_reg_n_0_[15]
    SLICE_X14Y133                                                     r  static         count_reg[8]_i_1/S[7]
    SLICE_X14Y133        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.411 r  static         count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.418    static         count_reg[8]_i_1_n_8
    SLICE_X14Y133        FDCE                                         r  static         count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.999     1.729    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[15]/C
                         clock pessimism             -0.425     1.305                     
    SLICE_X14Y133        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.351    static           count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.351                     
                         arrival time                           1.418                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.880ns (routing 0.387ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.880     1.299    static         clk_IBUF_BUFG
    SLICE_X14Y132        FDCE                                         r  static         count_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y132        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.338 r  static         count_reg[7]/Q
                         net (fo=1, routed)           0.055     1.393    static         count_reg_n_0_[7]
    SLICE_X14Y132                                                     r  static         count_reg[0]_i_1/S[7]
    SLICE_X14Y132        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.411 r  static         count_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.418    static         count_reg[0]_i_1_n_8
    SLICE_X14Y132        FDCE                                         r  static         count_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y132        FDCE                                         r  static         count_reg[7]/C
                         clock pessimism             -0.426     1.305                     
    SLICE_X14Y132        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.351    static           count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.351                     
                         arrival time                           1.418                     
  -------------------------------------------------------------------
                         slack                                  0.067                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         20.000      18.450     RAMB36_X1Y21      inst_shift_l/RAMB36_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         20.000      18.450     RAMB36_X1Y28      inst_shift_r/RAMB36_inst/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         20.000      18.501     BUFGCE_HDIO_X1Y5  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y132     count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y133     count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y133     count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y133     count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y133     count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y133     count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y133     count_reg[15]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y21      inst_shift_l/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y28      inst_shift_r/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y21      inst_shift_l/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y28      inst_shift_r/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y132     count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y133     count_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y133     count_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y133     count_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y133     count_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y134     count_reg[16]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y28      inst_shift_r/RAMB36_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y21      inst_shift_l/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y21      inst_shift_l/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y28      inst_shift_r/RAMB36_inst/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y132     count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y133     count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y133     count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y132     count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y132     count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y136     count_reg[32]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 3.523ns (66.374%)  route 1.785ns (33.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.758ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.763     3.021    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.061     4.082 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           1.785     5.867    boundary       shift_low_out_OBUF[1]
    H9                                                                r  static         shift_low_out_OBUF[1]_inst/I
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.462     8.330 r  static         shift_low_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.330    static         shift_low_out[1]
    H9                                                                r  static         shift_low_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.237ns  (logic 3.481ns (66.467%)  route 1.756ns (33.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.758ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.763     3.021    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.018     4.039 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           1.756     5.795    boundary       shift_low_out_OBUF[2]
    G10                                                               r  static         shift_low_out_OBUF[2]_inst/I
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.463     8.258 r  static         shift_low_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.258    static         shift_low_out[2]
    G10                                                               r  static         shift_low_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.215ns  (logic 3.534ns (67.768%)  route 1.681ns (32.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.758ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.763     3.021    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.072     4.093 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.681     5.774    boundary       shift_low_out_OBUF[0]
    H10                                                               r  static         shift_low_out_OBUF[0]_inst/I
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.462     8.237 r  static         shift_low_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.237    static         shift_low_out[0]
    H10                                                               r  static         shift_low_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.214ns  (logic 3.502ns (67.163%)  route 1.712ns (32.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.758ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.763     3.021    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.039     4.060 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           1.712     5.772    boundary       shift_low_out_OBUF[3]
    F10                                                               r  static         shift_low_out_OBUF[3]_inst/I
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.463     8.235 r  static         shift_low_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.235    static         shift_low_out[3]
    F10                                                               r  static         shift_low_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.723ns  (logic 3.480ns (73.681%)  route 1.243ns (26.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.758ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.826     3.084    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.018     4.102 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           1.243     5.345    boundary       shift_high_out_OBUF[2]
    G12                                                               r  static         shift_high_out_OBUF[2]_inst/I
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.462     7.807 r  static         shift_high_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.807    static         shift_high_out[2]
    G12                                                               r  static         shift_high_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.703ns  (logic 3.501ns (74.442%)  route 1.202ns (25.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.758ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.826     3.084    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.039     4.123 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           1.202     5.325    boundary       shift_high_out_OBUF[3]
    F12                                                               r  static         shift_high_out_OBUF[3]_inst/I
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.462     7.787 r  static         shift_high_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.787    static         shift_high_out[3]
    F12                                                               r  static         shift_high_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 3.535ns (77.418%)  route 1.031ns (22.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.758ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.826     3.084    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.072     4.156 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           1.031     5.187    boundary       shift_high_out_OBUF[0]
    H11                                                               r  static         shift_high_out_OBUF[0]_inst/I
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.463     7.650 r  static         shift_high_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.650    static         shift_high_out[0]
    H11                                                               r  static         shift_high_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.447ns  (logic 3.524ns (79.244%)  route 0.923ns (20.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.826ns (routing 0.758ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.826     3.084    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.061     4.145 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.923     5.068    boundary       shift_high_out_OBUF[1]
    G11                                                               r  static         shift_high_out_OBUF[1]_inst/I
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.463     7.531 r  static         shift_high_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.531    static         shift_high_out[1]
    G11                                                               r  static         shift_high_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 1.209ns (76.379%)  route 0.374ns (23.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.387ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.894     1.313    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.210     1.523 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.374     1.897    boundary       shift_high_out_OBUF[1]
    G11                                                               r  static         shift_high_out_OBUF[1]_inst/I
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.896 r  static         shift_high_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.896    static         shift_high_out[1]
    G11                                                               r  static         shift_high_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.247ns (72.796%)  route 0.466ns (27.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.387ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.894     1.313    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.248     1.561 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           0.466     2.027    boundary       shift_high_out_OBUF[0]
    H11                                                               r  static         shift_high_out_OBUF[0]_inst/I
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     3.026 r  static         shift_high_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.026    static         shift_high_out[0]
    H11                                                               r  static         shift_high_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.216ns (70.403%)  route 0.511ns (29.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.387ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.894     1.313    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.217     1.530 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.511     2.041    boundary       shift_high_out_OBUF[3]
    F12                                                               r  static         shift_high_out_OBUF[3]_inst/I
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     3.039 r  static         shift_high_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.039    static         shift_high_out[3]
    F12                                                               r  static         shift_high_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_r/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_high_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.245ns (68.300%)  route 0.578ns (31.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.387ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.894     1.313    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.247     1.560 r  reconfigurable inst_shift_r/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.578     2.138    boundary       shift_high_out_OBUF[2]
    G12                                                               r  static         shift_high_out_OBUF[2]_inst/I
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.998     3.136 r  static         shift_high_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.136    static         shift_high_out[2]
    G12                                                               r  static         shift_high_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.216ns (62.651%)  route 0.725ns (37.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.387ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.871     1.290    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.217     1.507 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.725     2.232    boundary       shift_low_out_OBUF[3]
    F10                                                               r  static         shift_low_out_OBUF[3]_inst/I
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     3.231 r  static         shift_low_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.231    static         shift_low_out[3]
    F10                                                               r  static         shift_low_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.209ns (61.431%)  route 0.759ns (38.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.387ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.871     1.290    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.210     1.500 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.759     2.259    boundary       shift_low_out_OBUF[1]
    H9                                                                r  static         shift_low_out_OBUF[1]_inst/I
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     3.258 r  static         shift_low_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.258    static         shift_low_out[1]
    H9                                                                r  static         shift_low_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.247ns (61.943%)  route 0.766ns (38.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.387ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.871     1.290    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.248     1.538 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           0.766     2.304    boundary       shift_low_out_OBUF[0]
    H10                                                               r  static         shift_low_out_OBUF[0]_inst/I
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     3.302 r  static         shift_low_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.302    static         shift_low_out[0]
    H10                                                               r  static         shift_low_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift_l/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_low_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.246ns (60.840%)  route 0.802ns (39.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.387ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.871     1.290    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.247     1.537 r  reconfigurable inst_shift_l/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.802     2.339    boundary       shift_low_out_OBUF[2]
    G10                                                               r  static         shift_low_out_OBUF[2]_inst/I
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     3.338 r  static         shift_low_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.338    static         shift_low_out[2]
    G10                                                               r  static         shift_low_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift_l/RAMB36_inst/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.375ns  (logic 1.038ns (30.762%)  route 2.337ns (69.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          2.337     3.375    boundary       inst_shift_l/en
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485     2.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift_l/RAMB36_inst/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.102ns (35.203%)  route 2.029ns (64.797%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.485ns (routing 0.688ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 f  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               f  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 f  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               f  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 f  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.680     2.718    boundary       inst_shift_l/en
    SLICE_X13Y108                                                     f  reconfigurable inst_shift_l/RAMB36_inst_i_1/I0
    SLICE_X13Y108        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     2.782 r  reconfigurable inst_shift_l/RAMB36_inst_i_1/O
                         net (fo=1, routed)           0.349     3.131    reconfigurable inst_shift_l/SSRA0
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.485     2.180    boundary       inst_shift_l/clk
    RAMB36_X1Y21         RAMB36E2                                     r  reconfigurable inst_shift_l/RAMB36_inst/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 1.220ns (44.370%)  route 1.530ns (55.630%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.365     2.750    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[24]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 1.220ns (44.370%)  route 1.530ns (55.630%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.365     2.750    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[25]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 1.220ns (44.370%)  route 1.530ns (55.630%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.365     2.750    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[26]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 1.220ns (44.370%)  route 1.530ns (55.630%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.365     2.750    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[27]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.748ns  (logic 1.220ns (44.402%)  route 1.528ns (55.598%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.363     2.748    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[23]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.748ns  (logic 1.220ns (44.402%)  route 1.528ns (55.598%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.363     2.748    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[28]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.748ns  (logic 1.220ns (44.402%)  route 1.528ns (55.598%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.363     2.748    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[29]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.748ns  (logic 1.220ns (44.402%)  route 1.528ns (55.598%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.688ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          1.165     2.203    static         rst_n_IBUF
    SLICE_X14Y136                                                     r  static         count[0]_i_2/I0
    SLICE_X14Y136        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.385 f  static         count[0]_i_2/O
                         net (fo=12, routed)          0.363     2.748    static         count[0]_i_2_n_0
    SLICE_X14Y135        FDCE                                         f  static         count_reg[30]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.515     2.210    static         clk_IBUF_BUFG
    SLICE_X14Y135        FDCE                                         r  static         count_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_shift_r/RAMB36_inst/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.330ns (38.293%)  route 0.531ns (61.707%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.062ns (routing 0.434ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.531     0.861    boundary       inst_shift_r/en
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.062     1.792    boundary       inst_shift_r/clk
    RAMB36_X1Y28         RAMB36E2                                     r  reconfigurable inst_shift_r/RAMB36_inst/CLKARDCLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.330ns (36.962%)  route 0.562ns (63.038%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.999ns (routing 0.434ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.562     0.892    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.999     1.729    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.330ns (36.962%)  route 0.562ns (63.038%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.999ns (routing 0.434ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.562     0.892    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.999     1.729    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.330ns (36.962%)  route 0.562ns (63.038%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.999ns (routing 0.434ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.562     0.892    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.999     1.729    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.330ns (36.920%)  route 0.563ns (63.080%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.563     0.893    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.330ns (36.920%)  route 0.563ns (63.080%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.563     0.893    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.330ns (36.920%)  route 0.563ns (63.080%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.563     0.893    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.330ns (36.920%)  route 0.563ns (63.080%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.000ns (routing 0.434ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.563     0.893    static         rst_n_IBUF
    SLICE_X14Y134        FDCE                                         f  static         count_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          1.000     1.730    static         clk_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  static         count_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.330ns (36.032%)  route 0.585ns (63.968%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.999ns (routing 0.434ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.585     0.915    static         rst_n_IBUF
    SLICE_X14Y133        FDCE                                         f  static         count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.999     1.729    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.330ns (36.032%)  route 0.585ns (63.968%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.999ns (routing 0.434ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=30, routed)          0.585     0.915    static         rst_n_IBUF
    SLICE_X14Y133        FDCE                                         f  static         count_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=37, routed)          0.999     1.729    static         clk_IBUF_BUFG
    SLICE_X14Y133        FDCE                                         r  static         count_reg[13]/C





