#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000659840 .scope module, "testbed_processor" "testbed_processor" 2 216;
 .timescale 0 0;
v00000000006d8c50_0 .net "INaddr", 2 0, L_00000000006d70d0;  1 drivers
v00000000006d84d0_0 .net "Immediate", 7 0, L_00000000006d7170;  1 drivers
v00000000006d7cb0_0 .net "Instruction", 31 0, v00000000006d8a70_0;  1 drivers
v00000000006d7df0_0 .net "OPCODE", 7 0, L_00000000006d7210;  1 drivers
v00000000006d81b0_0 .net "OUT1", 7 0, v00000000006d8b10_0;  1 drivers
v00000000006d7030_0 .net "OUT1addr", 2 0, L_00000000006d8930;  1 drivers
v00000000006d8110_0 .net "OUT2", 7 0, v00000000006d7ad0_0;  1 drivers
v00000000006d8570_0 .net "OUT2addr", 2 0, L_00000000006d7c10;  1 drivers
v00000000006d6e50_0 .net "RESULT", 7 0, v0000000000680330_0;  1 drivers
v00000000006d8610_0 .net "Read_addr", 31 0, v0000000000680b50_0;  1 drivers
v00000000006d8430_0 .net "alu_select", 2 0, L_00000000006d7350;  1 drivers
v00000000006d73f0_0 .var "clk", 0 0;
v00000000006d87f0_0 .net "mux1", 0 0, v00000000006803d0_0;  1 drivers
v00000000006d7670_0 .net "mux1out", 7 0, L_00000000006dbd10;  1 drivers
v00000000006d86b0_0 .net "mux2", 0 0, v0000000000680970_0;  1 drivers
v00000000006d7710_0 .net "mux2out", 7 0, L_00000000006da4b0;  1 drivers
v00000000006d8cf0_0 .var "reset", 0 0;
v00000000006d77b0_0 .var "reset_reg", 0 0;
v00000000006d78f0_0 .net "twosComplement", 7 0, L_00000000006dba90;  1 drivers
S_00000000006599c0 .scope module, "alu" "ALU" 2 239, 2 4 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Result"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 8 "DATA2"
    .port_info 3 /INPUT 3 "Select"
v00000000006806f0_0 .net "DATA1", 7 0, L_00000000006dbd10;  alias, 1 drivers
v00000000006800b0_0 .net "DATA2", 7 0, v00000000006d7ad0_0;  alias, 1 drivers
v0000000000680330_0 .var "Result", 7 0;
v0000000000680ab0_0 .net "Select", 2 0, L_00000000006d7350;  alias, 1 drivers
E_000000000067f260 .event edge, v0000000000680ab0_0, v00000000006800b0_0, v00000000006806f0_0;
S_0000000000659ce0 .scope module, "c" "p_counter" 2 223, 2 109 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "Read_addr"
v0000000000680b50_0 .var "Read_addr", 31 0;
v000000000067ff70_0 .net "clk", 0 0, v00000000006d73f0_0;  1 drivers
v0000000000680150_0 .net "reset", 0 0, v00000000006d8cf0_0;  1 drivers
E_000000000067efe0 .event negedge, v000000000067ff70_0;
E_000000000067fb20 .event edge, v0000000000680150_0;
S_0000000000659e60 .scope module, "cu1" "cu" 2 229, 2 125 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode"
    .port_info 1 /OUTPUT 3 "alu_select"
    .port_info 2 /OUTPUT 1 "mux1"
    .port_info 3 /OUTPUT 1 "mux2"
v0000000000680790_0 .net "alu_select", 2 0, L_00000000006d7350;  alias, 1 drivers
v00000000006803d0_0 .var "mux1", 0 0;
v0000000000680970_0 .var "mux2", 0 0;
v0000000000680a10_0 .net "opcode", 7 0, L_00000000006d7210;  alias, 1 drivers
E_000000000067f5e0 .event edge, v0000000000680a10_0;
L_00000000006d7350 .part L_00000000006d7210, 0, 3;
S_00000000006570c0 .scope module, "m1" "mux" 2 237, 2 90 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /OUTPUT 8 "OUT"
    .port_info 3 /INPUT 1 "SELECT"
v0000000000680bf0_0 .net "IN1", 7 0, L_00000000006d7170;  alias, 1 drivers
v000000000067fcf0_0 .net "IN2", 7 0, L_00000000006da4b0;  alias, 1 drivers
v000000000067fed0_0 .net "OUT", 7 0, L_00000000006dbd10;  alias, 1 drivers
v000000000067fd90_0 .net "SELECT", 0 0, v00000000006803d0_0;  alias, 1 drivers
L_00000000006dbd10 .functor MUXZ 8, L_00000000006d7170, L_00000000006da4b0, v00000000006803d0_0, C4<>;
S_0000000000657240 .scope module, "m2" "mux" 2 235, 2 90 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /OUTPUT 8 "OUT"
    .port_info 3 /INPUT 1 "SELECT"
v000000000067fe30_0 .net "IN1", 7 0, v00000000006d8b10_0;  alias, 1 drivers
v00000000006d89d0_0 .net "IN2", 7 0, L_00000000006dba90;  alias, 1 drivers
v00000000006d8890_0 .net "OUT", 7 0, L_00000000006da4b0;  alias, 1 drivers
v00000000006d8390_0 .net "SELECT", 0 0, v0000000000680970_0;  alias, 1 drivers
L_00000000006da4b0 .functor MUXZ 8, v00000000006d8b10_0, L_00000000006dba90, v0000000000680970_0, C4<>;
S_00000000006631c0 .scope module, "mem" "instruction_mem" 2 225, 2 170 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Read_addr"
    .port_info 1 /OUTPUT 32 "Instruction"
v00000000006d8a70_0 .var "Instruction", 31 0;
v00000000006d7e90_0 .net "Read_addr", 31 0, v0000000000680b50_0;  alias, 1 drivers
E_000000000067f160 .event edge, v0000000000680b50_0;
S_0000000000663340 .scope module, "r1" "instruction_reg" 2 227, 2 191 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 8 "OPCODE"
    .port_info 3 /OUTPUT 3 "OUT1addr"
    .port_info 4 /OUTPUT 3 "OUT2addr"
    .port_info 5 /OUTPUT 3 "INaddr"
    .port_info 6 /OUTPUT 8 "Immediate"
v00000000006d72b0_0 .net "INaddr", 2 0, L_00000000006d70d0;  alias, 1 drivers
v00000000006d7a30_0 .net "Immediate", 7 0, L_00000000006d7170;  alias, 1 drivers
v00000000006d6ef0_0 .net "Instruction", 31 0, v00000000006d8a70_0;  alias, 1 drivers
v00000000006d7d50_0 .net "OPCODE", 7 0, L_00000000006d7210;  alias, 1 drivers
v00000000006d7b70_0 .net "OUT1addr", 2 0, L_00000000006d8930;  alias, 1 drivers
v00000000006d7990_0 .net "OUT2addr", 2 0, L_00000000006d7c10;  alias, 1 drivers
v00000000006d82f0_0 .net "clk", 0 0, v00000000006d73f0_0;  alias, 1 drivers
L_00000000006d8930 .part v00000000006d8a70_0, 0, 3;
L_00000000006d7c10 .part v00000000006d8a70_0, 8, 3;
L_00000000006d70d0 .part v00000000006d8a70_0, 16, 3;
L_00000000006d7170 .part v00000000006d8a70_0, 0, 8;
L_00000000006d7210 .part v00000000006d8a70_0, 24, 8;
S_00000000006603e0 .scope module, "regf" "reg_file" 2 231, 2 24 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "RESET"
    .port_info 5 /INPUT 3 "INaddr"
    .port_info 6 /INPUT 3 "OUT1addr"
    .port_info 7 /INPUT 3 "OUT2addr"
v00000000006d7490_0 .net "IN", 7 0, v0000000000680330_0;  alias, 1 drivers
v00000000006d7850_0 .net "INaddr", 2 0, L_00000000006d70d0;  alias, 1 drivers
v00000000006d8b10_0 .var "OUT1", 7 0;
v00000000006d7530_0 .net "OUT1addr", 2 0, L_00000000006d8930;  alias, 1 drivers
v00000000006d7ad0_0 .var "OUT2", 7 0;
v00000000006d8250_0 .net "OUT2addr", 2 0, L_00000000006d7c10;  alias, 1 drivers
v00000000006d7fd0_0 .net "RESET", 0 0, v00000000006d77b0_0;  1 drivers
v00000000006d75d0_0 .net "clk", 0 0, v00000000006d73f0_0;  alias, 1 drivers
v00000000006d7f30_0 .var/i "i", 31 0;
v00000000006d8bb0 .array "regFile", 7 0, 7 0;
E_000000000067ede0 .event edge, v00000000006d7fd0_0;
E_000000000067f6e0 .event posedge, v000000000067ff70_0;
S_0000000000660560 .scope module, "tcmp" "twos_comp" 2 233, 2 101 0, S_0000000000659840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "COMP"
v00000000006d6f90_0 .net "COMP", 7 0, L_00000000006dba90;  alias, 1 drivers
v00000000006d8750_0 .net "IN", 7 0, v00000000006d8b10_0;  alias, 1 drivers
L_00000000025e0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000006d8070_0 .net *"_s0", 7 0, L_00000000025e0088;  1 drivers
L_00000000006dba90 .arith/sub 8, L_00000000025e0088, v00000000006d8b10_0;
    .scope S_0000000000659ce0;
T_0 ;
    %wait E_000000000067fb20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000680b50_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000659ce0;
T_1 ;
    %wait E_000000000067efe0;
    %load/vec4 v0000000000680b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000680b50_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000006631c0;
T_2 ;
    %wait E_000000000067f160;
    %load/vec4 v00000000006d7e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 134480127, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 134611114, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 134414523, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 17106435, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 33620997, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 50462982, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 458754, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 151258883, 0, 32;
    %store/vec4 v00000000006d8a70_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000659e60;
T_3 ;
    %wait E_000000000067f5e0;
    %load/vec4 v0000000000680a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006803d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000680970_0, 0, 1;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006803d0_0, 0, 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006803d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000680970_0, 0, 1;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006803d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000680970_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006803d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000680970_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006803d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000680970_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000006603e0;
T_4 ;
    %wait E_000000000067f6e0;
    %load/vec4 v00000000006d7530_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000006d8bb0, 4;
    %store/vec4 v00000000006d8b10_0, 0, 8;
    %load/vec4 v00000000006d8250_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000006d8bb0, 4;
    %store/vec4 v00000000006d7ad0_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000006603e0;
T_5 ;
    %wait E_000000000067efe0;
    %load/vec4 v00000000006d7490_0;
    %load/vec4 v00000000006d7850_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000006d8bb0, 4, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000006603e0;
T_6 ;
    %wait E_000000000067ede0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000006d7f30_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000006d7f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000006d7f30_0;
    %store/vec4a v00000000006d8bb0, 4, 0;
    %load/vec4 v00000000006d7f30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000006d7f30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000006599c0;
T_7 ;
    %wait E_000000000067f260;
    %load/vec4 v0000000000680ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000006806f0_0;
    %store/vec4 v0000000000680330_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000006806f0_0;
    %load/vec4 v00000000006800b0_0;
    %add;
    %store/vec4 v0000000000680330_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000006806f0_0;
    %load/vec4 v00000000006800b0_0;
    %and;
    %store/vec4 v0000000000680330_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000000006806f0_0;
    %load/vec4 v00000000006800b0_0;
    %or;
    %store/vec4 v0000000000680330_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000659840;
T_8 ;
    %delay 10, 0;
    %load/vec4 v00000000006d73f0_0;
    %inv;
    %store/vec4 v00000000006d73f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000659840;
T_9 ;
    %vpi_call 2 245 "$dumpfile", "wavedata.vcd" {0 0 0};
    %vpi_call 2 246 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000659840 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006d73f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006d8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006d8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006d77b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006d77b0_0, 0, 1;
    %delay 160, 0;
    %vpi_call 2 252 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000000000659840;
T_10 ;
T_10.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %delay 20, 0;
    %vpi_call 2 257 "$display", "%h a1=%d \011a2=%d \011ina=%d \0111=%d \0112=%d \011im=%d \011m1=%d \011m2=%d \011%d", v00000000006d7cb0_0, v00000000006d7030_0, v00000000006d8570_0, v00000000006d8c50_0, v00000000006d81b0_0, v00000000006d8110_0, v00000000006d84d0_0, v00000000006d7670_0, v00000000006d7710_0, v00000000006d6e50_0 {0 0 0};
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
