; BTOR description generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os) for module miter.
1 sort bitvec 1
2 input 1 A.en ; examples/regblock.v:80.14-84.6|examples/regblock.v:31.16-31.18
3 input 1 A.rd_index ; examples/regblock.v:80.14-84.6|examples/regblock.v:29.11-29.19
4 sort bitvec 32
5 input 4 A.reg1.d ; examples/regblock.v:80.14-84.6|examples/regblock.v:9.23-9.24|examples/regblock.v:51.12-57.6
6 input 1 A.wr_index ; examples/regblock.v:80.14-84.6|examples/regblock.v:30.11-30.19
7 input 1 B.en ; examples/regblock.v:86.14-90.6|examples/regblock.v:31.16-31.18
8 input 1 B.rd_index ; examples/regblock.v:86.14-90.6|examples/regblock.v:29.11-29.19
9 input 4 B.reg1.d ; examples/regblock.v:86.14-90.6|examples/regblock.v:9.23-9.24|examples/regblock.v:51.12-57.6
10 input 1 B.wr_index ; examples/regblock.v:86.14-90.6|examples/regblock.v:30.11-30.19
11 input 1 clk ; examples/regblock.v:73.16-73.19
12 input 1 rst ; examples/regblock.v:74.18-74.21
13 state 4 A.reg2.q
14 state 4 A.reg1.q
15 state 1 A.rd_index1
16 ite 4 15 14 13
17 output 16 qA ; examples/regblock.v:75.26-75.28
18 state 4 B.reg2.q
19 state 4 B.reg1.q
20 state 1 B.rd_index1
21 ite 4 20 19 18
22 output 21 qB ; examples/regblock.v:76.26-76.28
23 uext 1 11 0 A.clk ; examples/regblock.v:80.14-84.6|examples/regblock.v:27.16-27.19
24 uext 4 5 0 A.d ; examples/regblock.v:80.14-84.6|examples/regblock.v:32.23-32.24
25 const 1 0
26 ite 1 6 2 25
27 uext 1 26 0 A.en1 ; examples/regblock.v:80.14-84.6|examples/regblock.v:36.10-36.13
28 uext 4 16 0 A.q ; examples/regblock.v:80.14-84.6|examples/regblock.v:33.24-33.25
29 uext 4 14 0 A.q1 ; examples/regblock.v:80.14-84.6|examples/regblock.v:38.17-38.19
30 uext 4 13 0 A.q2 ; examples/regblock.v:80.14-84.6|examples/regblock.v:39.17-39.19
31 uext 1 11 0 A.reg1.clk ; examples/regblock.v:80.14-84.6|examples/regblock.v:6.16-6.19|examples/regblock.v:51.12-57.6
32 uext 1 26 0 A.reg1.en ; examples/regblock.v:80.14-84.6|examples/regblock.v:8.16-8.18|examples/regblock.v:51.12-57.6
33 uext 1 12 0 A.reg1.rst ; examples/regblock.v:80.14-84.6|examples/regblock.v:7.16-7.19|examples/regblock.v:51.12-57.6
34 uext 1 11 0 A.reg2.clk ; examples/regblock.v:80.14-84.6|examples/regblock.v:6.16-6.19|examples/regblock.v:59.12-65.6
35 uext 4 5 0 A.reg2.d ; examples/regblock.v:80.14-84.6|examples/regblock.v:9.23-9.24|examples/regblock.v:59.12-65.6
36 uext 1 26 0 A.reg2.en ; examples/regblock.v:80.14-84.6|examples/regblock.v:8.16-8.18|examples/regblock.v:59.12-65.6
37 uext 1 12 0 A.reg2.rst ; examples/regblock.v:80.14-84.6|examples/regblock.v:7.16-7.19|examples/regblock.v:59.12-65.6
38 uext 1 12 0 A.rst ; examples/regblock.v:80.14-84.6|examples/regblock.v:28.16-28.19
39 uext 1 11 0 B.clk ; examples/regblock.v:86.14-90.6|examples/regblock.v:27.16-27.19
40 uext 4 9 0 B.d ; examples/regblock.v:86.14-90.6|examples/regblock.v:32.23-32.24
41 ite 1 10 7 25
42 uext 1 41 0 B.en1 ; examples/regblock.v:86.14-90.6|examples/regblock.v:36.10-36.13
43 uext 4 21 0 B.q ; examples/regblock.v:86.14-90.6|examples/regblock.v:33.24-33.25
44 uext 4 19 0 B.q1 ; examples/regblock.v:86.14-90.6|examples/regblock.v:38.17-38.19
45 uext 4 18 0 B.q2 ; examples/regblock.v:86.14-90.6|examples/regblock.v:39.17-39.19
46 uext 1 11 0 B.reg1.clk ; examples/regblock.v:86.14-90.6|examples/regblock.v:6.16-6.19|examples/regblock.v:51.12-57.6
47 uext 1 41 0 B.reg1.en ; examples/regblock.v:86.14-90.6|examples/regblock.v:8.16-8.18|examples/regblock.v:51.12-57.6
48 uext 1 12 0 B.reg1.rst ; examples/regblock.v:86.14-90.6|examples/regblock.v:7.16-7.19|examples/regblock.v:51.12-57.6
49 uext 1 11 0 B.reg2.clk ; examples/regblock.v:86.14-90.6|examples/regblock.v:6.16-6.19|examples/regblock.v:59.12-65.6
50 uext 4 9 0 B.reg2.d ; examples/regblock.v:86.14-90.6|examples/regblock.v:9.23-9.24|examples/regblock.v:59.12-65.6
51 uext 1 41 0 B.reg2.en ; examples/regblock.v:86.14-90.6|examples/regblock.v:8.16-8.18|examples/regblock.v:59.12-65.6
52 uext 1 12 0 B.reg2.rst ; examples/regblock.v:86.14-90.6|examples/regblock.v:7.16-7.19|examples/regblock.v:59.12-65.6
53 uext 1 12 0 B.rst ; examples/regblock.v:86.14-90.6|examples/regblock.v:28.16-28.19
54 ite 4 26 5 13
55 const 4 00000000000000000000000000000000
56 ite 4 12 55 54
57 next 4 13 56
58 ite 4 26 5 14
59 ite 4 12 55 58
60 next 4 14 59
61 next 1 15 3
62 ite 4 41 9 18
63 ite 4 12 55 62
64 next 4 18 63
65 ite 4 41 9 19
66 ite 4 12 55 65
67 next 4 19 66
68 next 1 20 8
; end of yosys output
