--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/esat/micas-data/software/xilinx_ise_14.7/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o
toplevel.twr toplevel.pcf -ucf dcf77.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_ext = PERIOD TIMEGRP "clk_ext" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9081 paths analyzed, 1080 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.092ns.
--------------------------------------------------------------------------------

Paths for end point uart_transmitter0/cycle_counter_4 (SLICE_X3Y66.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_8 (FF)
  Destination:          uart_transmitter0/cycle_counter_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_8 to uart_transmitter0/cycle_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.XQ       Tcko                  0.591   uart_transmitter0/read_pos<8>
                                                       uart_transmitter0/read_pos_8
    SLICE_X3Y45.F3       net (fanout=3)        1.244   uart_transmitter0/read_pos<8>
    SLICE_X3Y45.COUT     Topcyf                1.162   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y66.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y66.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<4>
                                                       uart_transmitter0/cycle_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.092ns (3.367ns logic, 4.725ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_0 (FF)
  Destination:          uart_transmitter0/cycle_counter_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.073ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_0 to uart_transmitter0/cycle_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.XQ       Tcko                  0.591   uart_transmitter0/read_pos<0>
                                                       uart_transmitter0/read_pos_0
    SLICE_X3Y43.F4       net (fanout=3)        0.989   uart_transmitter0/read_pos<0>
    SLICE_X3Y43.COUT     Topcyf                1.162   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<0>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<0>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<2>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y66.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y66.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<4>
                                                       uart_transmitter0/cycle_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (3.603ns logic, 4.470ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_2 (FF)
  Destination:          uart_transmitter0/cycle_counter_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.985ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_2 to uart_transmitter0/cycle_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.XQ       Tcko                  0.591   uart_transmitter0/read_pos<2>
                                                       uart_transmitter0/read_pos_2
    SLICE_X3Y43.G3       net (fanout=3)        1.062   uart_transmitter0/read_pos<2>
    SLICE_X3Y43.COUT     Topcyg                1.001   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<2>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y66.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y66.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<4>
                                                       uart_transmitter0/cycle_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      7.985ns (3.442ns logic, 4.543ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_transmitter0/cycle_counter_5 (SLICE_X3Y66.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_8 (FF)
  Destination:          uart_transmitter0/cycle_counter_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_8 to uart_transmitter0/cycle_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.XQ       Tcko                  0.591   uart_transmitter0/read_pos<8>
                                                       uart_transmitter0/read_pos_8
    SLICE_X3Y45.F3       net (fanout=3)        1.244   uart_transmitter0/read_pos<8>
    SLICE_X3Y45.COUT     Topcyf                1.162   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y66.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y66.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<4>
                                                       uart_transmitter0/cycle_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.092ns (3.367ns logic, 4.725ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_0 (FF)
  Destination:          uart_transmitter0/cycle_counter_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.073ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_0 to uart_transmitter0/cycle_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.XQ       Tcko                  0.591   uart_transmitter0/read_pos<0>
                                                       uart_transmitter0/read_pos_0
    SLICE_X3Y43.F4       net (fanout=3)        0.989   uart_transmitter0/read_pos<0>
    SLICE_X3Y43.COUT     Topcyf                1.162   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<0>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<0>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<2>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y66.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y66.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<4>
                                                       uart_transmitter0/cycle_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (3.603ns logic, 4.470ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_2 (FF)
  Destination:          uart_transmitter0/cycle_counter_5 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.985ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_2 to uart_transmitter0/cycle_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.XQ       Tcko                  0.591   uart_transmitter0/read_pos<2>
                                                       uart_transmitter0/read_pos_2
    SLICE_X3Y43.G3       net (fanout=3)        1.062   uart_transmitter0/read_pos<2>
    SLICE_X3Y43.COUT     Topcyg                1.001   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<2>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y66.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y66.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<4>
                                                       uart_transmitter0/cycle_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      7.985ns (3.442ns logic, 4.543ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_transmitter0/cycle_counter_6 (SLICE_X3Y67.SR), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_8 (FF)
  Destination:          uart_transmitter0/cycle_counter_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_8 to uart_transmitter0/cycle_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.XQ       Tcko                  0.591   uart_transmitter0/read_pos<8>
                                                       uart_transmitter0/read_pos_8
    SLICE_X3Y45.F3       net (fanout=3)        1.244   uart_transmitter0/read_pos<8>
    SLICE_X3Y45.COUT     Topcyf                1.162   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y67.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y67.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<6>
                                                       uart_transmitter0/cycle_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      8.092ns (3.367ns logic, 4.725ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_0 (FF)
  Destination:          uart_transmitter0/cycle_counter_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.073ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_0 to uart_transmitter0/cycle_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.XQ       Tcko                  0.591   uart_transmitter0/read_pos<0>
                                                       uart_transmitter0/read_pos_0
    SLICE_X3Y43.F4       net (fanout=3)        0.989   uart_transmitter0/read_pos<0>
    SLICE_X3Y43.COUT     Topcyf                1.162   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<0>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<0>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<2>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y67.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y67.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<6>
                                                       uart_transmitter0/cycle_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      8.073ns (3.603ns logic, 4.470ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_transmitter0/read_pos_2 (FF)
  Destination:          uart_transmitter0/cycle_counter_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.985ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uart_transmitter0/read_pos_2 to uart_transmitter0/cycle_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.XQ       Tcko                  0.591   uart_transmitter0/read_pos<2>
                                                       uart_transmitter0/read_pos_2
    SLICE_X3Y43.G3       net (fanout=3)        1.062   uart_transmitter0/read_pos<2>
    SLICE_X3Y43.COUT     Topcyg                1.001   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_lut<1>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<1>
    SLICE_X3Y44.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<2>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<3>
    SLICE_X3Y45.COUT     Tbyp                  0.118   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<4>
                                                       uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.F2      net (fanout=3)        1.993   uart_transmitter0/Mcompar_shiftreg_0_cmp_eq0000_cy<5>
    SLICE_X13Y57.X       Tilo                  0.704   uart_transmitter0/cycle_counter_and0000
                                                       uart_transmitter0/cycle_counter_and00001
    SLICE_X3Y67.SR       net (fanout=13)       1.488   uart_transmitter0/cycle_counter_and0000
    SLICE_X3Y67.CLK      Tsrck                 0.910   uart_transmitter0/cycle_counter<6>
                                                       uart_transmitter0/cycle_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      7.985ns (3.442ns logic, 4.543ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_ext = PERIOD TIMEGRP "clk_ext" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_transmitter0/data_buffer_in_0 (SLICE_X16Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_transmitter_data_0 (FF)
  Destination:          uart_transmitter0/data_buffer_in_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 50.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_transmitter_data_0 to uart_transmitter0/data_buffer_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.XQ      Tcko                  0.473   uart_transmitter_data<0>
                                                       uart_transmitter_data_0
    SLICE_X16Y43.BY      net (fanout=2)        0.380   uart_transmitter_data<0>
    SLICE_X16Y43.CLK     Tckdi       (-Th)    -0.152   uart_transmitter0/data_buffer_in<1>
                                                       uart_transmitter0/data_buffer_in_0
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.625ns logic, 0.380ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point display_value3_0 (SLICE_X20Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter2_0 (FF)
  Destination:          display_value3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.067 - 0.050)
  Source Clock:         clk rising at 50.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter2_0 to display_value3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.XQ      Tcko                  0.473   counter2<0>
                                                       counter2_0
    SLICE_X20Y17.BY      net (fanout=6)        0.423   counter2<0>
    SLICE_X20Y17.CLK     Tckdi       (-Th)    -0.152   display_value3<0>
                                                       display_value3_0
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.625ns logic, 0.423ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_transmitter0/data_buffer_in_3 (SLICE_X17Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_transmitter_data_3 (FF)
  Destination:          uart_transmitter0/data_buffer_in_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.156ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.017 - 0.027)
  Source Clock:         clk rising at 50.000ns
  Destination Clock:    clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_transmitter_data_3 to uart_transmitter0/data_buffer_in_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.YQ      Tcko                  0.470   uart_transmitter_data<3>
                                                       uart_transmitter_data_3
    SLICE_X17Y43.BX      net (fanout=2)        0.593   uart_transmitter_data<3>
    SLICE_X17Y43.CLK     Tckdi       (-Th)    -0.093   uart_transmitter0/data_buffer_in<3>
                                                       uart_transmitter0/data_buffer_in_3
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.563ns logic, 0.593ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ext = PERIOD TIMEGRP "clk_ext" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: uart_transmitter0/Mram_data_buffer/CLKA
  Logical resource: uart_transmitter0/Mram_data_buffer.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 46.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: uart_transmitter0/Mram_data_buffer/CLKA
  Logical resource: uart_transmitter0/Mram_data_buffer.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 46.824ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: uart_transmitter0/Mram_data_buffer/CLKA
  Logical resource: uart_transmitter0/Mram_data_buffer.A/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_ext
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ext        |    8.092|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9081 paths, 0 nets, and 1494 connections

Design statistics:
   Minimum period:   8.092ns{1}   (Maximum frequency: 123.579MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 31 16:56:36 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



