E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\synlog\report\SR_800_1_premap.xml -merge_inferred_clocks 0  -implementation  rev_1  -ovm  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\SR_800_1.vm  -conchk_prepass  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\SR_800_1_cck.rpt   -autoconstraint  -freq 150.000   E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\synwork\SR_800_1_mult.srs  -flow prepass  -gcc_prepass  -osrd  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\synwork\SR_800_1_prem.srd  -qsap  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\SR_800_1.sap  -devicelib  E:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\syntmp\SR_800_1.plg  -osyn  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\synwork\SR_800_1_prem.srd  -prjdir  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\  -prjname  RAM_Based_Shift_Register  -log  E:\gowin_projects\myproj\img_processor_800_600\src\SR_800_1\temp\RAM_Based_Shift_Register\rev_1\synlog\SR_800_1_premap.srr  -sn  2019.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\SR_800_1_premap.xml -merge_inferred_clocks 0 -implementation rev_1 -ovm ..\SR_800_1.vm -conchk_prepass ..\SR_800_1_cck.rpt -autoconstraint -freq 150.000 ..\synwork\SR_800_1_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\SR_800_1_prem.srd -qsap ..\SR_800_1.sap -devicelib ..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam SR_800_1.plg -osyn ..\synwork\SR_800_1_prem.srd -prjdir ..\..\ -prjname RAM_Based_Shift_Register -log ..\synlog\SR_800_1_premap.srr -sn 2019.03 -jobname "premap"
rc:0 success:1 runtime:4
file:..\SR_800_1.vm|io:o|time:0|size:-1|exec:0|csum:
file:..\SR_800_1_cck.rpt|io:o|time:1573136415|size:2220|exec:0|csum:
file:..\synwork\SR_800_1_mult.srs|io:i|time:1573136411|size:2112|exec:0|csum:F5E093125E05DC01A484757B0D0998CC
file:..\synwork\SR_800_1_prem.srd|io:o|time:1573136414|size:11935|exec:0|csum:
file:..\SR_800_1.sap|io:o|time:1573136415|size:172|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:SR_800_1.plg|io:o|time:1573136413|size:0|exec:0|csum:
file:..\synwork\SR_800_1_prem.srd|io:o|time:1573136414|size:11935|exec:0|csum:
file:..\synlog\SR_800_1_premap.srr|io:o|time:1573136415|size:5712|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
