Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 19 15:56:34 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platfomer_top_timing_summary_routed.rpt -pb platfomer_top_timing_summary_routed.pb -rpx platfomer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : platfomer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: menu_unit/paused_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 350 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.157       -0.437                      3                  914        0.066        0.000                      0                  914        3.000        0.000                       0                   358  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_b                     {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_b                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0         -0.157       -0.437                      3                  617        0.143        0.000                      0                  617        4.500        0.000                       0                   332  
  clk_25mhz_clk_wiz_0          34.608        0.000                      0                   30        0.242        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1       -0.156       -0.434                      3                  617        0.143        0.000                      0                  617        4.500        0.000                       0                   332  
  clk_25mhz_clk_wiz_0_1        34.611        0.000                      0                   30        0.242        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0          0.536        0.000                      0                  160        0.182        0.000                      0                  160  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0         -0.157       -0.437                      3                  617        0.066        0.000                      0                  617  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0          0.539        0.000                      0                  160        0.185        0.000                      0                  160  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          34.608        0.000                      0                   30        0.144        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1       -0.157       -0.437                      3                  617        0.066        0.000                      0                  617  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1        0.536        0.000                      0                  160        0.182        0.000                      0                  160  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1        0.539        0.000                      0                  160        0.185        0.000                      0                  160  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        34.608        0.000                      0                   30        0.144        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0          4.105        0.000                      0                  223        0.682        0.000                      0                  223  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          4.105        0.000                      0                  223        0.604        0.000                      0                  223  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        4.105        0.000                      0                  223        0.604        0.000                      0                  223  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0_1        4.106        0.000                      0                  223        0.682        0.000                      0                  223  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0           5.809        0.000                      0                   20        0.142        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0           5.809        0.000                      0                   20        0.142        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0_1         5.812        0.000                      0                   20        0.146        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0_1         5.812        0.000                      0                   20        0.146        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_b
  To Clock:  clk_b

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_b
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.437ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 2.421ns (25.618%)  route 7.029ns (74.382%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 f  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.871     5.920    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  vga_timing_unit/sel__0_i_23/O
                         net (fo=1, routed)           0.436     6.480    vga_timing_unit/sel__0_i_23_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124     6.604 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.451     7.055    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 2.421ns (25.638%)  route 7.022ns (74.362%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.662     5.711    vga_timing_unit/sel__0_6
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.124     5.835 f  vga_timing_unit/sel__0_i_19/O
                         net (fo=1, routed)           0.655     6.490    vga_timing_unit/sel__0_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124     6.614 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.434     7.048    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.421ns (25.694%)  route 7.002ns (74.306%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.759     4.967    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.091 r  fruits_unit/f3/sel__0_i_33/O
                         net (fo=1, routed)           0.573     5.664    fruits_unit/f3/sel__0_i_33_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.788 f  fruits_unit/f3/sel__0_i_14__0/O
                         net (fo=1, routed)           0.682     6.470    vga_timing_unit/sel__0_11
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  vga_timing_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.434     7.028    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 2.297ns (25.718%)  route 6.634ns (74.282%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.626     5.675    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.799 r  vga_timing_unit/sel__0_i_4/O
                         net (fo=1, routed)           0.738     6.536    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 2.414ns (27.349%)  route 6.413ns (72.651%))
  Logic Levels:           8  (CARRY4=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.320     3.560 f  collision_detector/y_pos[8]_i_4/O
                         net (fo=6, routed)           0.880     4.439    fruits_unit/f3/y_pos_reg[8]_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.326     4.765 f  fruits_unit/f3/x_pos[8]_i_2/O
                         net (fo=8, routed)           0.624     5.390    fruits_unit/f3/x_pos[8]_i_2_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.514 r  fruits_unit/f3/x_pos[8]_i_1/O
                         net (fo=9, routed)           0.930     6.444    fruits_unit/f3/x_pos
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205     7.224    fruits_unit/f3/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.077    -0.316    fruits_unit/f4/lfsr_inst/Q[0]
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.075    -0.459    fruits_unit/f4/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.330    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.219    -0.521    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.047    -0.474    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.294    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.216    -0.518    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.076    -0.442    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.133%)  route 0.129ns (47.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y38          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.268    fruits_unit/f1/lfsr[8]
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.195    -0.499    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.070    -0.429    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.313    fruits_unit/f2/lfsr_inst/Q[1]
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.830    -0.339    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/C
                         clock pessimism             -0.215    -0.553    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.070    -0.483    fruits_unit/f2/lfsr_inst/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.770%)  route 0.131ns (48.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.590    -0.539    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y37          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.267    fruits_unit/f1/lfsr[6]
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.862    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.063    -0.438    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.315    fruits_unit/f2/lfsr_inst_n_1
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.063    -0.489    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fruits_unit/f1/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/score_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.235ns (42.679%)  route 0.316ns (57.321%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.594    -0.535    fruits_unit/f1/clk_100mhz
    SLICE_X4Y49          FDCE                                         r  fruits_unit/f1/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  fruits_unit/f1/score_reg[3]/Q
                         net (fo=6, routed)           0.159    -0.235    fruits_unit/f1/score_reg[9]_0[3]
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.045    -0.190 r  fruits_unit/f1/score[9]_i_3__2/O
                         net (fo=4, routed)           0.157    -0.034    fruits_unit/f1/score[9]_i_3__2_n_0
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.049     0.015 r  fruits_unit/f1/score[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.015    fruits_unit/f1/p_0_in__2[7]
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.863    -0.306    fruits_unit/f1/clk_100mhz
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.107    -0.159    fruits_unit/f1/score_reg[7]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.403 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.335    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.053    -0.514    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X12Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  fruits_unit/f3/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.083    -0.318    fruits_unit/f3/x_pos_reg_n_0_[5]
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.834    -0.335    fruits_unit/f3/clk_100mhz
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.055    -0.497    fruits_unit/f3/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11    menu_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19    fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    score_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20    score_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     player_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    menu_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y47     fruit_enable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44     fruits_unit/f1/first_run_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y55     menu_unit/b1/sync_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y55     menu_unit/b1/sync_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     menu_unit/b1/sync_buffer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     fruits_unit/f1/lfsr_inst/lfsr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     fruits_unit/f1/lfsr_inst/lfsr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y47     fruit_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y33    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y37    fruits_unit/f3/lfsr_inst/lfsr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y37    fruits_unit/f3/lfsr_inst/lfsr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.608ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.424ns (26.869%)  route 3.876ns (73.131%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 f  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 f  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 f  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.980     2.575    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.332     2.907 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.907    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.515    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 34.608    

Slack (MET) :             35.085ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.424ns (29.236%)  route 3.447ns (70.764%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.551     2.146    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT2 (Prop_lut2_I1_O)        0.332     2.478 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.079    37.563    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 35.085    

Slack (MET) :             35.252ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.424ns (30.264%)  route 3.281ns (69.736%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.385     1.980    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.332     2.312 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.312    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.081    37.565    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.252    

Slack (MET) :             35.948ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.064ns (26.869%)  route 2.896ns (73.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     1.567 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.567    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.515    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 35.948    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.895%)  route 3.022ns (81.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          1.149     1.330    vga_timing_unit/v_pos
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.427    37.569    
                         clock uncertainty           -0.098    37.471    
    SLICE_X2Y50          FDCE (Setup_fdce_C_CE)      -0.169    37.302    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.382ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.056ns (29.658%)  route 2.505ns (70.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.014    -0.926    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.124    -0.802 r  vga_timing_unit/h_pos[7]_i_2/O
                         net (fo=4, routed)           0.835     0.033    vga_timing_unit/h_pos[7]_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.150     0.183 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.656     0.839    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     1.165 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.165    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.077    37.547    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.547    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 36.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.776%)  route 0.160ns (46.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.160    -0.237    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X5Y54          LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    vga_timing_unit/h_pos[6]
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.091    -0.434    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=30, routed)          0.188    -0.185    vga_timing_unit/Q[8]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.120    -0.416    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.472%)  route 0.214ns (53.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.214    -0.181    vga_timing_unit/Q[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.136 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.215    -0.520    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092    -0.428    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.256%)  route 0.221ns (54.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          0.221    -0.174    vga_timing_unit/Q[7]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.042    -0.132 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.105    -0.431    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.842%)  route 0.281ns (60.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.281    -0.116    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.045    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.194    -0.499    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121    -0.378    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.078%)  route 0.226ns (51.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.226    -0.147    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.102 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    vga_timing_unit/h_pos[5]
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.194    -0.501    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.091    -0.410    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.283    -0.114    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.069 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.194    -0.499    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120    -0.379    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=53, routed)          0.228    -0.174    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga_timing_unit/h_pos[3]
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.120    -0.445    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.596%)  route 0.221ns (51.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.221    -0.151    vga_timing_unit/Q[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.218    -0.523    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.431    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.234    -0.161    vga_timing_unit/Q[1]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.045    -0.116 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.444    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X2Y53     vga_timing_unit/v_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X2Y50     vga_timing_unit/v_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y54     vga_timing_unit/v_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y55     vga_timing_unit/v_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y50     vga_timing_unit/v_pos_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y54     vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y55     vga_timing_unit/v_pos_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y50     vga_timing_unit/v_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y54     vga_timing_unit/v_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y55     vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.156ns,  Total Violation       -0.434ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 2.421ns (25.618%)  route 7.029ns (74.382%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 f  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.871     5.920    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  vga_timing_unit/sel__0_i_23/O
                         net (fo=1, routed)           0.436     6.480    vga_timing_unit/sel__0_i_23_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124     6.604 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.451     7.055    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.899    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 2.421ns (25.638%)  route 7.022ns (74.362%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.662     5.711    vga_timing_unit/sel__0_6
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.124     5.835 f  vga_timing_unit/sel__0_i_19/O
                         net (fo=1, routed)           0.655     6.490    vga_timing_unit/sel__0_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124     6.614 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.434     7.048    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.899    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.129ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.421ns (25.694%)  route 7.002ns (74.306%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.759     4.967    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.091 r  fruits_unit/f3/sel__0_i_33/O
                         net (fo=1, routed)           0.573     5.664    fruits_unit/f3/sel__0_i_33_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.788 f  fruits_unit/f3/sel__0_i_14__0/O
                         net (fo=1, routed)           0.682     6.470    vga_timing_unit/sel__0_11
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  vga_timing_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.434     7.028    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.899    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.129    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 2.297ns (25.718%)  route 6.634ns (74.282%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.626     5.675    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.799 r  vga_timing_unit/sel__0_i_4/O
                         net (fo=1, routed)           0.738     6.536    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.465    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.899    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.059    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.059    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.059    fruits_unit/f2/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.059    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.059    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.059    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 2.414ns (27.349%)  route 6.413ns (72.651%))
  Logic Levels:           8  (CARRY4=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.320     3.560 f  collision_detector/y_pos[8]_i_4/O
                         net (fo=6, routed)           0.880     4.439    fruits_unit/f3/y_pos_reg[8]_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.326     4.765 f  fruits_unit/f3/x_pos[8]_i_2/O
                         net (fo=8, routed)           0.624     5.390    fruits_unit/f3/x_pos[8]_i_2_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.514 r  fruits_unit/f3/x_pos[8]_i_1/O
                         net (fo=9, routed)           0.930     6.444    fruits_unit/f3/x_pos
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.430    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205     7.225    fruits_unit/f3/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  0.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.077    -0.316    fruits_unit/f4/lfsr_inst/Q[0]
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.075    -0.459    fruits_unit/f4/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.330    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.219    -0.521    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.047    -0.474    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.294    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.216    -0.518    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.076    -0.442    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.133%)  route 0.129ns (47.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y38          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.268    fruits_unit/f1/lfsr[8]
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.195    -0.499    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.070    -0.429    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.313    fruits_unit/f2/lfsr_inst/Q[1]
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.830    -0.339    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/C
                         clock pessimism             -0.215    -0.553    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.070    -0.483    fruits_unit/f2/lfsr_inst/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.770%)  route 0.131ns (48.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.590    -0.539    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y37          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.267    fruits_unit/f1/lfsr[6]
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.862    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.195    -0.501    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.063    -0.438    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.315    fruits_unit/f2/lfsr_inst_n_1
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.063    -0.489    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fruits_unit/f1/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/score_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.235ns (42.679%)  route 0.316ns (57.321%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.594    -0.535    fruits_unit/f1/clk_100mhz
    SLICE_X4Y49          FDCE                                         r  fruits_unit/f1/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  fruits_unit/f1/score_reg[3]/Q
                         net (fo=6, routed)           0.159    -0.235    fruits_unit/f1/score_reg[9]_0[3]
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.045    -0.190 r  fruits_unit/f1/score[9]_i_3__2/O
                         net (fo=4, routed)           0.157    -0.034    fruits_unit/f1/score[9]_i_3__2_n_0
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.049     0.015 r  fruits_unit/f1/score[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.015    fruits_unit/f1/p_0_in__2[7]
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.863    -0.306    fruits_unit/f1/clk_100mhz
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/C
                         clock pessimism              0.039    -0.266    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.107    -0.159    fruits_unit/f1/score_reg[7]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.403 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.335    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.053    -0.514    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X12Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  fruits_unit/f3/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.083    -0.318    fruits_unit/f3/x_pos_reg_n_0_[5]
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.834    -0.335    fruits_unit/f3/clk_100mhz
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.055    -0.497    fruits_unit/f3/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11    menu_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19    fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26    score_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20    score_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     player_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12    menu_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y47     fruit_enable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44     fruits_unit/f1/first_run_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y55     menu_unit/b1/sync_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y55     menu_unit/b1/sync_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y55     menu_unit/b1/sync_buffer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     fruits_unit/f1/lfsr_inst/lfsr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     fruits_unit/f1/lfsr_inst/lfsr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y37     fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y47     fruit_enable_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y34     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y33    rgb_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y34     rgb_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y37    fruits_unit/f3/lfsr_inst/lfsr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y37    fruits_unit/f3/lfsr_inst/lfsr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.611ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.424ns (26.869%)  route 3.876ns (73.131%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 f  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 f  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 f  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.980     2.575    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.332     2.907 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.907    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.095    37.487    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.518    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 34.611    

Slack (MET) :             35.088ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.424ns (29.236%)  route 3.447ns (70.764%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.551     2.146    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT2 (Prop_lut2_I1_O)        0.332     2.478 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.095    37.487    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.079    37.566    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.566    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 35.088    

Slack (MET) :             35.256ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.424ns (30.264%)  route 3.281ns (69.736%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.385     1.980    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.332     2.312 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.312    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.095    37.487    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.081    37.568    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.256    

Slack (MET) :             35.951ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.064ns (26.869%)  route 2.896ns (73.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     1.567 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.567    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.095    37.487    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.518    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 35.951    

Slack (MET) :             35.975ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.895%)  route 3.022ns (81.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          1.149     1.330    vga_timing_unit/v_pos
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.427    37.569    
                         clock uncertainty           -0.095    37.474    
    SLICE_X2Y50          FDCE (Setup_fdce_C_CE)      -0.169    37.305    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.305    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 35.975    

Slack (MET) :             36.365ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.268    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.365    

Slack (MET) :             36.365ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.268    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.365    

Slack (MET) :             36.365ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.268    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.365    

Slack (MET) :             36.365ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.268    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.365    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.056ns (29.658%)  route 2.505ns (70.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.014    -0.926    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.124    -0.802 r  vga_timing_unit/h_pos[7]_i_2/O
                         net (fo=4, routed)           0.835     0.033    vga_timing_unit/h_pos[7]_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.150     0.183 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.656     0.839    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     1.165 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.165    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.095    37.473    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.077    37.550    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.550    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 36.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.776%)  route 0.160ns (46.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.160    -0.237    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X5Y54          LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    vga_timing_unit/h_pos[6]
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.091    -0.434    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=30, routed)          0.188    -0.185    vga_timing_unit/Q[8]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.120    -0.416    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.472%)  route 0.214ns (53.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.214    -0.181    vga_timing_unit/Q[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.136 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.215    -0.520    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092    -0.428    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.256%)  route 0.221ns (54.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          0.221    -0.174    vga_timing_unit/Q[7]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.042    -0.132 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.105    -0.431    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.842%)  route 0.281ns (60.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.281    -0.116    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.045    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.194    -0.499    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121    -0.378    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.078%)  route 0.226ns (51.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.226    -0.147    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.102 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    vga_timing_unit/h_pos[5]
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.194    -0.501    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.091    -0.410    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.283    -0.114    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.069 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.194    -0.499    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120    -0.379    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=53, routed)          0.228    -0.174    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga_timing_unit/h_pos[3]
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.120    -0.445    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.596%)  route 0.221ns (51.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.221    -0.151    vga_timing_unit/Q[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.218    -0.523    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.431    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.234    -0.161    vga_timing_unit/Q[1]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.045    -0.116 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.444    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X2Y53     vga_timing_unit/v_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y53     vga_timing_unit/v_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X2Y50     vga_timing_unit/v_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y54     vga_timing_unit/v_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X3Y55     vga_timing_unit/v_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y50     vga_timing_unit/v_pos_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y54     vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y55     vga_timing_unit/v_pos_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y53     vga_timing_unit/v_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y50     vga_timing_unit/v_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y54     vga_timing_unit/v_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X3Y55     vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X2Y53     vga_timing_unit/v_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.534ns (29.702%)  route 5.997ns (70.298%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.795     5.019    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.143 r  fruits_unit/sel_i_10__0/O
                         net (fo=1, routed)           0.927     6.070    fruits_unit/apple_col[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 2.782ns (30.447%)  route 6.355ns (69.553%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.661     5.761    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.885 f  fruits_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.666     6.551    vga_timing_unit/rgb_reg_reg[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.675 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.675    vga_timing_unit_n_71
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.218     7.190    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.029     7.219    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.782ns (30.586%)  route 6.314ns (69.414%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.032    vga_timing_unit/rgb_reg_reg[11]_1
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.156 f  vga_timing_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.680     5.836    fruits_unit/rgb_reg_reg[9]
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  fruits_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.550     6.510    vga_timing_unit/rgb_reg_reg[9]
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.634 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.634    vga_timing_unit_n_66
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.218     7.190    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.031     7.221    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.782ns (30.588%)  route 6.313ns (69.412%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.635     5.735    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.859 f  fruits_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.650     6.509    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.633 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.633    vga_timing_unit_n_70
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.218     7.191    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031     7.222    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.782ns (30.813%)  route 6.247ns (69.187%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.952     5.175    fruits_unit/h_pos_reg[9]
    SLICE_X12Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.299 f  fruits_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.594     5.893    fruits_unit/rgb_reg[8]_i_10_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.017 f  fruits_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           0.425     6.443    vga_timing_unit/rgb_reg_reg[8]_1
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.567 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.567    vga_timing_unit_n_67
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    clk_100mhz
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.218     7.124    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.077     7.201    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.534ns (30.057%)  route 5.897ns (69.943%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.033    fruits_unit/h_pos_reg[9]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.157 r  fruits_unit/sel_i_9__0/O
                         net (fo=1, routed)           0.812     5.969    fruits_unit/apple_col[3]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 2.782ns (30.990%)  route 6.195ns (69.010%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.729     5.830    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.954 f  fruits_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.437     6.391    vga_timing_unit/rgb_reg_reg[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.515 r  vga_timing_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.515    vga_timing_unit_n_72
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.444     7.931    clk_100mhz
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.218     7.123    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.032     7.155    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 2.534ns (30.100%)  route 5.885ns (69.900%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.797     5.020    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.144 r  fruits_unit/sel_i_4__0/O
                         net (fo=1, routed)           0.812     5.957    fruits_unit/apple_row[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 2.534ns (30.106%)  route 5.883ns (69.894%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.792     5.016    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.140 r  fruits_unit/sel_i_11__0/O
                         net (fo=1, routed)           0.815     5.955    fruits_unit/apple_col[1]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.782ns (31.002%)  route 6.192ns (68.998%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 f  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 r  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 f  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 f  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.530     4.753    fruits_unit/h_pos_reg[9]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  fruits_unit/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.679     5.556    fruits_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.680 f  fruits_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.708     6.388    vga_timing_unit/rgb_reg_reg[6]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.512 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.512    vga_timing_unit_n_69
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.218     7.191    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031     7.222    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.207ns (28.946%)  route 0.508ns (71.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=56, routed)          0.242    -0.159    vga_timing_unit/h_pos_reg[9]_0[2]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.043    -0.116 r  vga_timing_unit/resume_col_reg[2]_i_1/O
                         net (fo=3, routed)           0.266     0.150    life_unit/heart_rom_unit/D[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)        -0.003    -0.032    life_unit/heart_rom_unit/col_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.231ns (22.994%)  route 0.774ns (77.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.362    -0.035    fruits_unit/f3/Q[5]
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.010 r  fruits_unit/f3/sel__0_i_24/O
                         net (fo=1, routed)           0.261     0.271    vga_timing_unit/sel__0_8
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.045     0.316 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.150     0.466    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.196    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.186%)  route 0.730ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=58, routed)          0.730     0.335    life_unit/heart_rom_unit/Q[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.060     0.031    life_unit/heart_rom_unit/row_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.254ns (24.419%)  route 0.786ns (75.581%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.246    -0.126    vga_timing_unit/Q[9]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045    -0.081 f  vga_timing_unit/sel__0_i_16__0/O
                         net (fo=16, routed)          0.390     0.309    vga_timing_unit/h_pos_reg[9]_2
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.150     0.504    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.196    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.763%)  route 0.753ns (84.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.753     0.358    life_unit/heart_rom_unit/Q[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.053     0.024    life_unit/heart_rom_unit/row_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.164ns (18.212%)  route 0.736ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.736     0.364    life_unit/heart_rom_unit/Q[0]
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.058     0.029    life_unit/heart_rom_unit/row_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.208ns (20.515%)  route 0.806ns (79.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.601     0.228    vga_timing_unit/Q[0]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.044     0.272 r  vga_timing_unit/sel__0_i_8/O
                         net (fo=1, routed)           0.205     0.478    score_unit/ADDRARDADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     0.134    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.316%)  route 0.777ns (80.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          0.415    -0.009    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.045     0.036 r  vga_timing_unit/resume_col_reg[3]_i_1/O
                         net (fo=3, routed)           0.362     0.398    life_unit/heart_rom_unit/D[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.063     0.034    life_unit/heart_rom_unit/col_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.254ns (24.169%)  route 0.797ns (75.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.288    -0.084    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045    -0.039 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=10, routed)          0.508     0.470    player_unit/player_pos_x_reg[0]_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.515 r  player_unit/player_pos_x[9]_i_2/O
                         net (fo=1, routed)           0.000     0.515    player_unit/player_pos_x_next[9]
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.865    -0.304    player_unit/clk_100mhz
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.218     0.002    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.091     0.093    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.107%)  route 0.969ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.636     0.241    vga_timing_unit/Q[3]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  vga_timing_unit/sel__0_i_5/O
                         net (fo=1, routed)           0.333     0.618    score_unit/ADDRARDADDR[7]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.196    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.437ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 2.421ns (25.618%)  route 7.029ns (74.382%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 f  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.871     5.920    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  vga_timing_unit/sel__0_i_23/O
                         net (fo=1, routed)           0.436     6.480    vga_timing_unit/sel__0_i_23_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124     6.604 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.451     7.055    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 2.421ns (25.638%)  route 7.022ns (74.362%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.662     5.711    vga_timing_unit/sel__0_6
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.124     5.835 f  vga_timing_unit/sel__0_i_19/O
                         net (fo=1, routed)           0.655     6.490    vga_timing_unit/sel__0_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124     6.614 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.434     7.048    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.421ns (25.694%)  route 7.002ns (74.306%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.759     4.967    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.091 r  fruits_unit/f3/sel__0_i_33/O
                         net (fo=1, routed)           0.573     5.664    fruits_unit/f3/sel__0_i_33_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.788 f  fruits_unit/f3/sel__0_i_14__0/O
                         net (fo=1, routed)           0.682     6.470    vga_timing_unit/sel__0_11
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  vga_timing_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.434     7.028    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 2.297ns (25.718%)  route 6.634ns (74.282%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.626     5.675    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.799 r  vga_timing_unit/sel__0_i_4/O
                         net (fo=1, routed)           0.738     6.536    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 2.414ns (27.349%)  route 6.413ns (72.651%))
  Logic Levels:           8  (CARRY4=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.320     3.560 f  collision_detector/y_pos[8]_i_4/O
                         net (fo=6, routed)           0.880     4.439    fruits_unit/f3/y_pos_reg[8]_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.326     4.765 f  fruits_unit/f3/x_pos[8]_i_2/O
                         net (fo=8, routed)           0.624     5.390    fruits_unit/f3/x_pos[8]_i_2_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.514 r  fruits_unit/f3/x_pos[8]_i_1/O
                         net (fo=9, routed)           0.930     6.444    fruits_unit/f3/x_pos
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205     7.224    fruits_unit/f3/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.077    -0.316    fruits_unit/f4/lfsr_inst/Q[0]
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.232    -0.534    
                         clock uncertainty            0.077    -0.457    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.075    -0.382    fruits_unit/f4/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.330    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.219    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.047    -0.397    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.294    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.216    -0.518    
                         clock uncertainty            0.077    -0.441    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.076    -0.365    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.133%)  route 0.129ns (47.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y38          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.268    fruits_unit/f1/lfsr[8]
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.195    -0.499    
                         clock uncertainty            0.077    -0.422    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.070    -0.352    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.313    fruits_unit/f2/lfsr_inst/Q[1]
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.830    -0.339    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/C
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.070    -0.406    fruits_unit/f2/lfsr_inst/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.770%)  route 0.131ns (48.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.590    -0.539    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y37          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.267    fruits_unit/f1/lfsr[6]
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.862    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.077    -0.424    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.063    -0.361    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.315    fruits_unit/f2/lfsr_inst_n_1
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.063    -0.412    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fruits_unit/f1/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/score_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.235ns (42.679%)  route 0.316ns (57.321%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.594    -0.535    fruits_unit/f1/clk_100mhz
    SLICE_X4Y49          FDCE                                         r  fruits_unit/f1/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  fruits_unit/f1/score_reg[3]/Q
                         net (fo=6, routed)           0.159    -0.235    fruits_unit/f1/score_reg[9]_0[3]
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.045    -0.190 r  fruits_unit/f1/score[9]_i_3__2/O
                         net (fo=4, routed)           0.157    -0.034    fruits_unit/f1/score[9]_i_3__2_n_0
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.049     0.015 r  fruits_unit/f1/score[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.015    fruits_unit/f1/p_0_in__2[7]
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.863    -0.306    fruits_unit/f1/clk_100mhz
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/C
                         clock pessimism              0.039    -0.266    
                         clock uncertainty            0.077    -0.189    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.107    -0.082    fruits_unit/f1/score_reg[7]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.403 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.335    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.077    -0.490    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.053    -0.437    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X12Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  fruits_unit/f3/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.083    -0.318    fruits_unit/f3/x_pos_reg_n_0_[5]
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.834    -0.335    fruits_unit/f3/clk_100mhz
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.055    -0.420    fruits_unit/f3/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.534ns (29.702%)  route 5.997ns (70.298%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.795     5.019    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.143 r  fruits_unit/sel_i_10__0/O
                         net (fo=1, routed)           0.927     6.070    fruits_unit/apple_col[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 2.782ns (30.447%)  route 6.355ns (69.553%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.661     5.761    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.885 f  fruits_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.666     6.551    vga_timing_unit/rgb_reg_reg[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.675 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.675    vga_timing_unit_n_71
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.215     7.193    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.029     7.222    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.782ns (30.586%)  route 6.314ns (69.414%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.032    vga_timing_unit/rgb_reg_reg[11]_1
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.156 f  vga_timing_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.680     5.836    fruits_unit/rgb_reg_reg[9]
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  fruits_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.550     6.510    vga_timing_unit/rgb_reg_reg[9]
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.634 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.634    vga_timing_unit_n_66
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.215     7.193    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.031     7.224    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.782ns (30.588%)  route 6.313ns (69.412%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.635     5.735    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.859 f  fruits_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.650     6.509    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.633 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.633    vga_timing_unit_n_70
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.215     7.194    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031     7.225    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.782ns (30.813%)  route 6.247ns (69.187%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.952     5.175    fruits_unit/h_pos_reg[9]
    SLICE_X12Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.299 f  fruits_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.594     5.893    fruits_unit/rgb_reg[8]_i_10_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.017 f  fruits_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           0.425     6.443    vga_timing_unit/rgb_reg_reg[8]_1
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.567 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.567    vga_timing_unit_n_67
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    clk_100mhz
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.215     7.127    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.077     7.204    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.534ns (30.057%)  route 5.897ns (69.943%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.033    fruits_unit/h_pos_reg[9]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.157 r  fruits_unit/sel_i_9__0/O
                         net (fo=1, routed)           0.812     5.969    fruits_unit/apple_col[3]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 2.782ns (30.990%)  route 6.195ns (69.010%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.729     5.830    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.954 f  fruits_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.437     6.391    vga_timing_unit/rgb_reg_reg[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.515 r  vga_timing_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.515    vga_timing_unit_n_72
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.444     7.931    clk_100mhz
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.215     7.126    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.032     7.158    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 2.534ns (30.100%)  route 5.885ns (69.900%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.797     5.020    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.144 r  fruits_unit/sel_i_4__0/O
                         net (fo=1, routed)           0.812     5.957    fruits_unit/apple_row[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 2.534ns (30.106%)  route 5.883ns (69.894%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.792     5.016    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.140 r  fruits_unit/sel_i_11__0/O
                         net (fo=1, routed)           0.815     5.955    fruits_unit/apple_col[1]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.782ns (31.002%)  route 6.192ns (68.998%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 f  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 r  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 f  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 f  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.530     4.753    fruits_unit/h_pos_reg[9]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  fruits_unit/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.679     5.556    fruits_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.680 f  fruits_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.708     6.388    vga_timing_unit/rgb_reg_reg[6]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.512 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.512    vga_timing_unit_n_69
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.215     7.194    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031     7.225    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.207ns (28.946%)  route 0.508ns (71.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=56, routed)          0.242    -0.159    vga_timing_unit/h_pos_reg[9]_0[2]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.043    -0.116 r  vga_timing_unit/resume_col_reg[2]_i_1/O
                         net (fo=3, routed)           0.266     0.150    life_unit/heart_rom_unit/D[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)        -0.003    -0.036    life_unit/heart_rom_unit/col_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.231ns (22.994%)  route 0.774ns (77.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.362    -0.035    fruits_unit/f3/Q[5]
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.010 r  fruits_unit/f3/sel__0_i_24/O
                         net (fo=1, routed)           0.261     0.271    vga_timing_unit/sel__0_8
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.045     0.316 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.150     0.466    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.193    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.186%)  route 0.730ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=58, routed)          0.730     0.335    life_unit/heart_rom_unit/Q[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.060     0.027    life_unit/heart_rom_unit/row_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.254ns (24.419%)  route 0.786ns (75.581%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.246    -0.126    vga_timing_unit/Q[9]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045    -0.081 f  vga_timing_unit/sel__0_i_16__0/O
                         net (fo=16, routed)          0.390     0.309    vga_timing_unit/h_pos_reg[9]_2
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.150     0.504    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.193    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.763%)  route 0.753ns (84.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.753     0.358    life_unit/heart_rom_unit/Q[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.053     0.020    life_unit/heart_rom_unit/row_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.164ns (18.212%)  route 0.736ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.736     0.364    life_unit/heart_rom_unit/Q[0]
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.058     0.025    life_unit/heart_rom_unit/row_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.208ns (20.515%)  route 0.806ns (79.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.601     0.228    vga_timing_unit/Q[0]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.044     0.272 r  vga_timing_unit/sel__0_i_8/O
                         net (fo=1, routed)           0.205     0.478    score_unit/ADDRARDADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     0.131    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.316%)  route 0.777ns (80.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          0.415    -0.009    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.045     0.036 r  vga_timing_unit/resume_col_reg[3]_i_1/O
                         net (fo=3, routed)           0.362     0.398    life_unit/heart_rom_unit/D[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.063     0.030    life_unit/heart_rom_unit/col_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.254ns (24.169%)  route 0.797ns (75.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.288    -0.084    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045    -0.039 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=10, routed)          0.508     0.470    player_unit/player_pos_x_reg[0]_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.515 r  player_unit/player_pos_x[9]_i_2/O
                         net (fo=1, routed)           0.000     0.515    player_unit/player_pos_x_next[9]
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.865    -0.304    player_unit/clk_100mhz
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.215    -0.001    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.091     0.090    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.107%)  route 0.969ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.636     0.241    vga_timing_unit/Q[3]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  vga_timing_unit/sel__0_i_5/O
                         net (fo=1, routed)           0.333     0.618    score_unit/ADDRARDADDR[7]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.193    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.608ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.424ns (26.869%)  route 3.876ns (73.131%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 f  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 f  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 f  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.980     2.575    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.332     2.907 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.907    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.515    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 34.608    

Slack (MET) :             35.085ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.424ns (29.236%)  route 3.447ns (70.764%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.551     2.146    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT2 (Prop_lut2_I1_O)        0.332     2.478 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.079    37.563    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 35.085    

Slack (MET) :             35.252ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.424ns (30.264%)  route 3.281ns (69.736%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.385     1.980    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.332     2.312 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.312    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.081    37.565    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.252    

Slack (MET) :             35.948ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.064ns (26.869%)  route 2.896ns (73.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     1.567 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.567    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.515    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 35.948    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.895%)  route 3.022ns (81.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          1.149     1.330    vga_timing_unit/v_pos
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.427    37.569    
                         clock uncertainty           -0.098    37.471    
    SLICE_X2Y50          FDCE (Setup_fdce_C_CE)      -0.169    37.302    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.382ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.056ns (29.658%)  route 2.505ns (70.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.014    -0.926    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.124    -0.802 r  vga_timing_unit/h_pos[7]_i_2/O
                         net (fo=4, routed)           0.835     0.033    vga_timing_unit/h_pos[7]_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.150     0.183 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.656     0.839    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     1.165 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.165    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.077    37.547    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.547    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 36.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.776%)  route 0.160ns (46.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.160    -0.237    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X5Y54          LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    vga_timing_unit/h_pos[6]
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.098    -0.427    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.091    -0.336    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=30, routed)          0.188    -0.185    vga_timing_unit/Q[8]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.098    -0.438    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.120    -0.318    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.472%)  route 0.214ns (53.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.214    -0.181    vga_timing_unit/Q[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.136 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.215    -0.520    
                         clock uncertainty            0.098    -0.422    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092    -0.330    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.256%)  route 0.221ns (54.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          0.221    -0.174    vga_timing_unit/Q[7]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.042    -0.132 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.098    -0.438    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.105    -0.333    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.842%)  route 0.281ns (60.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.281    -0.116    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.045    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.194    -0.499    
                         clock uncertainty            0.098    -0.401    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121    -0.280    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.078%)  route 0.226ns (51.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.226    -0.147    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.102 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    vga_timing_unit/h_pos[5]
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.194    -0.501    
                         clock uncertainty            0.098    -0.403    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.091    -0.312    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.283    -0.114    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.069 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.194    -0.499    
                         clock uncertainty            0.098    -0.401    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120    -0.281    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=53, routed)          0.228    -0.174    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga_timing_unit/h_pos[3]
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.098    -0.467    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.120    -0.347    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.596%)  route 0.221ns (51.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.221    -0.151    vga_timing_unit/Q[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.218    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.333    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.234    -0.161    vga_timing_unit/Q[1]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.045    -0.116 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.098    -0.438    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.346    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.437ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 2.421ns (25.618%)  route 7.029ns (74.382%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 f  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.871     5.920    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  vga_timing_unit/sel__0_i_23/O
                         net (fo=1, routed)           0.436     6.480    vga_timing_unit/sel__0_i_23_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124     6.604 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.451     7.055    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.443ns  (logic 2.421ns (25.638%)  route 7.022ns (74.362%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.662     5.711    vga_timing_unit/sel__0_6
    SLICE_X9Y51          LUT6 (Prop_lut6_I1_O)        0.124     5.835 f  vga_timing_unit/sel__0_i_19/O
                         net (fo=1, routed)           0.655     6.490    vga_timing_unit/sel__0_i_19_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I2_O)        0.124     6.614 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.434     7.048    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.130ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.421ns (25.694%)  route 7.002ns (74.306%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.759     4.967    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.091 r  fruits_unit/f3/sel__0_i_33/O
                         net (fo=1, routed)           0.573     5.664    fruits_unit/f3/sel__0_i_33_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.788 f  fruits_unit/f3/sel__0_i_14__0/O
                         net (fo=1, routed)           0.682     6.470    vga_timing_unit/sel__0_11
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.124     6.594 r  vga_timing_unit/sel__0_i_1/O
                         net (fo=1, routed)           0.434     7.028    score_unit/ADDRARDADDR[11]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.130    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 fruits_unit/f3/score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 2.297ns (25.718%)  route 6.634ns (74.282%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.624    -2.395    fruits_unit/f3/clk_100mhz
    SLICE_X6Y51          FDCE                                         r  fruits_unit/f3/score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518    -1.877 r  fruits_unit/f3/score_reg[5]/Q
                         net (fo=5, routed)           0.935    -0.942    fruits_unit/f3/score_reg[5]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    -0.818 f  fruits_unit/f3/score__2_carry__0_i_10/O
                         net (fo=2, routed)           0.316    -0.502    fruits_unit/f3/score__2_carry__0_i_10_n_0
    SLICE_X5Y51          LUT5 (Prop_lut5_I3_O)        0.124    -0.378 r  fruits_unit/f3/score__2_carry__0_i_2/O
                         net (fo=2, routed)           0.641     0.263    fruits_unit/f3_n_70
    SLICE_X7Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     0.661 r  fruits_unit/score__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.661    fruits_unit/score__2_carry__0_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.995 r  fruits_unit/score__2_carry__1/O[1]
                         net (fo=10, routed)          0.869     1.865    fruits_unit/f3/score[7]
    SLICE_X1Y52          LUT5 (Prop_lut5_I1_O)        0.303     2.168 r  fruits_unit/f3/sel__0_i_64/O
                         net (fo=2, routed)           0.764     2.932    fruits_unit/f3/sel__0_i_64_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I5_O)        0.124     3.056 r  fruits_unit/f3/sel__0_i_46/O
                         net (fo=12, routed)          1.029     4.085    fruits_unit/f3/sel__0_i_46_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124     4.209 r  fruits_unit/f3/sel__0_i_43/O
                         net (fo=9, routed)           0.716     4.925    fruits_unit/f3/sel__0_i_43_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I1_O)        0.124     5.049 r  fruits_unit/f3/sel__0_i_27/O
                         net (fo=5, routed)           0.626     5.675    vga_timing_unit/sel__0_6
    SLICE_X8Y53          LUT6 (Prop_lut6_I3_O)        0.124     5.799 r  vga_timing_unit/sel__0_i_4/O
                         net (fo=1, routed)           0.738     6.536    score_unit/ADDRARDADDR[8]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.482     7.969    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism             -0.427     7.542    
                         clock uncertainty           -0.077     7.464    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.898    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[0]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[2]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 2.539ns (29.096%)  route 6.187ns (70.904%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I4_O)        0.326     3.566 f  collision_detector/y_pos[8]_i_7/O
                         net (fo=2, routed)           0.276     3.841    collision_detector/y_pos[8]_i_7_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.119     3.960 f  collision_detector/y_pos[8]_i_4__0/O
                         net (fo=6, routed)           0.643     4.604    collision_detector/player_pos_x_reg[9]_1
    SLICE_X13Y44         LUT2 (Prop_lut2_I0_O)        0.332     4.936 f  collision_detector/x_pos[8]_i_2__0/O
                         net (fo=8, routed)           0.594     5.529    collision_detector/first_run_reg
    SLICE_X13Y43         LUT2 (Prop_lut2_I1_O)        0.118     5.647 r  collision_detector/x_pos[8]_i_1__0/O
                         net (fo=9, routed)           0.697     6.344    fruits_unit/f2/E[0]
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[8]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X12Y35         FDCE (Setup_fdce_C_CE)      -0.371     7.058    fruits_unit/f2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          7.058    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 player_unit/player_pos_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 2.414ns (27.349%)  route 6.413ns (72.651%))
  Logic Levels:           8  (CARRY4=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.636    -2.383    player_unit/clk_100mhz
    SLICE_X1Y39          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.456    -1.927 f  player_unit/player_pos_x_reg[5]/Q
                         net (fo=26, routed)          0.742    -1.185    player_unit/player_pos_x_reg[9]_0[5]
    SLICE_X0Y39          LUT2 (Prop_lut2_I1_O)        0.124    -1.061 r  player_unit/player_on4_carry__0_i_5/O
                         net (fo=12, routed)          0.846    -0.215    player_unit/player_on4_carry__0_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124    -0.091 f  player_unit/player_on4_carry__0_i_7/O
                         net (fo=10, routed)          0.643     0.553    player_unit/player_pos_x_reg[9]_1
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.124     0.677 r  player_unit/d_bit_return2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.677    collision_detector/x_pos[8]_i_2__1_0[0]
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.135 f  collision_detector/d_bit_return2_carry__0/CO[1]
                         net (fo=3, routed)           0.970     2.105    collision_detector/CO[0]
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.358     2.463 f  collision_detector/y_pos[8]_i_6/O
                         net (fo=2, routed)           0.777     3.240    collision_detector/y_pos[8]_i_6_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.320     3.560 f  collision_detector/y_pos[8]_i_4/O
                         net (fo=6, routed)           0.880     4.439    fruits_unit/f3/y_pos_reg[8]_0
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.326     4.765 f  fruits_unit/f3/x_pos[8]_i_2/O
                         net (fo=8, routed)           0.624     5.390    fruits_unit/f3/x_pos[8]_i_2_n_0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.514 r  fruits_unit/f3/x_pos[8]_i_1/O
                         net (fo=9, routed)           0.930     6.444    fruits_unit/f3/x_pos
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X13Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
                         clock pessimism             -0.425     7.506    
                         clock uncertainty           -0.077     7.429    
    SLICE_X13Y36         FDCE (Setup_fdce_C_CE)      -0.205     7.224    fruits_unit/f3/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDSE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.077    -0.316    fruits_unit/f4/lfsr_inst/Q[0]
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.232    -0.534    
                         clock uncertainty            0.077    -0.457    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.075    -0.382    fruits_unit/f4/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/lfsr_inst/clk_100mhz
    SLICE_X0Y45          FDRE                                         r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  fruits_unit/f4/lfsr_inst/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.330    fruits_unit/f4/lfsr_inst_n_6
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
                         clock pessimism             -0.219    -0.521    
                         clock uncertainty            0.077    -0.444    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.047    -0.397    fruits_unit/f4/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.595    -0.534    fruits_unit/f4/clk_100mhz
    SLICE_X1Y45          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.294    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.866    -0.303    fruits_unit/f4/clk_100mhz
    SLICE_X2Y45          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.216    -0.518    
                         clock uncertainty            0.077    -0.441    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.076    -0.365    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.133%)  route 0.129ns (47.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.591    -0.538    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y38          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  fruits_unit/f1/lfsr_inst/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.268    fruits_unit/f1/lfsr[8]
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y38          FDCE                                         r  fruits_unit/f1/x_pos_reg[8]/C
                         clock pessimism             -0.195    -0.499    
                         clock uncertainty            0.077    -0.422    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.070    -0.352    fruits_unit/f1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.114    -0.313    fruits_unit/f2/lfsr_inst/Q[1]
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.830    -0.339    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X13Y34         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[2]/C
                         clock pessimism             -0.215    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.070    -0.406    fruits_unit/f2/lfsr_inst/lfsr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.770%)  route 0.131ns (48.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.590    -0.539    fruits_unit/f1/lfsr_inst/clk_100mhz
    SLICE_X4Y37          FDRE                                         r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  fruits_unit/f1/lfsr_inst/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.267    fruits_unit/f1/lfsr[6]
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.862    -0.307    fruits_unit/f1/clk_100mhz
    SLICE_X2Y37          FDCE                                         r  fruits_unit/f1/x_pos_reg[6]/C
                         clock pessimism             -0.195    -0.501    
                         clock uncertainty            0.077    -0.424    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.063    -0.361    fruits_unit/f1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f2/lfsr_inst/clk_100mhz
    SLICE_X15Y35         FDRE                                         r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  fruits_unit/f2/lfsr_inst/lfsr_reg[7]/Q
                         net (fo=2, routed)           0.111    -0.315    fruits_unit/f2/lfsr_inst_n_1
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X12Y35         FDCE                                         r  fruits_unit/f2/x_pos_reg[7]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.063    -0.412    fruits_unit/f2/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fruits_unit/f1/score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/score_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.235ns (42.679%)  route 0.316ns (57.321%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.594    -0.535    fruits_unit/f1/clk_100mhz
    SLICE_X4Y49          FDCE                                         r  fruits_unit/f1/score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  fruits_unit/f1/score_reg[3]/Q
                         net (fo=6, routed)           0.159    -0.235    fruits_unit/f1/score_reg[9]_0[3]
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.045    -0.190 r  fruits_unit/f1/score[9]_i_3__2/O
                         net (fo=4, routed)           0.157    -0.034    fruits_unit/f1/score[9]_i_3__2_n_0
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.049     0.015 r  fruits_unit/f1/score[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.015    fruits_unit/f1/p_0_in__2[7]
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.863    -0.306    fruits_unit/f1/clk_100mhz
    SLICE_X5Y50          FDCE                                         r  fruits_unit/f1/score_reg[7]/C
                         clock pessimism              0.039    -0.266    
                         clock uncertainty            0.077    -0.189    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.107    -0.082    fruits_unit/f1/score_reg[7]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.562    -0.567    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDSE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDSE (Prop_fdse_C_Q)         0.164    -0.403 r  fruits_unit/f3/lfsr_inst/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.068    -0.335    fruits_unit/f3/lfsr_inst/Q[0]
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/lfsr_inst/clk_100mhz
    SLICE_X14Y35         FDRE                                         r  fruits_unit/f3/lfsr_inst/lfsr_reg[1]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.077    -0.490    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.053    -0.437    fruits_unit/f3/lfsr_inst/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    fruits_unit/f3/clk_100mhz
    SLICE_X12Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  fruits_unit/f3/x_pos_reg[5]/Q
                         net (fo=1, routed)           0.083    -0.318    fruits_unit/f3/x_pos_reg_n_0_[5]
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.834    -0.335    fruits_unit/f3/clk_100mhz
    SLICE_X13Y38         FDCE                                         r  fruits_unit/f3/x_reg[5]/C
                         clock pessimism             -0.218    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X13Y38         FDCE (Hold_fdce_C_D)         0.055    -0.420    fruits_unit/f3/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.534ns (29.702%)  route 5.997ns (70.298%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.795     5.019    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.143 r  fruits_unit/sel_i_10__0/O
                         net (fo=1, routed)           0.927     6.070    fruits_unit/apple_col[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 2.782ns (30.447%)  route 6.355ns (69.553%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.661     5.761    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.885 f  fruits_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.666     6.551    vga_timing_unit/rgb_reg_reg[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.675 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.675    vga_timing_unit_n_71
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.218     7.190    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.029     7.219    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.782ns (30.586%)  route 6.314ns (69.414%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.032    vga_timing_unit/rgb_reg_reg[11]_1
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.156 f  vga_timing_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.680     5.836    fruits_unit/rgb_reg_reg[9]
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  fruits_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.550     6.510    vga_timing_unit/rgb_reg_reg[9]
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.634 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.634    vga_timing_unit_n_66
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.218     7.190    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.031     7.221    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.221    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.782ns (30.588%)  route 6.313ns (69.412%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.635     5.735    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.859 f  fruits_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.650     6.509    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.633 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.633    vga_timing_unit_n_70
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.218     7.191    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031     7.222    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.782ns (30.813%)  route 6.247ns (69.187%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.952     5.175    fruits_unit/h_pos_reg[9]
    SLICE_X12Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.299 f  fruits_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.594     5.893    fruits_unit/rgb_reg[8]_i_10_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.017 f  fruits_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           0.425     6.443    vga_timing_unit/rgb_reg_reg[8]_1
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.567 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.567    vga_timing_unit_n_67
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    clk_100mhz
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.218     7.124    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.077     7.201    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.201    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.534ns (30.057%)  route 5.897ns (69.943%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.033    fruits_unit/h_pos_reg[9]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.157 r  fruits_unit/sel_i_9__0/O
                         net (fo=1, routed)           0.812     5.969    fruits_unit/apple_col[3]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 2.782ns (30.990%)  route 6.195ns (69.010%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.729     5.830    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.954 f  fruits_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.437     6.391    vga_timing_unit/rgb_reg_reg[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.515 r  vga_timing_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.515    vga_timing_unit_n_72
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.444     7.931    clk_100mhz
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.218     7.123    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.032     7.155    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 2.534ns (30.100%)  route 5.885ns (69.900%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.797     5.020    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.144 r  fruits_unit/sel_i_4__0/O
                         net (fo=1, routed)           0.812     5.957    fruits_unit/apple_row[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 2.534ns (30.106%)  route 5.883ns (69.894%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.792     5.016    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.140 r  fruits_unit/sel_i_11__0/O
                         net (fo=1, routed)           0.815     5.955    fruits_unit/apple_col[1]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.218     7.171    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.605    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.782ns (31.002%)  route 6.192ns (68.998%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 f  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 r  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 f  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 f  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.530     4.753    fruits_unit/h_pos_reg[9]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  fruits_unit/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.679     5.556    fruits_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.680 f  fruits_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.708     6.388    vga_timing_unit/rgb_reg_reg[6]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.512 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.512    vga_timing_unit_n_69
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.218     7.191    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031     7.222    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.207ns (28.946%)  route 0.508ns (71.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=56, routed)          0.242    -0.159    vga_timing_unit/h_pos_reg[9]_0[2]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.043    -0.116 r  vga_timing_unit/resume_col_reg[2]_i_1/O
                         net (fo=3, routed)           0.266     0.150    life_unit/heart_rom_unit/D[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)        -0.003    -0.032    life_unit/heart_rom_unit/col_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.231ns (22.994%)  route 0.774ns (77.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.362    -0.035    fruits_unit/f3/Q[5]
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.010 r  fruits_unit/f3/sel__0_i_24/O
                         net (fo=1, routed)           0.261     0.271    vga_timing_unit/sel__0_8
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.045     0.316 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.150     0.466    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.196    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.186%)  route 0.730ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=58, routed)          0.730     0.335    life_unit/heart_rom_unit/Q[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.060     0.031    life_unit/heart_rom_unit/row_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.254ns (24.419%)  route 0.786ns (75.581%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.246    -0.126    vga_timing_unit/Q[9]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045    -0.081 f  vga_timing_unit/sel__0_i_16__0/O
                         net (fo=16, routed)          0.390     0.309    vga_timing_unit/h_pos_reg[9]_2
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.150     0.504    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.196    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.763%)  route 0.753ns (84.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.753     0.358    life_unit/heart_rom_unit/Q[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.053     0.024    life_unit/heart_rom_unit/row_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.164ns (18.212%)  route 0.736ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.736     0.364    life_unit/heart_rom_unit/Q[0]
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.058     0.029    life_unit/heart_rom_unit/row_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.208ns (20.515%)  route 0.806ns (79.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.601     0.228    vga_timing_unit/Q[0]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.044     0.272 r  vga_timing_unit/sel__0_i_8/O
                         net (fo=1, routed)           0.205     0.478    score_unit/ADDRARDADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     0.134    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.316%)  route 0.777ns (80.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          0.415    -0.009    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.045     0.036 r  vga_timing_unit/resume_col_reg[3]_i_1/O
                         net (fo=3, routed)           0.362     0.398    life_unit/heart_rom_unit/D[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.063     0.034    life_unit/heart_rom_unit/col_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.254ns (24.169%)  route 0.797ns (75.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.288    -0.084    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045    -0.039 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=10, routed)          0.508     0.470    player_unit/player_pos_x_reg[0]_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.515 r  player_unit/player_pos_x[9]_i_2/O
                         net (fo=1, routed)           0.000     0.515    player_unit/player_pos_x_next[9]
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.865    -0.304    player_unit/clk_100mhz
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.218     0.002    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.091     0.093    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.107%)  route 0.969ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.636     0.241    vga_timing_unit/Q[3]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  vga_timing_unit/sel__0_i_5/O
                         net (fo=1, routed)           0.333     0.618    score_unit/ADDRARDADDR[7]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.196    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.534ns (29.702%)  route 5.997ns (70.298%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.795     5.019    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.143 r  fruits_unit/sel_i_10__0/O
                         net (fo=1, routed)           0.927     6.070    fruits_unit/apple_col[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 2.782ns (30.447%)  route 6.355ns (69.553%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.661     5.761    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.885 f  fruits_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.666     6.551    vga_timing_unit/rgb_reg_reg[2]
    SLICE_X7Y34          LUT6 (Prop_lut6_I1_O)        0.124     6.675 r  vga_timing_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.675    vga_timing_unit_n_71
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.215     7.193    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.029     7.222    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 2.782ns (30.586%)  route 6.314ns (69.414%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 7.998 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.032    vga_timing_unit/rgb_reg_reg[11]_1
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.156 f  vga_timing_unit/rgb_reg[11]_i_3/O
                         net (fo=2, routed)           0.680     5.836    fruits_unit/rgb_reg_reg[9]
    SLICE_X11Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  fruits_unit/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.550     6.510    vga_timing_unit/rgb_reg_reg[9]
    SLICE_X7Y34          LUT6 (Prop_lut6_I0_O)        0.124     6.634 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.634    vga_timing_unit_n_66
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.511     7.998    clk_100mhz
    SLICE_X7Y34          FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.590     7.408    
                         clock uncertainty           -0.215     7.193    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)        0.031     7.224    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.782ns (30.588%)  route 6.313ns (69.412%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.635     5.735    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.859 f  fruits_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.650     6.509    vga_timing_unit/rgb_reg_reg[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.633 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.633    vga_timing_unit_n_70
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y35          FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.215     7.194    
    SLICE_X5Y35          FDCE (Setup_fdce_C_D)        0.031     7.225    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.782ns (30.813%)  route 6.247ns (69.187%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.952     5.175    fruits_unit/h_pos_reg[9]
    SLICE_X12Y36         LUT4 (Prop_lut4_I3_O)        0.124     5.299 f  fruits_unit/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.594     5.893    fruits_unit/rgb_reg[8]_i_10_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.017 f  fruits_unit/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           0.425     6.443    vga_timing_unit/rgb_reg_reg[8]_1
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.567 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.567    vga_timing_unit_n_67
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    clk_100mhz
    SLICE_X12Y36         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.215     7.127    
    SLICE_X12Y36         FDCE (Setup_fdce_C_D)        0.077     7.204    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 2.534ns (30.057%)  route 5.897ns (69.943%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.809     5.033    fruits_unit/h_pos_reg[9]
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     5.157 r  fruits_unit/sel_i_9__0/O
                         net (fo=1, routed)           0.812     5.969    fruits_unit/apple_col[3]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 2.782ns (30.990%)  route 6.195ns (69.010%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.753     4.976    fruits_unit/h_pos_reg[9]
    SLICE_X9Y40          LUT5 (Prop_lut5_I0_O)        0.124     5.100 r  fruits_unit/rgb_reg[7]_i_6/O
                         net (fo=4, routed)           0.729     5.830    fruits_unit/rgb_reg[7]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.954 f  fruits_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.437     6.391    vga_timing_unit/rgb_reg_reg[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.515 r  vga_timing_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.515    vga_timing_unit_n_72
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.444     7.931    clk_100mhz
    SLICE_X11Y33         FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.215     7.126    
    SLICE_X11Y33         FDCE (Setup_fdce_C_D)        0.032     7.158    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 2.534ns (30.100%)  route 5.885ns (69.900%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.797     5.020    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.144 r  fruits_unit/sel_i_4__0/O
                         net (fo=1, routed)           0.812     5.957    fruits_unit/apple_row[2]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 2.534ns (30.106%)  route 5.883ns (69.894%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 r  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 r  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 r  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.792     5.016    fruits_unit/h_pos_reg[9]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.124     5.140 r  fruits_unit/sel_i_11__0/O
                         net (fo=1, routed)           0.815     5.955    fruits_unit/apple_col[1]
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.493     7.979    fruits_unit/clk_100mhz
    RAMB36_X0Y8          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.390    
                         clock uncertainty           -0.215     7.174    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.608    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.608    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.782ns (31.002%)  route 6.192ns (68.998%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.557    -2.462    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.456    -2.006 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          1.660    -0.346    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[0]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.222 r  fruits_unit/f1/i__carry_i_7__9/O
                         net (fo=1, routed)           0.000    -0.222    fruits_unit/f1_n_64
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.328 r  fruits_unit/p_1_out_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.328    fruits_unit/p_1_out_inferred__5/i__carry_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.442 r  fruits_unit/p_1_out_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.442    fruits_unit/p_1_out_inferred__5/i__carry__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.599 f  fruits_unit/p_1_out_inferred__5/i__carry__1/CO[1]
                         net (fo=15, routed)          1.338     1.937    fruits_unit/p_1_out_inferred__5/i__carry__1_n_2
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.357     2.294 r  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.501     2.795    fruits_unit/sel__1_i_14_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.326     3.121 f  fruits_unit/sel__0_i_13__0/O
                         net (fo=19, routed)          0.777     3.897    fruits_unit/sel__0_i_13__0_n_0
    SLICE_X9Y41          LUT5 (Prop_lut5_I0_O)        0.326     4.223 f  fruits_unit/sel_i_13__0/O
                         net (fo=20, routed)          0.530     4.753    fruits_unit/h_pos_reg[9]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  fruits_unit/rgb_reg[10]_i_4/O
                         net (fo=4, routed)           0.679     5.556    fruits_unit/rgb_reg[10]_i_4_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.680 f  fruits_unit/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.708     6.388    vga_timing_unit/rgb_reg_reg[6]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     6.512 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.512    vga_timing_unit_n_69
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.512     7.999    clk_100mhz
    SLICE_X5Y36          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism             -0.590     7.409    
                         clock uncertainty           -0.215     7.194    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031     7.225    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  0.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.207ns (28.946%)  route 0.508ns (71.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=56, routed)          0.242    -0.159    vga_timing_unit/h_pos_reg[9]_0[2]
    SLICE_X10Y54         LUT3 (Prop_lut3_I0_O)        0.043    -0.116 r  vga_timing_unit/resume_col_reg[2]_i_1/O
                         net (fo=3, routed)           0.266     0.150    life_unit/heart_rom_unit/D[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)        -0.003    -0.036    life_unit/heart_rom_unit/col_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.231ns (22.994%)  route 0.774ns (77.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.362    -0.035    fruits_unit/f3/Q[5]
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.045     0.010 r  fruits_unit/f3/sel__0_i_24/O
                         net (fo=1, routed)           0.261     0.271    vga_timing_unit/sel__0_8
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.045     0.316 r  vga_timing_unit/sel__0_i_3/O
                         net (fo=1, routed)           0.150     0.466    score_unit/ADDRARDADDR[9]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.193    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.186%)  route 0.730ns (83.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=58, routed)          0.730     0.335    life_unit/heart_rom_unit/Q[2]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.060     0.027    life_unit/heart_rom_unit/row_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.254ns (24.419%)  route 0.786ns (75.581%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.246    -0.126    vga_timing_unit/Q[9]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045    -0.081 f  vga_timing_unit/sel__0_i_16__0/O
                         net (fo=16, routed)          0.390     0.309    vga_timing_unit/h_pos_reg[9]_2
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  vga_timing_unit/sel__0_i_2/O
                         net (fo=1, routed)           0.150     0.504    score_unit/ADDRARDADDR[10]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.193    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.763%)  route 0.753ns (84.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.753     0.358    life_unit/heart_rom_unit/Q[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.053     0.020    life_unit/heart_rom_unit/row_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/row_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.164ns (18.212%)  route 0.736ns (81.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.736     0.364    life_unit/heart_rom_unit/Q[0]
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X11Y56         FDRE                                         r  life_unit/heart_rom_unit/row_reg_reg[0]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.058     0.025    life_unit/heart_rom_unit/row_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.208ns (20.515%)  route 0.806ns (79.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.601     0.228    vga_timing_unit/Q[0]
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.044     0.272 r  vga_timing_unit/sel__0_i_8/O
                         net (fo=1, routed)           0.205     0.478    score_unit/ADDRARDADDR[4]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     0.131    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            life_unit/heart_rom_unit/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.186ns (19.316%)  route 0.777ns (80.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=63, routed)          0.415    -0.009    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.045     0.036 r  vga_timing_unit/resume_col_reg[3]_i_1/O
                         net (fo=3, routed)           0.362     0.398    life_unit/heart_rom_unit/D[3]
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/heart_rom_unit/clk_100mhz
    SLICE_X10Y56         FDRE                                         r  life_unit/heart_rom_unit/col_reg_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.063     0.030    life_unit/heart_rom_unit/col_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.254ns (24.169%)  route 0.797ns (75.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.288    -0.084    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045    -0.039 r  vga_timing_unit/player_pos_x[9]_i_5/O
                         net (fo=10, routed)          0.508     0.470    player_unit/player_pos_x_reg[0]_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.515 r  player_unit/player_pos_x[9]_i_2/O
                         net (fo=1, routed)           0.000     0.515    player_unit/player_pos_x_next[9]
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.865    -0.304    player_unit/clk_100mhz
    SLICE_X0Y41          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.215    -0.001    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.091     0.090    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            score_unit/sel__0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.107%)  route 0.969ns (83.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=55, routed)          0.636     0.241    vga_timing_unit/Q[3]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.286 r  vga_timing_unit/sel__0_i_5/O
                         net (fo=1, routed)           0.333     0.618    score_unit/ADDRARDADDR[7]
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.876    -0.292    score_unit/clk_100mhz
    RAMB18_X0Y20         RAMB18E1                                     r  score_unit/sel__0/CLKARDCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.215     0.010    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.193    score_unit/sel__0
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.608ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.424ns (26.869%)  route 3.876ns (73.131%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 f  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 f  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 f  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.980     2.575    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y53          LUT5 (Prop_lut5_I0_O)        0.332     2.907 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     2.907    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.515    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 34.608    

Slack (MET) :             35.085ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.424ns (29.236%)  route 3.447ns (70.764%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.551     2.146    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT2 (Prop_lut2_I1_O)        0.332     2.478 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.079    37.563    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 35.085    

Slack (MET) :             35.252ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.424ns (30.264%)  route 3.281ns (69.736%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.152     1.595 f  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=3, routed)           0.385     1.980    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.332     2.312 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.312    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X2Y53          FDCE (Setup_fdce_C_D)        0.081    37.565    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 35.252    

Slack (MET) :             35.948ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.064ns (26.869%)  route 2.896ns (73.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.626    -2.393    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456    -1.937 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          1.581    -0.356    vga_timing_unit/Q[7]
    SLICE_X5Y53          LUT3 (Prop_lut3_I1_O)        0.152    -0.204 r  vga_timing_unit/v_pos[2]_i_3/O
                         net (fo=1, routed)           0.648     0.444    vga_timing_unit/v_pos[2]_i_3_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.332     0.776 r  vga_timing_unit/v_pos[2]_i_2/O
                         net (fo=2, routed)           0.667     1.443    vga_timing_unit/v_pos[2]_i_2_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.124     1.567 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.567    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.413    37.582    
                         clock uncertainty           -0.098    37.484    
    SLICE_X3Y53          FDCE (Setup_fdce_C_D)        0.031    37.515    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 35.948    

Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.704ns (18.895%)  route 3.022ns (81.105%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          1.149     1.330    vga_timing_unit/v_pos
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.427    37.569    
                         clock uncertainty           -0.098    37.471    
    SLICE_X2Y50          FDCE (Setup_fdce_C_CE)      -0.169    37.302    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.302    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.362ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.344%)  route 2.594ns (78.656%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.407    -0.533    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.124    -0.409 r  vga_timing_unit/h_pos[9]_i_4/O
                         net (fo=3, routed)           0.466     0.057    vga_timing_unit/h_pos[9]_i_4_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I0_O)        0.124     0.181 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.722     0.902    vga_timing_unit/v_pos
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X3Y53          FDCE (Setup_fdce_C_CE)      -0.205    37.265    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 36.362    

Slack (MET) :             36.382ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.056ns (29.658%)  route 2.505ns (70.342%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.623    -2.396    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=58, routed)          1.014    -0.926    vga_timing_unit/h_pos_reg[9]_0[1]
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.124    -0.802 r  vga_timing_unit/h_pos[7]_i_2/O
                         net (fo=4, routed)           0.835     0.033    vga_timing_unit/h_pos[7]_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I3_O)        0.150     0.183 r  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.656     0.839    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.326     1.165 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.165    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.427    37.568    
                         clock uncertainty           -0.098    37.470    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.077    37.547    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.547    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 36.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.776%)  route 0.160ns (46.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=53, routed)          0.160    -0.237    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X5Y54          LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    vga_timing_unit/h_pos[6]
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.098    -0.427    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.091    -0.336    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=30, routed)          0.188    -0.185    vga_timing_unit/Q[8]
    SLICE_X2Y53          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.098    -0.438    
    SLICE_X2Y53          FDCE (Hold_fdce_C_D)         0.120    -0.318    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.472%)  route 0.214ns (53.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.214    -0.181    vga_timing_unit/Q[1]
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045    -0.136 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.215    -0.520    
                         clock uncertainty            0.098    -0.422    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092    -0.330    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.256%)  route 0.221ns (54.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=44, routed)          0.221    -0.174    vga_timing_unit/Q[7]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.042    -0.132 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.098    -0.438    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.105    -0.333    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.842%)  route 0.281ns (60.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.281    -0.116    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I4_O)        0.045    -0.071 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    vga_timing_unit/h_pos[9]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.194    -0.499    
                         clock uncertainty            0.098    -0.401    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.121    -0.280    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.078%)  route 0.226ns (51.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=43, routed)          0.226    -0.147    vga_timing_unit/h_pos_reg[9]_0[9]
    SLICE_X4Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.102 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    vga_timing_unit/h_pos[5]
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.194    -0.501    
                         clock uncertainty            0.098    -0.403    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.091    -0.312    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.672%)  route 0.283ns (60.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.591    -0.538    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=43, routed)          0.283    -0.114    vga_timing_unit/h_pos_reg[9]_0[6]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.045    -0.069 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    vga_timing_unit/h_pos[8]
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.194    -0.499    
                         clock uncertainty            0.098    -0.401    
    SLICE_X2Y54          FDCE (Hold_fdce_C_D)         0.120    -0.281    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.564    -0.565    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=53, routed)          0.228    -0.174    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.045    -0.129 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vga_timing_unit/h_pos[3]
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.098    -0.467    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.120    -0.347    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.596%)  route 0.221ns (51.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=55, routed)          0.221    -0.151    vga_timing_unit/Q[0]
    SLICE_X3Y53          LUT5 (Prop_lut5_I2_O)        0.045    -0.106 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.218    -0.523    
                         clock uncertainty            0.098    -0.425    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.333    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.264%)  route 0.234ns (55.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.593    -0.536    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.234    -0.161    vga_timing_unit/Q[1]
    SLICE_X3Y53          LUT4 (Prop_lut4_I1_O)        0.045    -0.116 r  vga_timing_unit/v_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[2]_i_1_n_0
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.098    -0.438    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.092    -0.346    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.580ns (10.900%)  route 4.741ns (89.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.814     2.925    fruits_unit/f3/AR[0]
    SLICE_X14Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X14Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.426    
                         clock uncertainty           -0.077     7.349    
    SLICE_X14Y36         FDCE (Recov_fdce_C_CLR)     -0.319     7.030    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[1]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.352    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.947    fruits_unit/f3/x_reg[1]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.352    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.947    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.470%)  route 4.477ns (88.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.550     2.661    fruits_unit/f2/AR[0]
    SLICE_X13Y43         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X13Y43         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/damage_processed_reg/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDCE                                         f  life_unit/damage_processed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDCE                                         r  life_unit/damage_processed_reg/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    life_unit/damage_processed_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[0]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.636    life_unit/life_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.636    life_unit/life_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[2]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.636    life_unit/life_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.332    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.332    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X3Y39          FDCE                                         f  fruits_unit/f1/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y39          FDCE                                         r  fruits_unit/f1/x_reg[7]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.357    fruits_unit/f1/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[4]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    fruits_unit/f3/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[8]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[8]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    fruits_unit/f3/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.503%)  route 0.801ns (76.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.660     0.481    fruits_unit/f3/AR[0]
    SLICE_X10Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X10Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[4]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    fruits_unit/f3/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.580ns (10.900%)  route 4.741ns (89.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.814     2.925    fruits_unit/f3/AR[0]
    SLICE_X14Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X14Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.426    
                         clock uncertainty           -0.077     7.349    
    SLICE_X14Y36         FDCE (Recov_fdce_C_CLR)     -0.319     7.030    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[1]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.352    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.947    fruits_unit/f3/x_reg[1]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.352    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.947    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.470%)  route 4.477ns (88.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.550     2.661    fruits_unit/f2/AR[0]
    SLICE_X13Y43         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X13Y43         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/damage_processed_reg/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDCE                                         f  life_unit/damage_processed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDCE                                         r  life_unit/damage_processed_reg/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    life_unit/damage_processed_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[0]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    life_unit/life_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    life_unit/life_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[2]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    life_unit/life_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.265    
                         clock uncertainty            0.077    -0.188    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.255    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism              0.039    -0.265    
                         clock uncertainty            0.077    -0.188    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.255    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X3Y39          FDCE                                         f  fruits_unit/f1/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y39          FDCE                                         r  fruits_unit/f1/x_reg[7]/C
                         clock pessimism              0.039    -0.265    
                         clock uncertainty            0.077    -0.188    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.280    fruits_unit/f1/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[4]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.077    -0.221    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    fruits_unit/f3/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[8]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[8]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.077    -0.221    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    fruits_unit/f3/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.503%)  route 0.801ns (76.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.660     0.481    fruits_unit/f3/AR[0]
    SLICE_X10Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X10Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[4]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.077    -0.221    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    fruits_unit/f3/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.580ns (10.900%)  route 4.741ns (89.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.814     2.925    fruits_unit/f3/AR[0]
    SLICE_X14Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X14Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.426    
                         clock uncertainty           -0.077     7.349    
    SLICE_X14Y36         FDCE (Recov_fdce_C_CLR)     -0.319     7.030    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[1]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.352    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.947    fruits_unit/f3/x_reg[1]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.352    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.947    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.351    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.032    fruits_unit/f3/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.470%)  route 4.477ns (88.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.550     2.661    fruits_unit/f2/AR[0]
    SLICE_X13Y43         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X13Y43         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.354    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.949    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          6.949    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/damage_processed_reg/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDCE                                         f  life_unit/damage_processed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDCE                                         r  life_unit/damage_processed_reg/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    life_unit/damage_processed_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[0]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    life_unit/life_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    life_unit/life_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[2]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.077    -0.488    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.559    life_unit/life_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.265    
                         clock uncertainty            0.077    -0.188    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.255    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism              0.039    -0.265    
                         clock uncertainty            0.077    -0.188    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.255    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X3Y39          FDCE                                         f  fruits_unit/f1/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y39          FDCE                                         r  fruits_unit/f1/x_reg[7]/C
                         clock pessimism              0.039    -0.265    
                         clock uncertainty            0.077    -0.188    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.280    fruits_unit/f1/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[4]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.077    -0.221    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    fruits_unit/f3/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[8]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[8]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.077    -0.221    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.313    fruits_unit/f3/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.503%)  route 0.801ns (76.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.660     0.481    fruits_unit/f3/AR[0]
    SLICE_X10Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X10Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[4]/C
                         clock pessimism              0.039    -0.298    
                         clock uncertainty            0.077    -0.221    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    fruits_unit/f3/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.580ns (10.900%)  route 4.741ns (89.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.814     2.925    fruits_unit/f3/AR[0]
    SLICE_X14Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.445     7.932    fruits_unit/f3/clk_100mhz
    SLICE_X14Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[0]/C
                         clock pessimism             -0.505     7.426    
                         clock uncertainty           -0.077     7.350    
    SLICE_X14Y36         FDCE (Recov_fdce_C_CLR)     -0.319     7.031    fruits_unit/f3/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[1]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.353    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.948    fruits_unit/f3/x_reg[1]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.580ns (11.198%)  route 4.600ns (88.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.673     2.784    fruits_unit/f3/AR[0]
    SLICE_X11Y38         FDCE                                         f  fruits_unit/f3/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.448     7.935    fruits_unit/f3/clk_100mhz
    SLICE_X11Y38         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.505     7.429    
                         clock uncertainty           -0.077     7.353    
    SLICE_X11Y38         FDCE (Recov_fdce_C_CLR)     -0.405     6.948    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.352    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    fruits_unit/f3/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.352    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    fruits_unit/f3/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[6]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.352    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    fruits_unit/f3/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.580ns (11.060%)  route 4.664ns (88.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.737     2.848    fruits_unit/f3/AR[0]
    SLICE_X14Y38         FDCE                                         f  fruits_unit/f3/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X14Y38         FDCE                                         r  fruits_unit/f3/x_pos_reg[7]/C
                         clock pessimism             -0.505     7.428    
                         clock uncertainty           -0.077     7.352    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319     7.033    fruits_unit/f3/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.580ns (11.470%)  route 4.477ns (88.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.550     2.661    fruits_unit/f2/AR[0]
    SLICE_X13Y43         FDCE                                         f  fruits_unit/f2/y_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X13Y43         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.355    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.950    fruits_unit/f2/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.355    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.950    fruits_unit/f2/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.580ns (11.474%)  route 4.475ns (88.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    -2.396    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    -1.940 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    -1.013    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    -0.889 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         3.548     2.659    fruits_unit/f2/AR[0]
    SLICE_X15Y43         FDCE                                         f  fruits_unit/f2/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.450     7.937    fruits_unit/f2/clk_100mhz
    SLICE_X15Y43         FDCE                                         r  fruits_unit/f2/x_pos_reg[4]/C
                         clock pessimism             -0.505     7.431    
                         clock uncertainty           -0.077     7.355    
    SLICE_X15Y43         FDCE (Recov_fdce_C_CLR)     -0.405     6.950    fruits_unit/f2/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -2.659    
  -------------------------------------------------------------------
                         slack                                  4.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/damage_processed_reg/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDCE                                         f  life_unit/damage_processed_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDCE                                         r  life_unit/damage_processed_reg/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    life_unit/damage_processed_reg
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[0]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.636    life_unit/life_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.636    life_unit/life_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            life_unit/life_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.246ns (40.023%)  route 0.369ns (59.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.228     0.049    life_unit/AR[0]
    SLICE_X8Y55          FDPE                                         f  life_unit/life_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.833    -0.335    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[2]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X8Y55          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.636    life_unit/life_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.332    fruits_unit/f1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X2Y39          FDCE                                         f  fruits_unit/f1/x_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X2Y39          FDCE                                         r  fruits_unit/f1/x_pos_reg[7]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X2Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.332    fruits_unit/f1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.246ns (24.159%)  route 0.772ns (75.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.453    fruits_unit/f1/AR[0]
    SLICE_X3Y39          FDCE                                         f  fruits_unit/f1/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.864    -0.305    fruits_unit/f1/clk_100mhz
    SLICE_X3Y39          FDCE                                         r  fruits_unit/f1/x_reg[7]/C
                         clock pessimism              0.039    -0.265    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.357    fruits_unit/f1/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[4]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    fruits_unit/f3/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[8]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.246ns (24.177%)  route 0.771ns (75.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.631     0.452    fruits_unit/f3/AR[0]
    SLICE_X9Y36          FDCE                                         f  fruits_unit/f3/x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X9Y36          FDCE                                         r  fruits_unit/f3/x_reg[8]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X9Y36          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    fruits_unit/f3/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.503%)  route 0.801ns (76.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.660     0.481    fruits_unit/f3/AR[0]
    SLICE_X10Y36         FDCE                                         f  fruits_unit/f3/x_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.831    -0.338    fruits_unit/f3/clk_100mhz
    SLICE_X10Y36         FDCE                                         r  fruits_unit/f3/x_pos_reg[4]/C
                         clock pessimism              0.039    -0.298    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.365    fruits_unit/f3/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.577%)  route 2.720ns (82.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.793    30.904    vga_timing_unit/AR[0]
    SLICE_X9Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.440    37.926    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y56          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -30.904    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.907%)  route 2.850ns (83.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.923    31.035    vga_timing_unit/AR[0]
    SLICE_X2Y50          FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.406    
                         clock uncertainty           -0.218    37.188    
    SLICE_X2Y50          FDCE (Recov_fdce_C_CLR)     -0.319    36.869    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                         -31.035    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.218    37.185    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.780    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.218    37.185    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.780    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.826%)  route 2.205ns (79.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.278    30.389    vga_timing_unit/AR[0]
    SLICE_X5Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.218    37.185    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.780    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -30.389    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.319    36.868    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.246%)  route 0.365ns (59.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.224     0.046    vga_timing_unit/AR[0]
    SLICE_X10Y54         FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.096    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.246ns (36.287%)  route 0.432ns (63.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.291     0.113    vga_timing_unit/AR[0]
    SLICE_X8Y53          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.096    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.024%)  route 0.499ns (66.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.358     0.180    vga_timing_unit/AR[0]
    SLICE_X5Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.001    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.246ns (32.757%)  route 0.505ns (67.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.364     0.186    vga_timing_unit/AR[0]
    SLICE_X7Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.001    
    SLICE_X7Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.246ns (27.504%)  route 0.648ns (72.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.508     0.329    vga_timing_unit/AR[0]
    SLICE_X3Y55          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X3Y54          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.577%)  route 2.720ns (82.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.793    30.904    vga_timing_unit/AR[0]
    SLICE_X9Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.440    37.926    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y56          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -30.904    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.907%)  route 2.850ns (83.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.923    31.035    vga_timing_unit/AR[0]
    SLICE_X2Y50          FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.406    
                         clock uncertainty           -0.218    37.188    
    SLICE_X2Y50          FDCE (Recov_fdce_C_CLR)     -0.319    36.869    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                         -31.035    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.218    37.185    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.780    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.218    37.185    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.780    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.826%)  route 2.205ns (79.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.278    30.389    vga_timing_unit/AR[0]
    SLICE_X5Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.218    37.185    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.780    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -30.389    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.782    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.218    37.187    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.319    36.868    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.246%)  route 0.365ns (59.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.224     0.046    vga_timing_unit/AR[0]
    SLICE_X10Y54         FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X10Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.096    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.246ns (36.287%)  route 0.432ns (63.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.291     0.113    vga_timing_unit/AR[0]
    SLICE_X8Y53          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.218    -0.029    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.096    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.024%)  route 0.499ns (66.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.358     0.180    vga_timing_unit/AR[0]
    SLICE_X5Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.001    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.246ns (32.757%)  route 0.505ns (67.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.364     0.186    vga_timing_unit/AR[0]
    SLICE_X7Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.218    -0.001    
    SLICE_X7Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.093    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.246ns (27.504%)  route 0.648ns (72.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.508     0.329    vga_timing_unit/AR[0]
    SLICE_X3Y55          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X3Y54          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.001    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.577%)  route 2.720ns (82.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.793    30.904    vga_timing_unit/AR[0]
    SLICE_X9Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.440    37.926    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y56          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -30.904    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.907%)  route 2.850ns (83.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.923    31.035    vga_timing_unit/AR[0]
    SLICE_X2Y50          FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.406    
                         clock uncertainty           -0.215    37.191    
    SLICE_X2Y50          FDCE (Recov_fdce_C_CLR)     -0.319    36.872    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                         -31.035    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.215    37.188    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.783    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.215    37.188    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.783    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.826%)  route 2.205ns (79.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.278    30.389    vga_timing_unit/AR[0]
    SLICE_X5Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.215    37.188    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.783    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -30.389    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.319    36.871    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.871    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.246%)  route 0.365ns (59.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.224     0.046    vga_timing_unit/AR[0]
    SLICE_X10Y54         FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.100    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.246ns (36.287%)  route 0.432ns (63.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.291     0.113    vga_timing_unit/AR[0]
    SLICE_X8Y53          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.100    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.024%)  route 0.499ns (66.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.358     0.180    vga_timing_unit/AR[0]
    SLICE_X5Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.097    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.246ns (32.757%)  route 0.505ns (67.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.364     0.186    vga_timing_unit/AR[0]
    SLICE_X7Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X7Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.097    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.246ns (27.504%)  route 0.648ns (72.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.508     0.329    vga_timing_unit/AR[0]
    SLICE_X3Y55          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.095    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X3Y54          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.095    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.300ns  (logic 0.580ns (17.577%)  route 2.720ns (82.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.793    30.904    vga_timing_unit/AR[0]
    SLICE_X9Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.440    37.926    vga_timing_unit/CLK
    SLICE_X9Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y56          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -30.904    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.430ns  (logic 0.580ns (16.907%)  route 2.850ns (83.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.923    31.035    vga_timing_unit/AR[0]
    SLICE_X2Y50          FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.510    37.996    vga_timing_unit/CLK
    SLICE_X2Y50          FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.590    37.406    
                         clock uncertainty           -0.215    37.191    
    SLICE_X2Y50          FDCE (Recov_fdce_C_CLR)     -0.319    36.872    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                         -31.035    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.215    37.188    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.783    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.794%)  route 2.209ns (79.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.282    30.393    vga_timing_unit/AR[0]
    SLICE_X4Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X4Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.215    37.188    
    SLICE_X4Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.783    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -30.393    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.785ns  (logic 0.580ns (20.826%)  route 2.205ns (79.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.278    30.389    vga_timing_unit/AR[0]
    SLICE_X5Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.507    37.993    vga_timing_unit/CLK
    SLICE_X5Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism             -0.590    37.403    
                         clock uncertainty           -0.215    37.188    
    SLICE_X5Y54          FDCE (Recov_fdce_C_CLR)     -0.405    36.783    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -30.389    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X3Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X3Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X3Y53          FDCE (Recov_fdce_C_CLR)     -0.405    36.785    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.971%)  route 2.186ns (79.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.396ns = ( 27.604 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         1.623    27.604    menu_unit/clk_100mhz
    SLICE_X7Y55          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.456    28.060 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.927    28.987    life_unit/menu_selection
    SLICE_X8Y55          LUT6 (Prop_lut6_I4_O)        0.124    29.111 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         1.259    30.370    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.509    37.995    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.405    
                         clock uncertainty           -0.215    37.190    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.319    36.871    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.871    
                         arrival time                         -30.370    
  -------------------------------------------------------------------
                         slack                                  6.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.246ns (40.246%)  route 0.365ns (59.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.224     0.046    vga_timing_unit/AR[0]
    SLICE_X10Y54         FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X10Y54         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X10Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.100    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.246ns (36.287%)  route 0.432ns (63.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.291     0.113    vga_timing_unit/AR[0]
    SLICE_X8Y53          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.833    -0.335    vga_timing_unit/CLK
    SLICE_X8Y53          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.087    -0.248    
                         clock uncertainty            0.215    -0.033    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.100    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.246ns (33.024%)  route 0.499ns (66.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.358     0.180    vga_timing_unit/AR[0]
    SLICE_X5Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X5Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X5Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.097    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.246ns (32.757%)  route 0.505ns (67.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.364     0.186    vga_timing_unit/AR[0]
    SLICE_X7Y56          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.861    -0.307    vga_timing_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.215    -0.005    
    SLICE_X7Y56          FDCE (Remov_fdce_C_CLR)     -0.092    -0.097    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X2Y54          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y54          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y54          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.246ns (27.504%)  route 0.648ns (72.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.508     0.329    vga_timing_unit/AR[0]
    SLICE_X3Y55          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y55          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X3Y55          FDCE (Remov_fdce_C_CLR)     -0.092    -0.095    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.246ns (27.400%)  route 0.652ns (72.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.511     0.333    vga_timing_unit/AR[0]
    SLICE_X3Y54          FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X3Y54          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X3Y54          FDCE (Remov_fdce_C_CLR)     -0.092    -0.095    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 life_unit/life_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.246ns (25.583%)  route 0.716ns (74.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=330, routed)         0.564    -0.565    life_unit/clk_100mhz
    SLICE_X8Y55          FDPE                                         r  life_unit/life_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.148    -0.417 r  life_unit/life_reg_reg[1]/Q
                         net (fo=4, routed)           0.141    -0.276    life_unit/p_0_in
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.098    -0.178 f  life_unit/h_pos[9]_i_2/O
                         net (fo=282, routed)         0.575     0.396    vga_timing_unit/AR[0]
    SLICE_X2Y53          FDCE                                         f  vga_timing_unit/v_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.863    -0.305    vga_timing_unit/CLK
    SLICE_X2Y53          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.215    -0.003    
    SLICE_X2Y53          FDCE (Remov_fdce_C_CLR)     -0.067    -0.070    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.466    





