
ChassisController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4b8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  0800b6b8  0800b6b8  0001b6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9e0  0800b9e0  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9e0  0800b9e0  0001b9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9e8  0800b9e8  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9e8  0800b9e8  0001b9e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9ec  0800b9ec  0001b9ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  0800b9f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c5c  200000a4  0800ba94  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d00  0800ba94  00024d00  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002aff9  00000000  00000000  000200d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000053e7  00000000  00000000  0004b0cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a30  00000000  00000000  000504b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000017a8  00000000  00000000  00051ee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d771  00000000  00000000  00053690  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001b1e1  00000000  00000000  00080e01  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00108514  00000000  00000000  0009bfe2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a44f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d90  00000000  00000000  001a4574  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000a4 	.word	0x200000a4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b6a0 	.word	0x0800b6a0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000a8 	.word	0x200000a8
 800023c:	0800b6a0 	.word	0x0800b6a0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <Parse_AMS_HeartbeatResponse>:

	return p;
}

void Parse_AMS_HeartbeatResponse(uint8_t *data, bool *initialised, bool* HVAn, bool* HVBn, bool* precharge, bool* HVAp, bool* HVBp, uint16_t* averageVoltage, uint16_t* runtime)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	60f8      	str	r0, [r7, #12]
 80005f8:	60b9      	str	r1, [r7, #8]
 80005fa:	607a      	str	r2, [r7, #4]
 80005fc:	603b      	str	r3, [r7, #0]
	*HVAn = (bool)(data[0] & 0x1);
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	2b00      	cmp	r3, #0
 8000608:	bf14      	ite	ne
 800060a:	2301      	movne	r3, #1
 800060c:	2300      	moveq	r3, #0
 800060e:	b2da      	uxtb	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	701a      	strb	r2, [r3, #0]
	*HVBn = (bool)(data[0] & 0x2);
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	f003 0302 	and.w	r3, r3, #2
 800061c:	2b00      	cmp	r3, #0
 800061e:	bf14      	ite	ne
 8000620:	2301      	movne	r3, #1
 8000622:	2300      	moveq	r3, #0
 8000624:	b2da      	uxtb	r2, r3
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	701a      	strb	r2, [r3, #0]
	*precharge = (bool)(data[0] & 0x4);
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	f003 0304 	and.w	r3, r3, #4
 8000632:	2b00      	cmp	r3, #0
 8000634:	bf14      	ite	ne
 8000636:	2301      	movne	r3, #1
 8000638:	2300      	moveq	r3, #0
 800063a:	b2da      	uxtb	r2, r3
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	701a      	strb	r2, [r3, #0]

	*HVAp = (bool)(data[0] & 0x10);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	f003 0310 	and.w	r3, r3, #16
 8000648:	2b00      	cmp	r3, #0
 800064a:	bf14      	ite	ne
 800064c:	2301      	movne	r3, #1
 800064e:	2300      	moveq	r3, #0
 8000650:	b2da      	uxtb	r2, r3
 8000652:	69fb      	ldr	r3, [r7, #28]
 8000654:	701a      	strb	r2, [r3, #0]
	*HVBp = (bool)(data[0] & 0x20);
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	f003 0320 	and.w	r3, r3, #32
 800065e:	2b00      	cmp	r3, #0
 8000660:	bf14      	ite	ne
 8000662:	2301      	movne	r3, #1
 8000664:	2300      	moveq	r3, #0
 8000666:	b2da      	uxtb	r2, r3
 8000668:	6a3b      	ldr	r3, [r7, #32]
 800066a:	701a      	strb	r2, [r3, #0]

	*initialised = (bool)(data[0] & 0x80);
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b25b      	sxtb	r3, r3
 8000672:	b2db      	uxtb	r3, r3
 8000674:	09db      	lsrs	r3, r3, #7
 8000676:	b2da      	uxtb	r2, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	701a      	strb	r2, [r3, #0]

	*averageVoltage = (uint16_t)((data[1] & 0x3F) << 6 | (data[0]));
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3301      	adds	r3, #1
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	019b      	lsls	r3, r3, #6
 8000684:	b21b      	sxth	r3, r3
 8000686:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 800068a:	b21a      	sxth	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b21b      	sxth	r3, r3
 8000692:	4313      	orrs	r3, r2
 8000694:	b21b      	sxth	r3, r3
 8000696:	b29a      	uxth	r2, r3
 8000698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800069a:	801a      	strh	r2, [r3, #0]
	*runtime = (uint16_t)(data[3] << 8 | data[2]);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	3303      	adds	r3, #3
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	021b      	lsls	r3, r3, #8
 80006a4:	b21a      	sxth	r2, r3
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	3302      	adds	r3, #2
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	b21b      	sxth	r3, r3
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006b6:	801a      	strh	r2, [r3, #0]
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <Compose_CC_ReadyToDrive>:
#ifdef QUTMS_CAN_CC

#include "CC_CAN_Messages.h"

CC_ReadyToDrive_t Compose_CC_ReadyToDrive(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af02      	add	r7, sp, #8
	CC_ReadyToDrive_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x0, 0x0, 0x0);
 80006ca:	2300      	movs	r3, #0
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	2300      	movs	r3, #0
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	2300      	movs	r3, #0
 80006d4:	2200      	movs	r2, #0
 80006d6:	2116      	movs	r1, #22
 80006d8:	2002      	movs	r0, #2
 80006da:	f000 fa19 	bl	8000b10 <Compose_CANId>
 80006de:	4603      	mov	r3, r0
 80006e0:	607b      	str	r3, [r7, #4]
	return p;
 80006e2:	687b      	ldr	r3, [r7, #4]
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <Compose_CC_FatalShutdown>:

CC_FatalShutdown_t Compose_CC_FatalShutdown(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af02      	add	r7, sp, #8
	CC_FatalShutdown_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x1, 0x0, 0x0);
 80006f2:	2300      	movs	r3, #0
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	2300      	movs	r3, #0
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2301      	movs	r3, #1
 80006fc:	2200      	movs	r2, #0
 80006fe:	2116      	movs	r1, #22
 8000700:	2002      	movs	r0, #2
 8000702:	f000 fa05 	bl	8000b10 <Compose_CANId>
 8000706:	4603      	mov	r3, r0
 8000708:	607b      	str	r3, [r7, #4]
	return p;
 800070a:	687b      	ldr	r3, [r7, #4]
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <Compose_CC_SoftShutdown>:

CC_SoftShutdown_t Compose_CC_SoftShutdown(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af02      	add	r7, sp, #8
	CC_SoftShutdown_t p;
	p.id = Compose_CANId(0x2, 0x16, 0x0, 0x1, 0x1, 0x0);
 800071a:	2300      	movs	r3, #0
 800071c:	9301      	str	r3, [sp, #4]
 800071e:	2301      	movs	r3, #1
 8000720:	9300      	str	r3, [sp, #0]
 8000722:	2301      	movs	r3, #1
 8000724:	2200      	movs	r2, #0
 8000726:	2116      	movs	r1, #22
 8000728:	2002      	movs	r0, #2
 800072a:	f000 f9f1 	bl	8000b10 <Compose_CANId>
 800072e:	4603      	mov	r3, r0
 8000730:	607b      	str	r3, [r7, #4]
	return p;
 8000732:	687b      	ldr	r3, [r7, #4]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <Send_CC_FatalShutdown>:

void Send_CC_FatalShutdown(char* errorCause, bool echo,
		uint32_t* CAN1_Mailbox, uint32_t* CAN2_Mailbox, uint32_t* CAN3_Mailbox,
		CAN_HandleTypeDef* CanHandle, CAN_HandleTypeDef* CanHandle2, CAN_HandleTypeDef* CanHandle3,
		UART_HandleTypeDef* huartHandle)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b08c      	sub	sp, #48	; 0x30
 8000740:	af00      	add	r7, sp, #0
 8000742:	60f8      	str	r0, [r7, #12]
 8000744:	607a      	str	r2, [r7, #4]
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	460b      	mov	r3, r1
 800074a:	72fb      	strb	r3, [r7, #11]
	if(echo)
 800074c:	7afb      	ldrb	r3, [r7, #11]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d00a      	beq.n	8000768 <Send_CC_FatalShutdown+0x2c>
	{
		HAL_UART_Transmit(huartHandle, (uint8_t *)errorCause, (size_t)strlen(errorCause), HAL_MAX_DELAY);
 8000752:	68f8      	ldr	r0, [r7, #12]
 8000754:	f7ff fd74 	bl	8000240 <strlen>
 8000758:	4603      	mov	r3, r0
 800075a:	b29a      	uxth	r2, r3
 800075c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000760:	68f9      	ldr	r1, [r7, #12]
 8000762:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000764:	f006 f9b8 	bl	8006ad8 <HAL_UART_Transmit>
	}
	CC_FatalShutdown_t fatalShutdown = Compose_CC_FatalShutdown();
 8000768:	f7ff ffc0 	bl	80006ec <Compose_CC_FatalShutdown>
 800076c:	4603      	mov	r3, r0
 800076e:	62fb      	str	r3, [r7, #44]	; 0x2c
	CAN_TxHeaderTypeDef header =
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]
 8000780:	615a      	str	r2, [r3, #20]
	{
			.ExtId = fatalShutdown.id,
 8000782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	CAN_TxHeaderTypeDef header =
 8000784:	61bb      	str	r3, [r7, #24]
 8000786:	2304      	movs	r3, #4
 8000788:	61fb      	str	r3, [r7, #28]
 800078a:	2301      	movs	r3, #1
 800078c:	627b      	str	r3, [r7, #36]	; 0x24
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 800078e:	230f      	movs	r3, #15
 8000790:	743b      	strb	r3, [r7, #16]
	HAL_CAN_AddTxMessage(CanHandle, &header, data, CAN1_Mailbox);
 8000792:	f107 0210 	add.w	r2, r7, #16
 8000796:	f107 0114 	add.w	r1, r7, #20
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800079e:	f003 fdd9 	bl	8004354 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(CanHandle2, &header, data, CAN2_Mailbox);
 80007a2:	f107 0210 	add.w	r2, r7, #16
 80007a6:	f107 0114 	add.w	r1, r7, #20
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80007ae:	f003 fdd1 	bl	8004354 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(CanHandle3, &header, data, CAN3_Mailbox);
 80007b2:	f107 0210 	add.w	r2, r7, #16
 80007b6:	f107 0114 	add.w	r1, r7, #20
 80007ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007bc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80007be:	f003 fdc9 	bl	8004354 <HAL_CAN_AddTxMessage>

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80007c2:	4b0d      	ldr	r3, [pc, #52]	; (80007f8 <Send_CC_FatalShutdown+0xbc>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80007ca:	2120      	movs	r1, #32
 80007cc:	4618      	mov	r0, r3
 80007ce:	f007 f805 	bl	80077dc <osSemaphoreAcquire>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d10b      	bne.n	80007f0 <Send_CC_FatalShutdown+0xb4>
	{
		CC_GlobalState->ccInit = false;
 80007d8:	4b07      	ldr	r3, [pc, #28]	; (80007f8 <Send_CC_FatalShutdown+0xbc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2200      	movs	r2, #0
 80007de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		osSemaphoreRelease(CC_GlobalState->sem);
 80007e2:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <Send_CC_FatalShutdown+0xbc>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80007ea:	4618      	mov	r0, r3
 80007ec:	f007 f85c 	bl	80078a8 <osSemaphoreRelease>
	}
}
 80007f0:	bf00      	nop
 80007f2:	3730      	adds	r7, #48	; 0x30
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200049e0 	.word	0x200049e0

080007fc <fsm_new>:
#ifdef QUTMS_FSM

#include <FSM.h>

fsm_t *fsm_new(state_t *beginState)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	// malloc, 0 memory then set state
	fsm_t *fsm = malloc(sizeof(fsm_t));
 8000804:	2010      	movs	r0, #16
 8000806:	f00a fb33 	bl	800ae70 <malloc>
 800080a:	4603      	mov	r3, r0
 800080c:	60fb      	str	r3, [r7, #12]
	memset(fsm, 0, sizeof(fsm_t));
 800080e:	2210      	movs	r2, #16
 8000810:	2100      	movs	r1, #0
 8000812:	68f8      	ldr	r0, [r7, #12]
 8000814:	f00a fb3f 	bl	800ae96 <memset>
	fsm->currentState = beginState;
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 800081e:	2200      	movs	r2, #0
 8000820:	2103      	movs	r1, #3
 8000822:	2003      	movs	r0, #3
 8000824:	f006 ff3c 	bl	80076a0 <osSemaphoreNew>
 8000828:	4602      	mov	r2, r0
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 800082e:	2200      	movs	r2, #0
 8000830:	2103      	movs	r1, #3
 8000832:	2003      	movs	r0, #3
 8000834:	f006 ff34 	bl	80076a0 <osSemaphoreNew>
 8000838:	4602      	mov	r2, r0
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	689b      	ldr	r3, [r3, #8]
 8000842:	2120      	movs	r1, #32
 8000844:	4618      	mov	r0, r3
 8000846:	f006 ffc9 	bl	80077dc <osSemaphoreAcquire>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d109      	bne.n	8000864 <fsm_new+0x68>
	{
		fsm->currentState->enter(fsm);
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	68f8      	ldr	r0, [r7, #12]
 8000858:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	689b      	ldr	r3, [r3, #8]
 800085e:	4618      	mov	r0, r3
 8000860:	f007 f822 	bl	80078a8 <osSemaphoreRelease>
	}

	return fsm;
 8000864:	68fb      	ldr	r3, [r7, #12]
}
 8000866:	4618      	mov	r0, r3
 8000868:	3710      	adds	r7, #16
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <fsm_iterate>:

void fsm_iterate(fsm_t *fsm)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
	if(osSemaphoreAcquire(fsm->updating, 32U) == osOK) {
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	2120      	movs	r1, #32
 800087e:	4618      	mov	r0, r3
 8000880:	f006 ffac 	bl	80077dc <osSemaphoreAcquire>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d10a      	bne.n	80008a0 <fsm_iterate+0x30>
		fsm->currentState->iter(fsm);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	4798      	blx	r3
		osSemaphoreRelease(fsm->updating);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	4618      	mov	r0, r3
 800089a:	f007 f805 	bl	80078a8 <osSemaphoreRelease>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
	}
}
 800089e:	e004      	b.n	80008aa <fsm_iterate+0x3a>
		fsm_log(fsm, "Unable to gain fsm updating semaphore", strlen("Unable to gain fsm updating semaphore"));
 80008a0:	2225      	movs	r2, #37	; 0x25
 80008a2:	4904      	ldr	r1, [pc, #16]	; (80008b4 <fsm_iterate+0x44>)
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f000 f8ab 	bl	8000a00 <fsm_log>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	0800b6b8 	.word	0x0800b6b8

080008b8 <fsm_changeState>:

void fsm_changeState(fsm_t *fsm, state_t *newState, char* changeReason)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b09c      	sub	sp, #112	; 0x70
 80008bc:	af02      	add	r7, sp, #8
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	607a      	str	r2, [r7, #4]
	if(fsm->currentState == newState)
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	68ba      	ldr	r2, [r7, #8]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d036      	beq.n	800093c <fsm_changeState+0x84>
	{
		return;
	}
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	2120      	movs	r1, #32
 80008d4:	4618      	mov	r0, r3
 80008d6:	f006 ff81 	bl	80077dc <osSemaphoreAcquire>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d127      	bne.n	8000930 <fsm_changeState+0x78>
	{
		char x[80];
		int len = sprintf(x, "Changing FSM State: %s->%s (%s)\r\n", fsm->currentState->stateName, newState->stateName, changeReason);
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68da      	ldr	r2, [r3, #12]
 80008e6:	68bb      	ldr	r3, [r7, #8]
 80008e8:	68d9      	ldr	r1, [r3, #12]
 80008ea:	f107 0014 	add.w	r0, r7, #20
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	9300      	str	r3, [sp, #0]
 80008f2:	460b      	mov	r3, r1
 80008f4:	4913      	ldr	r1, [pc, #76]	; (8000944 <fsm_changeState+0x8c>)
 80008f6:	f00a fb8f 	bl	800b018 <siprintf>
 80008fa:	6678      	str	r0, [r7, #100]	; 0x64
		fsm_log(fsm, x, len);
 80008fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4619      	mov	r1, r3
 8000904:	68f8      	ldr	r0, [r7, #12]
 8000906:	f000 f87b 	bl	8000a00 <fsm_log>
		fsm->currentState->exit(fsm);
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	689b      	ldr	r3, [r3, #8]
 8000910:	68f8      	ldr	r0, [r7, #12]
 8000912:	4798      	blx	r3

		fsm->currentState = newState;
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	68ba      	ldr	r2, [r7, #8]
 8000918:	601a      	str	r2, [r3, #0]
		fsm->currentState->enter(fsm);
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	68f8      	ldr	r0, [r7, #12]
 8000922:	4798      	blx	r3

		osSemaphoreRelease(fsm->sem);
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	4618      	mov	r0, r3
 800092a:	f006 ffbd 	bl	80078a8 <osSemaphoreRelease>
 800092e:	e006      	b.n	800093e <fsm_changeState+0x86>
	} else
	{
		fsm_log(fsm, "Unable to gain fsm sem semaphore", strlen("Unable to gain fsm sem semaphore"));
 8000930:	2220      	movs	r2, #32
 8000932:	4905      	ldr	r1, [pc, #20]	; (8000948 <fsm_changeState+0x90>)
 8000934:	68f8      	ldr	r0, [r7, #12]
 8000936:	f000 f863 	bl	8000a00 <fsm_log>
 800093a:	e000      	b.n	800093e <fsm_changeState+0x86>
		return;
 800093c:	bf00      	nop
	}
}
 800093e:	3768      	adds	r7, #104	; 0x68
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	0800b6e0 	.word	0x0800b6e0
 8000948:	0800b704 	.word	0x0800b704

0800094c <fsm_reset>:
	}
	return NULL;
}

void fsm_reset(fsm_t *fsm, state_t *resetState)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b098      	sub	sp, #96	; 0x60
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
	char x[80];
	int len = sprintf(x, "Resetting FSM to: %s\r\n", resetState->stateName);
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	68da      	ldr	r2, [r3, #12]
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	4920      	ldr	r1, [pc, #128]	; (80009e0 <fsm_reset+0x94>)
 8000960:	4618      	mov	r0, r3
 8000962:	f00a fb59 	bl	800b018 <siprintf>
 8000966:	65f8      	str	r0, [r7, #92]	; 0x5c
	fsm_log(fsm, x, len);
 8000968:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	4619      	mov	r1, r3
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f000 f845 	bl	8000a00 <fsm_log>
	fsm_log_function f = fsm->log;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	65bb      	str	r3, [r7, #88]	; 0x58
	memset(fsm, 0, sizeof(fsm_t));
 800097c:	2210      	movs	r2, #16
 800097e:	2100      	movs	r1, #0
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f00a fa88 	bl	800ae96 <memset>
	fsm->log = f;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800098a:	605a      	str	r2, [r3, #4]
	fsm->currentState = resetState;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	683a      	ldr	r2, [r7, #0]
 8000990:	601a      	str	r2, [r3, #0]

	// Set semaphores
	fsm->sem = osSemaphoreNew(3U, 3U, NULL);
 8000992:	2200      	movs	r2, #0
 8000994:	2103      	movs	r1, #3
 8000996:	2003      	movs	r0, #3
 8000998:	f006 fe82 	bl	80076a0 <osSemaphoreNew>
 800099c:	4602      	mov	r2, r0
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	609a      	str	r2, [r3, #8]
	fsm->updating = osSemaphoreNew(3U, 3U, NULL);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2103      	movs	r1, #3
 80009a6:	2003      	movs	r0, #3
 80009a8:	f006 fe7a 	bl	80076a0 <osSemaphoreNew>
 80009ac:	4602      	mov	r2, r0
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	60da      	str	r2, [r3, #12]

	// Enter state
	if(osSemaphoreAcquire(fsm->sem, 32U) == osOK)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	689b      	ldr	r3, [r3, #8]
 80009b6:	2120      	movs	r1, #32
 80009b8:	4618      	mov	r0, r3
 80009ba:	f006 ff0f 	bl	80077dc <osSemaphoreAcquire>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d109      	bne.n	80009d8 <fsm_reset+0x8c>
	{
		fsm->currentState->enter(fsm);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	4798      	blx	r3
		osSemaphoreRelease(fsm->sem);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	4618      	mov	r0, r3
 80009d4:	f006 ff68 	bl	80078a8 <osSemaphoreRelease>
	}
}
 80009d8:	bf00      	nop
 80009da:	3760      	adds	r7, #96	; 0x60
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	0800b728 	.word	0x0800b728

080009e4 <fsm_setLogFunction>:
	free(fsm);
	fsm = NULL;
}

void fsm_setLogFunction(fsm_t *fsm, fsm_log_function func)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
	// To be defined by programmer
	fsm->log = func;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	683a      	ldr	r2, [r7, #0]
 80009f2:	605a      	str	r2, [r3, #4]
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <fsm_log>:

void fsm_log(fsm_t *fsm, char* msg, size_t length)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
	fsm->log(msg, length);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	6879      	ldr	r1, [r7, #4]
 8000a12:	68b8      	ldr	r0, [r7, #8]
 8000a14:	4798      	blx	r3
}
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <Compose_PDM_InitiateStartup>:
#ifdef QUTMS_CAN_PDM

#include "PDM_CAN_Messages.h"

PDM_InitiateStartup_t Compose_PDM_InitiateStartup(void)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b084      	sub	sp, #16
 8000a22:	af02      	add	r7, sp, #8
	PDM_InitiateStartup_t p;
	p.id = Compose_CANId(0x2, 0x14, 0x0, 0x2, 0x00, 0x0);
 8000a24:	2300      	movs	r3, #0
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	2300      	movs	r3, #0
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2114      	movs	r1, #20
 8000a32:	2002      	movs	r0, #2
 8000a34:	f000 f86c 	bl	8000b10 <Compose_CANId>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	607b      	str	r3, [r7, #4]
	return p;
 8000a3c:	687b      	ldr	r3, [r7, #4]
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <Parse_PDM_StartupOk>:

	return packet;
}

void Parse_PDM_StartupOk(PDM_StartupOk_t packet, uint32_t* powerChannels)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b085      	sub	sp, #20
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	f107 0308 	add.w	r3, r7, #8
 8000a50:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a54:	607a      	str	r2, [r7, #4]
	*powerChannels = (packet.data[0] << 24) + (packet.data[1] << 16) + (packet.data[2] << 8) + packet.data[3];
 8000a56:	7b3b      	ldrb	r3, [r7, #12]
 8000a58:	061a      	lsls	r2, r3, #24
 8000a5a:	7b7b      	ldrb	r3, [r7, #13]
 8000a5c:	041b      	lsls	r3, r3, #16
 8000a5e:	441a      	add	r2, r3
 8000a60:	7bbb      	ldrb	r3, [r7, #14]
 8000a62:	021b      	lsls	r3, r3, #8
 8000a64:	4413      	add	r3, r2
 8000a66:	7bfa      	ldrb	r2, [r7, #15]
 8000a68:	4413      	add	r3, r2
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	601a      	str	r2, [r3, #0]
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <Compose_PDM_SelectStartup>:

PDM_SelectStartup_t Compose_PDM_SelectStartup(uint32_t powerChannels)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af02      	add	r7, sp, #8
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
	PDM_SelectStartup_t packet;
	packet.id = Compose_CANId(0x2, 0x14, 0x0, 0x2, 0x01, 0x0);
 8000a86:	2300      	movs	r3, #0
 8000a88:	9301      	str	r3, [sp, #4]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	9300      	str	r3, [sp, #0]
 8000a8e:	2302      	movs	r3, #2
 8000a90:	2200      	movs	r2, #0
 8000a92:	2114      	movs	r1, #20
 8000a94:	2002      	movs	r0, #2
 8000a96:	f000 f83b 	bl	8000b10 <Compose_CANId>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	613b      	str	r3, [r7, #16]

	uint8_t d[4] = {0};
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<4 ;++i)
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
 8000aa6:	e00f      	b.n	8000ac8 <Compose_PDM_SelectStartup+0x4c>
		d[i] = ((uint8_t*)&powerChannels)[3-i];
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	f1c3 0303 	rsb	r3, r3, #3
 8000aae:	461a      	mov	r2, r3
 8000ab0:	463b      	mov	r3, r7
 8000ab2:	4413      	add	r3, r2
 8000ab4:	7819      	ldrb	r1, [r3, #0]
 8000ab6:	f107 020c 	add.w	r2, r7, #12
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	4413      	add	r3, r2
 8000abe:	460a      	mov	r2, r1
 8000ac0:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<4 ;++i)
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	61fb      	str	r3, [r7, #28]
 8000ac8:	69fb      	ldr	r3, [r7, #28]
 8000aca:	2b03      	cmp	r3, #3
 8000acc:	ddec      	ble.n	8000aa8 <Compose_PDM_SelectStartup+0x2c>

	for (int i=0; i<4 ;++i)
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]
 8000ad2:	e00d      	b.n	8000af0 <Compose_PDM_SelectStartup+0x74>
		packet.data[i] = (uint8_t)(d[i] & 0xFF);
 8000ad4:	f107 020c 	add.w	r2, r7, #12
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	4413      	add	r3, r2
 8000adc:	7819      	ldrb	r1, [r3, #0]
 8000ade:	f107 0214 	add.w	r2, r7, #20
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	460a      	mov	r2, r1
 8000ae8:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<4 ;++i)
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	3301      	adds	r3, #1
 8000aee:	61bb      	str	r3, [r7, #24]
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	2b03      	cmp	r3, #3
 8000af4:	ddee      	ble.n	8000ad4 <Compose_PDM_SelectStartup+0x58>

	return packet;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	461a      	mov	r2, r3
 8000afa:	f107 0310 	add.w	r3, r7, #16
 8000afe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000b02:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	3720      	adds	r7, #32
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <Compose_CANId>:

/* USER CODE BEGIN 0 */

/* CANId */
uint32_t Compose_CANId(uint8_t priority, uint16_t sourceId, uint8_t autonomous, uint8_t type, uint16_t extra, uint8_t BMSId)
{
 8000b10:	b490      	push	{r4, r7}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4604      	mov	r4, r0
 8000b18:	4608      	mov	r0, r1
 8000b1a:	4611      	mov	r1, r2
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4623      	mov	r3, r4
 8000b20:	71fb      	strb	r3, [r7, #7]
 8000b22:	4603      	mov	r3, r0
 8000b24:	80bb      	strh	r3, [r7, #4]
 8000b26:	460b      	mov	r3, r1
 8000b28:	71bb      	strb	r3, [r7, #6]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	70fb      	strb	r3, [r7, #3]
	uint32_t id = (priority & 0x3) << 27
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	06db      	lsls	r3, r3, #27
 8000b32:	f003 52c0 	and.w	r2, r3, #402653184	; 0x18000000
				| (sourceId & 0x1FF) << 18
 8000b36:	88bb      	ldrh	r3, [r7, #4]
 8000b38:	0499      	lsls	r1, r3, #18
 8000b3a:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <Compose_CANId+0x68>)
 8000b3c:	400b      	ands	r3, r1
 8000b3e:	431a      	orrs	r2, r3
				| (autonomous & 0x1) << 17
 8000b40:	79bb      	ldrb	r3, [r7, #6]
 8000b42:	045b      	lsls	r3, r3, #17
 8000b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b48:	431a      	orrs	r2, r3
				| (type & 0x7) << 14
 8000b4a:	78fb      	ldrb	r3, [r7, #3]
 8000b4c:	039b      	lsls	r3, r3, #14
 8000b4e:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8000b52:	431a      	orrs	r2, r3
				| (extra & 0x3FF) << 4
 8000b54:	8b3b      	ldrh	r3, [r7, #24]
 8000b56:	0119      	lsls	r1, r3, #4
 8000b58:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8000b5c:	400b      	ands	r3, r1
 8000b5e:	431a      	orrs	r2, r3
				| (BMSId & 0xF);
 8000b60:	7f3b      	ldrb	r3, [r7, #28]
 8000b62:	f003 030f 	and.w	r3, r3, #15
 8000b66:	4313      	orrs	r3, r2
	uint32_t id = (priority & 0x3) << 27
 8000b68:	60fb      	str	r3, [r7, #12]
	return id;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc90      	pop	{r4, r7}
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	07fc0000 	.word	0x07fc0000

08000b7c <Parse_SHDN_HeartbeatResponse>:
	p.data = segmentState;
	return p;
}

void Parse_SHDN_HeartbeatResponse(SHDN_HeartbeatResponse_t packet, uint8_t* segmentState)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	f107 0308 	add.w	r3, r7, #8
 8000b86:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b8a:	607a      	str	r2, [r7, #4]
	*segmentState = packet.data;
 8000b8c:	7b3a      	ldrb	r2, [r7, #12]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	3714      	adds	r7, #20
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <Parse_SHDN_IMD_HeartbeatResponse>:
	p.data = pwmState;
	return p;
}

void Parse_SHDN_IMD_HeartbeatResponse(SHDN_IMD_HeartbeatResponse_t packet, uint8_t* pwmState)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b085      	sub	sp, #20
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	f107 0308 	add.w	r3, r7, #8
 8000ba8:	e883 0003 	stmia.w	r3, {r0, r1}
 8000bac:	607a      	str	r2, [r7, #4]
	*pwmState = packet.data;
 8000bae:	7b3a      	ldrb	r2, [r7, #12]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	701a      	strb	r2, [r3, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <map>:
#ifdef QUTMS_UTIL

#include "Util.h"

int map(int x, int in_min, int in_max, int out_min, int out_max)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
 8000bcc:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (float)(in_max - in_min) + out_min;
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	1ad3      	subs	r3, r2, r3
 8000bd4:	69b9      	ldr	r1, [r7, #24]
 8000bd6:	683a      	ldr	r2, [r7, #0]
 8000bd8:	1a8a      	subs	r2, r1, r2
 8000bda:	fb02 f303 	mul.w	r3, r2, r3
 8000bde:	ee07 3a90 	vmov	s15, r3
 8000be2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	1ad3      	subs	r3, r2, r3
 8000bec:	ee07 3a90 	vmov	s15, r3
 8000bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bf4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	ee07 3a90 	vmov	s15, r3
 8000bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c0a:	ee17 3a90 	vmov	r3, s15
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3714      	adds	r7, #20
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
	...

08000c1c <state_start_enter>:
}

state_t startState = {&state_start_enter, &state_start_iterate, &state_start_exit, "Start_s"};

void state_start_enter(fsm_t *fsm)
{
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b08b      	sub	sp, #44	; 0x2c
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	if(CC_GlobalState == NULL)
 8000c24:	4b43      	ldr	r3, [pc, #268]	; (8000d34 <state_start_enter+0x118>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d15a      	bne.n	8000ce2 <state_start_enter+0xc6>
	{
		/* Assign memory and nullify Global State */
		CC_GlobalState = malloc(sizeof(CC_GlobalState_t));
 8000c2c:	f240 5004 	movw	r0, #1284	; 0x504
 8000c30:	f00a f91e 	bl	800ae70 <malloc>
 8000c34:	4603      	mov	r3, r0
 8000c36:	461a      	mov	r2, r3
 8000c38:	4b3e      	ldr	r3, [pc, #248]	; (8000d34 <state_start_enter+0x118>)
 8000c3a:	601a      	str	r2, [r3, #0]
		memset(CC_GlobalState, 0, sizeof(CC_GlobalState_t));
 8000c3c:	4b3d      	ldr	r3, [pc, #244]	; (8000d34 <state_start_enter+0x118>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f240 5204 	movw	r2, #1284	; 0x504
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f00a f925 	bl	800ae96 <memset>

		/* As CC_GlobalState is accessible across threads
		 * we need to use a semaphore to access and lock it
		 */
		CC_GlobalState->sem = osSemaphoreNew(3U, 3U, NULL);
 8000c4c:	4b39      	ldr	r3, [pc, #228]	; (8000d34 <state_start_enter+0x118>)
 8000c4e:	681c      	ldr	r4, [r3, #0]
 8000c50:	2200      	movs	r2, #0
 8000c52:	2103      	movs	r1, #3
 8000c54:	2003      	movs	r0, #3
 8000c56:	f006 fd23 	bl	80076a0 <osSemaphoreNew>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	f8c4 34f4 	str.w	r3, [r4, #1268]	; 0x4f4

		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000c60:	4b34      	ldr	r3, [pc, #208]	; (8000d34 <state_start_enter+0x118>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000c68:	2120      	movs	r1, #32
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f006 fdb6 	bl	80077dc <osSemaphoreAcquire>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d12d      	bne.n	8000cd2 <state_start_enter+0xb6>
		{
			/* Bind and configure initial global states */
			CC_GlobalState->PDM_Debug = true;
 8000c76:	4b2f      	ldr	r3, [pc, #188]	; (8000d34 <state_start_enter+0x118>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	765a      	strb	r2, [r3, #25]
			CC_GlobalState->AMS_Debug = false;
 8000c7e:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <state_start_enter+0x118>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2200      	movs	r2, #0
 8000c84:	769a      	strb	r2, [r3, #26]
			CC_GlobalState->SHDN_Debug = false;
 8000c86:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <state_start_enter+0x118>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	775a      	strb	r2, [r3, #29]
			CC_GlobalState->SHDN_IMD_Debug = true;
 8000c8e:	4b29      	ldr	r3, [pc, #164]	; (8000d34 <state_start_enter+0x118>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2201      	movs	r2, #1
 8000c94:	771a      	strb	r2, [r3, #28]
			CC_GlobalState->RTD_Debug = true;
 8000c96:	4b27      	ldr	r3, [pc, #156]	; (8000d34 <state_start_enter+0x118>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	761a      	strb	r2, [r3, #24]
			CC_GlobalState->Inverter_Debug = true;
 8000c9e:	4b25      	ldr	r3, [pc, #148]	; (8000d34 <state_start_enter+0x118>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	76da      	strb	r2, [r3, #27]
			CC_GlobalState->tractiveActive = false;
 8000ca6:	4b23      	ldr	r3, [pc, #140]	; (8000d34 <state_start_enter+0x118>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
			CC_GlobalState->CANQueue = osMessageQueueNew(CC_CAN_QUEUESIZE, sizeof(CC_CAN_Generic_t), NULL);
 8000cb0:	4b20      	ldr	r3, [pc, #128]	; (8000d34 <state_start_enter+0x118>)
 8000cb2:	681c      	ldr	r4, [r3, #0]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2128      	movs	r1, #40	; 0x28
 8000cb8:	200a      	movs	r0, #10
 8000cba:	f006 fe4d 	bl	8007958 <osMessageQueueNew>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	f8c4 34e8 	str.w	r3, [r4, #1256]	; 0x4e8
			osSemaphoreRelease(CC_GlobalState->sem);
 8000cc4:	4b1b      	ldr	r3, [pc, #108]	; (8000d34 <state_start_enter+0x118>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f006 fdeb 	bl	80078a8 <osSemaphoreRelease>
		}

		/* Ensure CANQueue exists */
		if(CC_GlobalState->CANQueue == NULL)
 8000cd2:	4b18      	ldr	r3, [pc, #96]	; (8000d34 <state_start_enter+0x118>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d101      	bne.n	8000ce2 <state_start_enter+0xc6>
		{
			Error_Handler();
 8000cde:	f002 fa2f 	bl	8003140 <Error_Handler>
		}
	}

	/* Set initial pin states */
	HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce8:	4813      	ldr	r0, [pc, #76]	; (8000d38 <state_start_enter+0x11c>)
 8000cea:	f004 fb63 	bl	80053b4 <HAL_GPIO_WritePin>

	/* Initiate Startup on PDM */
	PDM_InitiateStartup_t pdmStartup = Compose_PDM_InitiateStartup();
 8000cee:	f7ff fe96 	bl	8000a1e <Compose_PDM_InitiateStartup>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000cf6:	f107 030c 	add.w	r3, r7, #12
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]
 8000d06:	615a      	str	r2, [r3, #20]
	{
			.ExtId = pdmStartup.id,
 8000d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8000d0a:	613b      	str	r3, [r7, #16]
 8000d0c:	2304      	movs	r3, #4
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	2301      	movs	r3, #1
 8000d12:	61fb      	str	r3, [r7, #28]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 8000d14:	230f      	movs	r3, #15
 8000d16:	723b      	strb	r3, [r7, #8]
	HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <state_start_enter+0x118>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	3308      	adds	r3, #8
 8000d1e:	f107 0208 	add.w	r2, r7, #8
 8000d22:	f107 010c 	add.w	r1, r7, #12
 8000d26:	4805      	ldr	r0, [pc, #20]	; (8000d3c <state_start_enter+0x120>)
 8000d28:	f003 fb14 	bl	8004354 <HAL_CAN_AddTxMessage>

	/* Debug Tracing */
	//CC_LogInfo("Enter Start\r\n", strlen("Enter Start\r\n"));
	return;
 8000d2c:	bf00      	nop
}
 8000d2e:	372c      	adds	r7, #44	; 0x2c
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd90      	pop	{r4, r7, pc}
 8000d34:	200049e0 	.word	0x200049e0
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	20004ba4 	.word	0x20004ba4

08000d40 <state_start_iterate>:

void state_start_iterate(fsm_t *fsm)
{
 8000d40:	b590      	push	{r4, r7, lr}
 8000d42:	b09b      	sub	sp, #108	; 0x6c
 8000d44:	af02      	add	r7, sp, #8
 8000d46:	6078      	str	r0, [r7, #4]
	/* Skip boot if PDM Debugging Enabled */
	bool boot = CC_GlobalState->PDM_Debug;
 8000d48:	4b52      	ldr	r3, [pc, #328]	; (8000e94 <state_start_iterate+0x154>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	7e5b      	ldrb	r3, [r3, #25]
 8000d4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint32_t getPowerChannels = 0; uint32_t setPowerChannels = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	657b      	str	r3, [r7, #84]	; 0x54
 8000d56:	2300      	movs	r3, #0
 8000d58:	65bb      	str	r3, [r7, #88]	; 0x58

	/* Monitor CAN Queue */
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8000d5a:	e028      	b.n	8000dae <state_start_iterate+0x6e>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CANQueue, &msg, 0U, 0U) == osOK)
 8000d5c:	4b4d      	ldr	r3, [pc, #308]	; (8000e94 <state_start_iterate+0x154>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 8000d64:	f107 010c 	add.w	r1, r7, #12
 8000d68:	2300      	movs	r3, #0
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f006 feee 	bl	8007b4c <osMessageQueueGet>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d11b      	bne.n	8000dae <state_start_iterate+0x6e>
		{
			/* If Startup Ok */
			if(msg.header.ExtId == Compose_CANId(0x2, 0x14, 0x0, 0x3, 0x00, 0x0))
 8000d76:	693c      	ldr	r4, [r7, #16]
 8000d78:	2300      	movs	r3, #0
 8000d7a:	9301      	str	r3, [sp, #4]
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	2303      	movs	r3, #3
 8000d82:	2200      	movs	r2, #0
 8000d84:	2114      	movs	r1, #20
 8000d86:	2002      	movs	r0, #2
 8000d88:	f7ff fec2 	bl	8000b10 <Compose_CANId>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	429c      	cmp	r4, r3
 8000d90:	d10d      	bne.n	8000dae <state_start_iterate+0x6e>
			{
				/* Get Power Channel Values at Boot */
				getPowerChannels = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	657b      	str	r3, [r7, #84]	; 0x54
				Parse_PDM_StartupOk(*((PDM_StartupOk_t*)&(msg.data)), &getPowerChannels);
 8000d96:	f107 030c 	add.w	r3, r7, #12
 8000d9a:	331c      	adds	r3, #28
 8000d9c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8000da0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000da4:	f7ff fe4f 	bl	8000a46 <Parse_PDM_StartupOk>

				/* Initialise Boot with Bitwise OR on Power Channels */
				boot = true;
 8000da8:	2301      	movs	r3, #1
 8000daa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8000dae:	4b39      	ldr	r3, [pc, #228]	; (8000e94 <state_start_iterate+0x154>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8000db6:	4618      	mov	r0, r3
 8000db8:	f006 ff3a 	bl	8007c30 <osMessageQueueGetCount>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1cc      	bne.n	8000d5c <state_start_iterate+0x1c>
			}
		}
	}

	if(boot)
 8000dc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d05f      	beq.n	8000e8a <state_start_iterate+0x14a>
	{
		/* Set Power Channel Values to Enable on Start */
		setPowerChannels |= 1 << getPowerChannels;
 8000dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000dcc:	2201      	movs	r2, #1
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	65bb      	str	r3, [r7, #88]	; 0x58
		PDM_SelectStartup_t pdmStartup = Compose_PDM_SelectStartup(setPowerChannels);
 8000dda:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000dde:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fe4b 	bl	8000a7c <Compose_PDM_SelectStartup>
		CAN_TxHeaderTypeDef header =
 8000de6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
 8000df4:	611a      	str	r2, [r3, #16]
 8000df6:	615a      	str	r2, [r3, #20]
		{
				.ExtId = pdmStartup.id,
 8000df8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
		CAN_TxHeaderTypeDef header =
 8000dfa:	63bb      	str	r3, [r7, #56]	; 0x38
 8000dfc:	2304      	movs	r3, #4
 8000dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e00:	2304      	movs	r3, #4
 8000e02:	647b      	str	r3, [r7, #68]	; 0x44
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = sizeof(pdmStartup.data),
				.TransmitGlobalTime = DISABLE,
		};
		HAL_CAN_AddTxMessage(&hcan2, &header, pdmStartup.data, &CC_GlobalState->CAN2_TxMailbox);
 8000e04:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <state_start_iterate+0x154>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f103 0008 	add.w	r0, r3, #8
 8000e0c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000e10:	1d1a      	adds	r2, r3, #4
 8000e12:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000e16:	4603      	mov	r3, r0
 8000e18:	481f      	ldr	r0, [pc, #124]	; (8000e98 <state_start_iterate+0x158>)
 8000e1a:	f003 fa9b 	bl	8004354 <HAL_CAN_AddTxMessage>

		/* Set Heartbeat Timers */
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	; (8000e94 <state_start_iterate+0x154>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000e26:	2120      	movs	r1, #32
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f006 fcd7 	bl	80077dc <osSemaphoreAcquire>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d124      	bne.n	8000e7e <state_start_iterate+0x13e>
		{
			CC_GlobalState->startupTicks = HAL_GetTick();
 8000e34:	4b17      	ldr	r3, [pc, #92]	; (8000e94 <state_start_iterate+0x154>)
 8000e36:	681c      	ldr	r4, [r3, #0]
 8000e38:	f002 fb70 	bl	800351c <HAL_GetTick>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	6223      	str	r3, [r4, #32]
			CC_GlobalState->amsTicks = HAL_GetTick();
 8000e40:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <state_start_iterate+0x154>)
 8000e42:	681c      	ldr	r4, [r3, #0]
 8000e44:	f002 fb6a 	bl	800351c <HAL_GetTick>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	62e3      	str	r3, [r4, #44]	; 0x2c
			CC_GlobalState->shutdownTicks = HAL_GetTick();
 8000e4c:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <state_start_iterate+0x154>)
 8000e4e:	681c      	ldr	r4, [r3, #0]
 8000e50:	f002 fb64 	bl	800351c <HAL_GetTick>
 8000e54:	4603      	mov	r3, r0
 8000e56:	6363      	str	r3, [r4, #52]	; 0x34
			CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8000e58:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <state_start_iterate+0x154>)
 8000e5a:	681c      	ldr	r4, [r3, #0]
 8000e5c:	f002 fb5e 	bl	800351c <HAL_GetTick>
 8000e60:	4603      	mov	r3, r0
 8000e62:	63a3      	str	r3, [r4, #56]	; 0x38
			CC_GlobalState->inverterTicks = HAL_GetTick();
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <state_start_iterate+0x154>)
 8000e66:	681c      	ldr	r4, [r3, #0]
 8000e68:	f002 fb58 	bl	800351c <HAL_GetTick>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	6323      	str	r3, [r4, #48]	; 0x30
			osSemaphoreRelease(CC_GlobalState->sem);
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <state_start_iterate+0x154>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f006 fd15 	bl	80078a8 <osSemaphoreRelease>
		}

		/* Engage Idle State (Waiting for RTD) */
		fsm_changeState(fsm, &idleState, "PDM Boot Sequence Initiated");
 8000e7e:	4a07      	ldr	r2, [pc, #28]	; (8000e9c <state_start_iterate+0x15c>)
 8000e80:	4907      	ldr	r1, [pc, #28]	; (8000ea0 <state_start_iterate+0x160>)
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff fd18 	bl	80008b8 <fsm_changeState>
	}
	return;
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
}
 8000e8c:	3764      	adds	r7, #100	; 0x64
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd90      	pop	{r4, r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200049e0 	.word	0x200049e0
 8000e98:	20004ba4 	.word	0x20004ba4
 8000e9c:	0800b76c 	.word	0x0800b76c
 8000ea0:	20000010 	.word	0x20000010

08000ea4 <state_start_exit>:

void state_start_exit(fsm_t *fsm)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	/* All CAN Wake or
	 * Confirmation to Idle
	 * Messages go here over CAN */
	//CC_LogInfo("Exit Start\r\n", strlen("Exit Start\r\n"));
	return;
 8000eac:	bf00      	nop
}
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <state_idle_enter>:

state_t idleState = {&state_idle_enter, &state_idle_iterate, &state_idle_exit, "Idle_s"};

void state_idle_enter(fsm_t *fsm)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	/* Calculate Brake Threshold for RTD */
	int brake_threshold_range = BRAKE_PRESSURE_MAX - BRAKE_PRESSURE_MIN;
 8000ec0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ec4:	60fb      	str	r3, [r7, #12]
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000ec6:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <state_idle_enter+0x80>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000ece:	2120      	movs	r1, #32
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f006 fc83 	bl	80077dc <osSemaphoreAcquire>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d121      	bne.n	8000f20 <state_idle_enter+0x68>
	{
		/* Assign Threshold to 20% of Brake Pressure */
		CC_GlobalState->brakePressureThreshold = BRAKE_PRESSURE_MIN + (0.2 * brake_threshold_range);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ee6:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8000f28 <state_idle_enter+0x70>
 8000eea:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000eee:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8000f30 <state_idle_enter+0x78>
 8000ef2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <state_idle_enter+0x80>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000efe:	ee17 2a90 	vmov	r2, s15
 8000f02:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428

		/* Init Chassis Controller On */
		CC_GlobalState->ccInit = true;
 8000f06:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <state_idle_enter+0x80>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		osSemaphoreRelease(CC_GlobalState->sem);
 8000f10:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <state_idle_enter+0x80>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f006 fcc5 	bl	80078a8 <osSemaphoreRelease>
	}
	return;
 8000f1e:	bf00      	nop
 8000f20:	bf00      	nop
}
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	9999999a 	.word	0x9999999a
 8000f2c:	3fc99999 	.word	0x3fc99999
 8000f30:	00000000 	.word	0x00000000
 8000f34:	40790000 	.word	0x40790000
 8000f38:	200049e0 	.word	0x200049e0
 8000f3c:	00000000 	.word	0x00000000

08000f40 <state_idle_iterate>:

void state_idle_iterate(fsm_t *fsm)
{
 8000f40:	b590      	push	{r4, r7, lr}
 8000f42:	b099      	sub	sp, #100	; 0x64
 8000f44:	af06      	add	r7, sp, #24
 8000f46:	6078      	str	r0, [r7, #4]
	/* Check for Heartbeat Expiry */
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8000f48:	4bb0      	ldr	r3, [pc, #704]	; (800120c <state_idle_iterate+0x2cc>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8000f50:	2120      	movs	r1, #32
 8000f52:	4618      	mov	r0, r3
 8000f54:	f006 fc42 	bl	80077dc <osSemaphoreAcquire>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	f040 819d 	bne.w	800129a <state_idle_iterate+0x35a>
	{
		/* AMS Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100 && !CC_GlobalState->AMS_Debug)
 8000f60:	f002 fadc 	bl	800351c <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	4ba9      	ldr	r3, [pc, #676]	; (800120c <state_idle_iterate+0x2cc>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b64      	cmp	r3, #100	; 0x64
 8000f70:	d920      	bls.n	8000fb4 <state_idle_iterate+0x74>
 8000f72:	4ba6      	ldr	r3, [pc, #664]	; (800120c <state_idle_iterate+0x2cc>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	7e9b      	ldrb	r3, [r3, #26]
 8000f78:	f083 0301 	eor.w	r3, r3, #1
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d018      	beq.n	8000fb4 <state_idle_iterate+0x74>
		{
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8000f82:	4ba2      	ldr	r3, [pc, #648]	; (800120c <state_idle_iterate+0x2cc>)
 8000f84:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8000f86:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8000f88:	4ba0      	ldr	r3, [pc, #640]	; (800120c <state_idle_iterate+0x2cc>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8000f8c:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8000f90:	4b9e      	ldr	r3, [pc, #632]	; (800120c <state_idle_iterate+0x2cc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8000f94:	3310      	adds	r3, #16
 8000f96:	4a9e      	ldr	r2, [pc, #632]	; (8001210 <state_idle_iterate+0x2d0>)
 8000f98:	9204      	str	r2, [sp, #16]
 8000f9a:	4a9e      	ldr	r2, [pc, #632]	; (8001214 <state_idle_iterate+0x2d4>)
 8000f9c:	9203      	str	r2, [sp, #12]
 8000f9e:	4a9e      	ldr	r2, [pc, #632]	; (8001218 <state_idle_iterate+0x2d8>)
 8000fa0:	9202      	str	r2, [sp, #8]
 8000fa2:	4a9e      	ldr	r2, [pc, #632]	; (800121c <state_idle_iterate+0x2dc>)
 8000fa4:	9201      	str	r2, [sp, #4]
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	4602      	mov	r2, r0
 8000fac:	2101      	movs	r1, #1
 8000fae:	489c      	ldr	r0, [pc, #624]	; (8001220 <state_idle_iterate+0x2e0>)
 8000fb0:	f7ff fbc4 	bl	800073c <Send_CC_FatalShutdown>
		}
		/* Shutdown Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownTicks) > 100 && !CC_GlobalState->SHDN_Debug)
 8000fb4:	f002 fab2 	bl	800351c <HAL_GetTick>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	4b94      	ldr	r3, [pc, #592]	; (800120c <state_idle_iterate+0x2cc>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b64      	cmp	r3, #100	; 0x64
 8000fc4:	d920      	bls.n	8001008 <state_idle_iterate+0xc8>
 8000fc6:	4b91      	ldr	r3, [pc, #580]	; (800120c <state_idle_iterate+0x2cc>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	7f5b      	ldrb	r3, [r3, #29]
 8000fcc:	f083 0301 	eor.w	r3, r3, #1
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d018      	beq.n	8001008 <state_idle_iterate+0xc8>
		{
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8000fd6:	4b8d      	ldr	r3, [pc, #564]	; (800120c <state_idle_iterate+0x2cc>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 8000fda:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8000fdc:	4b8b      	ldr	r3, [pc, #556]	; (800120c <state_idle_iterate+0x2cc>)
 8000fde:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 8000fe0:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8000fe4:	4b89      	ldr	r3, [pc, #548]	; (800120c <state_idle_iterate+0x2cc>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 8000fe8:	3310      	adds	r3, #16
 8000fea:	4a89      	ldr	r2, [pc, #548]	; (8001210 <state_idle_iterate+0x2d0>)
 8000fec:	9204      	str	r2, [sp, #16]
 8000fee:	4a89      	ldr	r2, [pc, #548]	; (8001214 <state_idle_iterate+0x2d4>)
 8000ff0:	9203      	str	r2, [sp, #12]
 8000ff2:	4a89      	ldr	r2, [pc, #548]	; (8001218 <state_idle_iterate+0x2d8>)
 8000ff4:	9202      	str	r2, [sp, #8]
 8000ff6:	4a89      	ldr	r2, [pc, #548]	; (800121c <state_idle_iterate+0x2dc>)
 8000ff8:	9201      	str	r2, [sp, #4]
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	4602      	mov	r2, r0
 8001000:	2101      	movs	r1, #1
 8001002:	4888      	ldr	r0, [pc, #544]	; (8001224 <state_idle_iterate+0x2e4>)
 8001004:	f7ff fb9a 	bl	800073c <Send_CC_FatalShutdown>
		}
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100 && !CC_GlobalState->SHDN_IMD_Debug)
 8001008:	f002 fa88 	bl	800351c <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	4b7f      	ldr	r3, [pc, #508]	; (800120c <state_idle_iterate+0x2cc>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b64      	cmp	r3, #100	; 0x64
 8001018:	d920      	bls.n	800105c <state_idle_iterate+0x11c>
 800101a:	4b7c      	ldr	r3, [pc, #496]	; (800120c <state_idle_iterate+0x2cc>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	7f1b      	ldrb	r3, [r3, #28]
 8001020:	f083 0301 	eor.w	r3, r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d018      	beq.n	800105c <state_idle_iterate+0x11c>
		{
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800102a:	4b78      	ldr	r3, [pc, #480]	; (800120c <state_idle_iterate+0x2cc>)
 800102c:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 800102e:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001030:	4b76      	ldr	r3, [pc, #472]	; (800120c <state_idle_iterate+0x2cc>)
 8001032:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001034:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001038:	4b74      	ldr	r3, [pc, #464]	; (800120c <state_idle_iterate+0x2cc>)
 800103a:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 800103c:	3310      	adds	r3, #16
 800103e:	4a74      	ldr	r2, [pc, #464]	; (8001210 <state_idle_iterate+0x2d0>)
 8001040:	9204      	str	r2, [sp, #16]
 8001042:	4a74      	ldr	r2, [pc, #464]	; (8001214 <state_idle_iterate+0x2d4>)
 8001044:	9203      	str	r2, [sp, #12]
 8001046:	4a74      	ldr	r2, [pc, #464]	; (8001218 <state_idle_iterate+0x2d8>)
 8001048:	9202      	str	r2, [sp, #8]
 800104a:	4a74      	ldr	r2, [pc, #464]	; (800121c <state_idle_iterate+0x2dc>)
 800104c:	9201      	str	r2, [sp, #4]
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	460b      	mov	r3, r1
 8001052:	4602      	mov	r2, r0
 8001054:	2101      	movs	r1, #1
 8001056:	4874      	ldr	r0, [pc, #464]	; (8001228 <state_idle_iterate+0x2e8>)
 8001058:	f7ff fb70 	bl	800073c <Send_CC_FatalShutdown>
		}
		/* Inverter Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->inverterTicks) > 100 && !CC_GlobalState->Inverter_Debug)
 800105c:	f002 fa5e 	bl	800351c <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	4b6a      	ldr	r3, [pc, #424]	; (800120c <state_idle_iterate+0x2cc>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b64      	cmp	r3, #100	; 0x64
 800106c:	d920      	bls.n	80010b0 <state_idle_iterate+0x170>
 800106e:	4b67      	ldr	r3, [pc, #412]	; (800120c <state_idle_iterate+0x2cc>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	7edb      	ldrb	r3, [r3, #27]
 8001074:	f083 0301 	eor.w	r3, r3, #1
 8001078:	b2db      	uxtb	r3, r3
 800107a:	2b00      	cmp	r3, #0
 800107c:	d018      	beq.n	80010b0 <state_idle_iterate+0x170>
		{
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800107e:	4b63      	ldr	r3, [pc, #396]	; (800120c <state_idle_iterate+0x2cc>)
 8001080:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001082:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001084:	4b61      	ldr	r3, [pc, #388]	; (800120c <state_idle_iterate+0x2cc>)
 8001086:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001088:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 800108c:	4b5f      	ldr	r3, [pc, #380]	; (800120c <state_idle_iterate+0x2cc>)
 800108e:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001090:	3310      	adds	r3, #16
 8001092:	4a5f      	ldr	r2, [pc, #380]	; (8001210 <state_idle_iterate+0x2d0>)
 8001094:	9204      	str	r2, [sp, #16]
 8001096:	4a5f      	ldr	r2, [pc, #380]	; (8001214 <state_idle_iterate+0x2d4>)
 8001098:	9203      	str	r2, [sp, #12]
 800109a:	4a5f      	ldr	r2, [pc, #380]	; (8001218 <state_idle_iterate+0x2d8>)
 800109c:	9202      	str	r2, [sp, #8]
 800109e:	4a5f      	ldr	r2, [pc, #380]	; (800121c <state_idle_iterate+0x2dc>)
 80010a0:	9201      	str	r2, [sp, #4]
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	460b      	mov	r3, r1
 80010a6:	4602      	mov	r2, r0
 80010a8:	2101      	movs	r1, #1
 80010aa:	4860      	ldr	r0, [pc, #384]	; (800122c <state_idle_iterate+0x2ec>)
 80010ac:	f7ff fb46 	bl	800073c <Send_CC_FatalShutdown>
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 80010b0:	4b56      	ldr	r3, [pc, #344]	; (800120c <state_idle_iterate+0x2cc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80010b8:	4618      	mov	r0, r3
 80010ba:	f006 fbf5 	bl	80078a8 <osSemaphoreRelease>
	}

	/* Check for Queued CAN Packets */
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 80010be:	e0ec      	b.n	800129a <state_idle_iterate+0x35a>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CANQueue, &msg, 0U, 0U) == osOK)
 80010c0:	4b52      	ldr	r3, [pc, #328]	; (800120c <state_idle_iterate+0x2cc>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 80010c8:	f107 010c 	add.w	r1, r7, #12
 80010cc:	2300      	movs	r3, #0
 80010ce:	2200      	movs	r2, #0
 80010d0:	f006 fd3c 	bl	8007b4c <osMessageQueueGet>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	f040 80df 	bne.w	800129a <state_idle_iterate+0x35a>
		{
			/* Packet Handler */
			/* AMS Heartbeat */
			if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 80010dc:	693c      	ldr	r4, [r7, #16]
 80010de:	2300      	movs	r3, #0
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	2301      	movs	r3, #1
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2200      	movs	r2, #0
 80010ea:	2110      	movs	r1, #16
 80010ec:	2001      	movs	r0, #1
 80010ee:	f7ff fd0f 	bl	8000b10 <Compose_CANId>
 80010f2:	4603      	mov	r3, r0
 80010f4:	429c      	cmp	r4, r3
 80010f6:	d13b      	bne.n	8001170 <state_idle_iterate+0x230>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80010f8:	4b44      	ldr	r3, [pc, #272]	; (800120c <state_idle_iterate+0x2cc>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001100:	2120      	movs	r1, #32
 8001102:	4618      	mov	r0, r3
 8001104:	f006 fb6a 	bl	80077dc <osSemaphoreAcquire>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	f040 80c5 	bne.w	800129a <state_idle_iterate+0x35a>
				{
					bool initialised; bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
					Parse_AMS_HeartbeatResponse(msg.data, &initialised, &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 8001110:	f107 043d 	add.w	r4, r7, #61	; 0x3d
 8001114:	f107 023e 	add.w	r2, r7, #62	; 0x3e
 8001118:	f107 013f 	add.w	r1, r7, #63	; 0x3f
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	f103 001c 	add.w	r0, r3, #28
 8001124:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8001128:	9304      	str	r3, [sp, #16]
 800112a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800112e:	9303      	str	r3, [sp, #12]
 8001130:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8001134:	9302      	str	r3, [sp, #8]
 8001136:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	4623      	mov	r3, r4
 8001144:	f7ff fa54 	bl	80005f0 <Parse_AMS_HeartbeatResponse>
					CC_GlobalState->amsTicks = HAL_GetTick();
 8001148:	4b30      	ldr	r3, [pc, #192]	; (800120c <state_idle_iterate+0x2cc>)
 800114a:	681c      	ldr	r4, [r3, #0]
 800114c:	f002 f9e6 	bl	800351c <HAL_GetTick>
 8001150:	4603      	mov	r3, r0
 8001152:	62e3      	str	r3, [r4, #44]	; 0x2c
					CC_GlobalState->amsInit = initialised;
 8001154:	4b2d      	ldr	r3, [pc, #180]	; (800120c <state_idle_iterate+0x2cc>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800115c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					osSemaphoreRelease(CC_GlobalState->sem);
 8001160:	4b2a      	ldr	r3, [pc, #168]	; (800120c <state_idle_iterate+0x2cc>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001168:	4618      	mov	r0, r3
 800116a:	f006 fb9d 	bl	80078a8 <osSemaphoreRelease>
 800116e:	e094      	b.n	800129a <state_idle_iterate+0x35a>
				}
			}
			/* Shutdown Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x01, 0x0))
 8001170:	693c      	ldr	r4, [r7, #16]
 8001172:	2300      	movs	r3, #0
 8001174:	9301      	str	r3, [sp, #4]
 8001176:	2301      	movs	r3, #1
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2301      	movs	r3, #1
 800117c:	2200      	movs	r2, #0
 800117e:	2106      	movs	r1, #6
 8001180:	2001      	movs	r0, #1
 8001182:	f7ff fcc5 	bl	8000b10 <Compose_CANId>
 8001186:	4603      	mov	r3, r0
 8001188:	429c      	cmp	r4, r3
 800118a:	d121      	bne.n	80011d0 <state_idle_iterate+0x290>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800118c:	4b1f      	ldr	r3, [pc, #124]	; (800120c <state_idle_iterate+0x2cc>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001194:	2120      	movs	r1, #32
 8001196:	4618      	mov	r0, r3
 8001198:	f006 fb20 	bl	80077dc <osSemaphoreAcquire>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d17b      	bne.n	800129a <state_idle_iterate+0x35a>
				{
					uint8_t segmentState;
					Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	331c      	adds	r3, #28
 80011a8:	f107 0235 	add.w	r2, r7, #53	; 0x35
 80011ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011b0:	f7ff fce4 	bl	8000b7c <Parse_SHDN_HeartbeatResponse>
					CC_GlobalState->shutdownTicks = HAL_GetTick();
 80011b4:	4b15      	ldr	r3, [pc, #84]	; (800120c <state_idle_iterate+0x2cc>)
 80011b6:	681c      	ldr	r4, [r3, #0]
 80011b8:	f002 f9b0 	bl	800351c <HAL_GetTick>
 80011bc:	4603      	mov	r3, r0
 80011be:	6363      	str	r3, [r4, #52]	; 0x34
					osSemaphoreRelease(CC_GlobalState->sem);
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <state_idle_iterate+0x2cc>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80011c8:	4618      	mov	r0, r3
 80011ca:	f006 fb6d 	bl	80078a8 <osSemaphoreRelease>
 80011ce:	e064      	b.n	800129a <state_idle_iterate+0x35a>
				}
			}
			/* Shutdown IMD Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 80011d0:	693c      	ldr	r4, [r7, #16]
 80011d2:	2300      	movs	r3, #0
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	2301      	movs	r3, #1
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	2301      	movs	r3, #1
 80011dc:	2200      	movs	r2, #0
 80011de:	2110      	movs	r1, #16
 80011e0:	2001      	movs	r0, #1
 80011e2:	f7ff fc95 	bl	8000b10 <Compose_CANId>
 80011e6:	4603      	mov	r3, r0
 80011e8:	429c      	cmp	r4, r3
 80011ea:	d121      	bne.n	8001230 <state_idle_iterate+0x2f0>
			{
				uint8_t pwmState;
				Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	331c      	adds	r3, #28
 80011f2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80011f6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011fa:	f7ff fcd0 	bl	8000b9e <Parse_SHDN_IMD_HeartbeatResponse>
				CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 80011fe:	4b03      	ldr	r3, [pc, #12]	; (800120c <state_idle_iterate+0x2cc>)
 8001200:	681c      	ldr	r4, [r3, #0]
 8001202:	f002 f98b 	bl	800351c <HAL_GetTick>
 8001206:	4603      	mov	r3, r0
 8001208:	63a3      	str	r3, [r4, #56]	; 0x38
 800120a:	e046      	b.n	800129a <state_idle_iterate+0x35a>
 800120c:	200049e0 	.word	0x200049e0
 8001210:	20004c38 	.word	0x20004c38
 8001214:	20004b7c 	.word	0x20004b7c
 8001218:	20004ba4 	.word	0x20004ba4
 800121c:	20004bcc 	.word	0x20004bcc
 8001220:	0800b788 	.word	0x0800b788
 8001224:	0800b7a0 	.word	0x0800b7a0
 8001228:	0800b7b8 	.word	0x0800b7b8
 800122c:	0800b7d4 	.word	0x0800b7d4
			}
			/* Inverter Heartbeat */
			else if(msg.header.ExtId == 0x59)
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	2b59      	cmp	r3, #89	; 0x59
 8001234:	d10a      	bne.n	800124c <state_idle_iterate+0x30c>
			{
				CC_GlobalState->inverterTicks = HAL_GetTick();
 8001236:	4b5e      	ldr	r3, [pc, #376]	; (80013b0 <state_idle_iterate+0x470>)
 8001238:	681c      	ldr	r4, [r3, #0]
 800123a:	f002 f96f 	bl	800351c <HAL_GetTick>
 800123e:	4603      	mov	r3, r0
 8001240:	6323      	str	r3, [r4, #48]	; 0x30
				CC_LogInfo("Inverter Heartbeat\r\n", strlen("Inverter Heartbeat\r\n"));
 8001242:	2114      	movs	r1, #20
 8001244:	485b      	ldr	r0, [pc, #364]	; (80013b4 <state_idle_iterate+0x474>)
 8001246:	f001 fec3 	bl	8002fd0 <CC_LogInfo>
 800124a:	e026      	b.n	800129a <state_idle_iterate+0x35a>
			}
			/* Shutdown Triggered Fault */
			else if(msg.header.ExtId == Compose_CANId(0x0, 0x06, 0x0, 0x0, 0x0, 0x0))
 800124c:	693c      	ldr	r4, [r7, #16]
 800124e:	2300      	movs	r3, #0
 8001250:	9301      	str	r3, [sp, #4]
 8001252:	2300      	movs	r3, #0
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	2300      	movs	r3, #0
 8001258:	2200      	movs	r2, #0
 800125a:	2106      	movs	r1, #6
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff fc57 	bl	8000b10 <Compose_CANId>
 8001262:	4603      	mov	r3, r0
 8001264:	429c      	cmp	r4, r3
 8001266:	d118      	bne.n	800129a <state_idle_iterate+0x35a>
			{
				// TODO DEAL WITH INVERTERS HERE WITH SOFT INVERTER SHUTDOWN
				Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
						&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001268:	4b51      	ldr	r3, [pc, #324]	; (80013b0 <state_idle_iterate+0x470>)
 800126a:	681b      	ldr	r3, [r3, #0]
				Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800126c:	4618      	mov	r0, r3
						&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800126e:	4b50      	ldr	r3, [pc, #320]	; (80013b0 <state_idle_iterate+0x470>)
 8001270:	681b      	ldr	r3, [r3, #0]
				Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 8001272:	f103 0108 	add.w	r1, r3, #8
						&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001276:	4b4e      	ldr	r3, [pc, #312]	; (80013b0 <state_idle_iterate+0x470>)
 8001278:	681b      	ldr	r3, [r3, #0]
				Send_CC_FatalShutdown("Fatal Shutdown Trigger Fault\r\n", true,
 800127a:	3310      	adds	r3, #16
 800127c:	4a4e      	ldr	r2, [pc, #312]	; (80013b8 <state_idle_iterate+0x478>)
 800127e:	9204      	str	r2, [sp, #16]
 8001280:	4a4e      	ldr	r2, [pc, #312]	; (80013bc <state_idle_iterate+0x47c>)
 8001282:	9203      	str	r2, [sp, #12]
 8001284:	4a4e      	ldr	r2, [pc, #312]	; (80013c0 <state_idle_iterate+0x480>)
 8001286:	9202      	str	r2, [sp, #8]
 8001288:	4a4e      	ldr	r2, [pc, #312]	; (80013c4 <state_idle_iterate+0x484>)
 800128a:	9201      	str	r2, [sp, #4]
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	460b      	mov	r3, r1
 8001290:	4602      	mov	r2, r0
 8001292:	2101      	movs	r1, #1
 8001294:	484c      	ldr	r0, [pc, #304]	; (80013c8 <state_idle_iterate+0x488>)
 8001296:	f7ff fa51 	bl	800073c <Send_CC_FatalShutdown>
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 800129a:	4b45      	ldr	r3, [pc, #276]	; (80013b0 <state_idle_iterate+0x470>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80012a2:	4618      	mov	r0, r3
 80012a4:	f006 fcc4 	bl	8007c30 <osMessageQueueGetCount>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f47f af08 	bne.w	80010c0 <state_idle_iterate+0x180>
		}
	}

	/* If Brake Pressure > 20% */
	uint16_t raw;
	if(CC_GlobalState->RTD_Debug)
 80012b0:	4b3f      	ldr	r3, [pc, #252]	; (80013b0 <state_idle_iterate+0x470>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	7e1b      	ldrb	r3, [r3, #24]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d016      	beq.n	80012e8 <state_idle_iterate+0x3a8>
	{
		int brake_threshold_range = BRAKE_PRESSURE_MAX - BRAKE_PRESSURE_MIN;
 80012ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012be:	643b      	str	r3, [r7, #64]	; 0x40
		raw = BRAKE_PRESSURE_MIN + (0.3 * brake_threshold_range);
 80012c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012c2:	ee07 3a90 	vmov	s15, r3
 80012c6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80012ca:	ed9f 6b35 	vldr	d6, [pc, #212]	; 80013a0 <state_idle_iterate+0x460>
 80012ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80012d2:	ed9f 6b35 	vldr	d6, [pc, #212]	; 80013a8 <state_idle_iterate+0x468>
 80012d6:	ee37 7b06 	vadd.f64	d7, d7, d6
 80012da:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80012de:	ee17 3a90 	vmov	r3, s15
 80012e2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80012e6:	e008      	b.n	80012fa <state_idle_iterate+0x3ba>
	}
	else
	{
		HAL_ADC_Start(&hadc3);
 80012e8:	4838      	ldr	r0, [pc, #224]	; (80013cc <state_idle_iterate+0x48c>)
 80012ea:	f002 f967 	bl	80035bc <HAL_ADC_Start>
		raw = HAL_ADC_GetValue(&hadc3);
 80012ee:	4837      	ldr	r0, [pc, #220]	; (80013cc <state_idle_iterate+0x48c>)
 80012f0:	f002 fb12 	bl	8003918 <HAL_ADC_GetValue>
 80012f4:	4603      	mov	r3, r0
 80012f6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	}
	if(raw > CC_GlobalState->brakePressureThreshold && CC_GlobalState->amsInit && CC_GlobalState->ccInit)
 80012fa:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80012fe:	4b2c      	ldr	r3, [pc, #176]	; (80013b0 <state_idle_iterate+0x470>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 8001306:	429a      	cmp	r2, r3
 8001308:	d93d      	bls.n	8001386 <state_idle_iterate+0x446>
 800130a:	4b29      	ldr	r3, [pc, #164]	; (80013b0 <state_idle_iterate+0x470>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001312:	2b00      	cmp	r3, #0
 8001314:	d037      	beq.n	8001386 <state_idle_iterate+0x446>
 8001316:	4b26      	ldr	r3, [pc, #152]	; (80013b0 <state_idle_iterate+0x470>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800131e:	2b00      	cmp	r3, #0
 8001320:	d031      	beq.n	8001386 <state_idle_iterate+0x446>
	{
		/* Illuminate RTD Button */
		HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_SET);
 8001322:	2201      	movs	r2, #1
 8001324:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001328:	4829      	ldr	r0, [pc, #164]	; (80013d0 <state_idle_iterate+0x490>)
 800132a:	f004 f843 	bl	80053b4 <HAL_GPIO_WritePin>
		/* If RTD Button Engaged */
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800132e:	4b20      	ldr	r3, [pc, #128]	; (80013b0 <state_idle_iterate+0x470>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001336:	2120      	movs	r1, #32
 8001338:	4618      	mov	r0, r3
 800133a:	f006 fa4f 	bl	80077dc <osSemaphoreAcquire>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d126      	bne.n	8001392 <state_idle_iterate+0x452>
		{
			if(HAL_GPIO_ReadPin(RTD_INPUT_GPIO_Port, RTD_INPUT_Pin) && (HAL_GetTick() - CC_GlobalState->finalRtdTicks) >= 5000)
 8001344:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001348:	4821      	ldr	r0, [pc, #132]	; (80013d0 <state_idle_iterate+0x490>)
 800134a:	f004 f81b 	bl	8005384 <HAL_GPIO_ReadPin>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d010      	beq.n	8001376 <state_idle_iterate+0x436>
 8001354:	f002 f8e2 	bl	800351c <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <state_idle_iterate+0x470>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	f241 3287 	movw	r2, #4999	; 0x1387
 8001368:	4293      	cmp	r3, r2
 800136a:	d904      	bls.n	8001376 <state_idle_iterate+0x436>
			{
				/* Enter Driving State */
				fsm_changeState(fsm, &drivingState, "RTD Engaged");
 800136c:	4a19      	ldr	r2, [pc, #100]	; (80013d4 <state_idle_iterate+0x494>)
 800136e:	491a      	ldr	r1, [pc, #104]	; (80013d8 <state_idle_iterate+0x498>)
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff faa1 	bl	80008b8 <fsm_changeState>
			}
			osSemaphoreRelease(CC_GlobalState->sem);
 8001376:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <state_idle_iterate+0x470>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 800137e:	4618      	mov	r0, r3
 8001380:	f006 fa92 	bl	80078a8 <osSemaphoreRelease>
		if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001384:	e005      	b.n	8001392 <state_idle_iterate+0x452>
		}
	}
	else
	{
		HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	f44f 7180 	mov.w	r1, #256	; 0x100
 800138c:	4810      	ldr	r0, [pc, #64]	; (80013d0 <state_idle_iterate+0x490>)
 800138e:	f004 f811 	bl	80053b4 <HAL_GPIO_WritePin>
	}
}
 8001392:	bf00      	nop
 8001394:	374c      	adds	r7, #76	; 0x4c
 8001396:	46bd      	mov	sp, r7
 8001398:	bd90      	pop	{r4, r7, pc}
 800139a:	bf00      	nop
 800139c:	f3af 8000 	nop.w
 80013a0:	33333333 	.word	0x33333333
 80013a4:	3fd33333 	.word	0x3fd33333
 80013a8:	00000000 	.word	0x00000000
 80013ac:	40790000 	.word	0x40790000
 80013b0:	200049e0 	.word	0x200049e0
 80013b4:	0800b7f0 	.word	0x0800b7f0
 80013b8:	20004c38 	.word	0x20004c38
 80013bc:	20004b7c 	.word	0x20004b7c
 80013c0:	20004ba4 	.word	0x20004ba4
 80013c4:	20004bcc 	.word	0x20004bcc
 80013c8:	0800b808 	.word	0x0800b808
 80013cc:	20004a74 	.word	0x20004a74
 80013d0:	40021000 	.word	0x40021000
 80013d4:	0800b828 	.word	0x0800b828
 80013d8:	20000020 	.word	0x20000020

080013dc <state_idle_exit>:

void state_idle_exit(fsm_t *fsm)
{
 80013dc:	b590      	push	{r4, r7, lr}
 80013de:	b08b      	sub	sp, #44	; 0x2c
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	/* Broadcast RTD on all CAN lines */
	CC_ReadyToDrive_t readyToDrive = Compose_CC_ReadyToDrive();
 80013e4:	f7ff f96e 	bl	80006c4 <Compose_CC_ReadyToDrive>
 80013e8:	4603      	mov	r3, r0
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	615a      	str	r2, [r3, #20]
	{
			.ExtId = readyToDrive.id,
 80013fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	CAN_TxHeaderTypeDef header =
 8001400:	613b      	str	r3, [r7, #16]
 8001402:	2304      	movs	r3, #4
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	2301      	movs	r3, #1
 8001408:	61fb      	str	r3, [r7, #28]
			.IDE = CAN_ID_EXT,
			.RTR = CAN_RTR_DATA,
			.DLC = 1,
			.TransmitGlobalTime = DISABLE,
	};
	uint8_t data[1] = {0xF};
 800140a:	230f      	movs	r3, #15
 800140c:	723b      	strb	r3, [r7, #8]
	HAL_CAN_AddTxMessage(&hcan1, &header, data, &CC_GlobalState->CAN1_TxMailbox);
 800140e:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <state_idle_exit+0xa8>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f107 0208 	add.w	r2, r7, #8
 8001416:	f107 010c 	add.w	r1, r7, #12
 800141a:	481b      	ldr	r0, [pc, #108]	; (8001488 <state_idle_exit+0xac>)
 800141c:	f002 ff9a 	bl	8004354 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 8001420:	4b18      	ldr	r3, [pc, #96]	; (8001484 <state_idle_exit+0xa8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3308      	adds	r3, #8
 8001426:	f107 0208 	add.w	r2, r7, #8
 800142a:	f107 010c 	add.w	r1, r7, #12
 800142e:	4817      	ldr	r0, [pc, #92]	; (800148c <state_idle_exit+0xb0>)
 8001430:	f002 ff90 	bl	8004354 <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan3, &header, data, &CC_GlobalState->CAN3_TxMailbox);
 8001434:	4b13      	ldr	r3, [pc, #76]	; (8001484 <state_idle_exit+0xa8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	3310      	adds	r3, #16
 800143a:	f107 0208 	add.w	r2, r7, #8
 800143e:	f107 010c 	add.w	r1, r7, #12
 8001442:	4813      	ldr	r0, [pc, #76]	; (8001490 <state_idle_exit+0xb4>)
 8001444:	f002 ff86 	bl	8004354 <HAL_CAN_AddTxMessage>

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001448:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <state_idle_exit+0xa8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001450:	2120      	movs	r1, #32
 8001452:	4618      	mov	r0, r3
 8001454:	f006 f9c2 	bl	80077dc <osSemaphoreAcquire>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d10d      	bne.n	800147a <state_idle_exit+0x9e>
	{
		CC_GlobalState->readyToDriveTicks = HAL_GetTick();
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <state_idle_exit+0xa8>)
 8001460:	681c      	ldr	r4, [r3, #0]
 8001462:	f002 f85b 	bl	800351c <HAL_GetTick>
 8001466:	4603      	mov	r3, r0
 8001468:	6263      	str	r3, [r4, #36]	; 0x24
		osSemaphoreRelease(CC_GlobalState->sem);
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <state_idle_exit+0xa8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001472:	4618      	mov	r0, r3
 8001474:	f006 fa18 	bl	80078a8 <osSemaphoreRelease>
	}
	return;
 8001478:	bf00      	nop
 800147a:	bf00      	nop
}
 800147c:	372c      	adds	r7, #44	; 0x2c
 800147e:	46bd      	mov	sp, r7
 8001480:	bd90      	pop	{r4, r7, pc}
 8001482:	bf00      	nop
 8001484:	200049e0 	.word	0x200049e0
 8001488:	20004bcc 	.word	0x20004bcc
 800148c:	20004ba4 	.word	0x20004ba4
 8001490:	20004b7c 	.word	0x20004b7c

08001494 <state_driving_enter>:

state_t drivingState = {&state_driving_enter, &state_driving_iterate, &state_driving_exit, "Driving_s"};

void state_driving_enter(fsm_t *fsm)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	/* Play RTD Siren for 2 Seconds */

	/* Enable all channels on PDM */
	// TODO Fix Bitwise Flip on enter IDLE State under current PDM Startup Sequence

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800149c:	4b4e      	ldr	r3, [pc, #312]	; (80015d8 <state_driving_enter+0x144>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80014a4:	2120      	movs	r1, #32
 80014a6:	4618      	mov	r0, r3
 80014a8:	f006 f998 	bl	80077dc <osSemaphoreAcquire>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d17d      	bne.n	80015ae <state_driving_enter+0x11a>
	{
		CC_GlobalState->tractiveActive = true;
 80014b2:	4b49      	ldr	r3, [pc, #292]	; (80015d8 <state_driving_enter+0x144>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2201      	movs	r2, #1
 80014b8:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
		CC_GlobalState->faultDetected = false;
 80014bc:	4b46      	ldr	r3, [pc, #280]	; (80015d8 <state_driving_enter+0x144>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2200      	movs	r2, #0
 80014c2:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
		CC_GlobalState->rtdLightActive = true;
 80014c6:	4b44      	ldr	r3, [pc, #272]	; (80015d8 <state_driving_enter+0x144>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 24e4 	strb.w	r2, [r3, #1252]	; 0x4e4

		memset(CC_GlobalState->rollingBrakeValues, 0, 10*sizeof(uint32_t));
 80014d0:	4b41      	ldr	r3, [pc, #260]	; (80015d8 <state_driving_enter+0x144>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f203 432c 	addw	r3, r3, #1068	; 0x42c
 80014d8:	2228      	movs	r2, #40	; 0x28
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f009 fcda 	bl	800ae96 <memset>
		memset(CC_GlobalState->secondaryRollingBrakeValues, 0, 10*sizeof(uint32_t));
 80014e2:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <state_driving_enter+0x144>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80014ea:	2228      	movs	r2, #40	; 0x28
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f009 fcd1 	bl	800ae96 <memset>
		memset(CC_GlobalState->rollingAccelValues, 0, 10*sizeof(uint32_t));
 80014f4:	4b38      	ldr	r3, [pc, #224]	; (80015d8 <state_driving_enter+0x144>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f203 435c 	addw	r3, r3, #1116	; 0x45c
 80014fc:	2228      	movs	r2, #40	; 0x28
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f009 fcc8 	bl	800ae96 <memset>
		memset(CC_GlobalState->secondaryRollingAccelValues, 0, 10*sizeof(uint32_t));
 8001506:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <state_driving_enter+0x144>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f203 4384 	addw	r3, r3, #1156	; 0x484
 800150e:	2228      	movs	r2, #40	; 0x28
 8001510:	2100      	movs	r1, #0
 8001512:	4618      	mov	r0, r3
 8001514:	f009 fcbf 	bl	800ae96 <memset>
		memset(CC_GlobalState->tertiaryRollingAccelValues, 0, 10*sizeof(uint32_t));
 8001518:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <state_driving_enter+0x144>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f203 43ac 	addw	r3, r3, #1196	; 0x4ac
 8001520:	2228      	movs	r2, #40	; 0x28
 8001522:	2100      	movs	r1, #0
 8001524:	4618      	mov	r0, r3
 8001526:	f009 fcb6 	bl	800ae96 <memset>

		CC_GlobalState->brakeOneMin = BRAKE_PEDAL_ONE_MIN;
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <state_driving_enter+0x144>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001532:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
		CC_GlobalState->brakeOneMax = BRAKE_PEDAL_ONE_MAX;
 8001536:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <state_driving_enter+0x144>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f640 5248 	movw	r2, #3400	; 0xd48
 800153e:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
		CC_GlobalState->brakeTwoMin = BRAKE_PEDAL_TWO_MIN;
 8001542:	4b25      	ldr	r3, [pc, #148]	; (80015d8 <state_driving_enter+0x144>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	22f0      	movs	r2, #240	; 0xf0
 8001548:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
		CC_GlobalState->brakeTwoMax = BRAKE_PEDAL_TWO_MAX;
 800154c:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <state_driving_enter+0x144>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f640 42f8 	movw	r2, #3320	; 0xcf8
 8001554:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a

		CC_GlobalState->accelOneMin = ACCEL_PEDAL_ONE_MIN;
 8001558:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <state_driving_enter+0x144>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001560:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4
		CC_GlobalState->accelOneMax = ACCEL_PEDAL_ONE_MAX;
 8001564:	4b1c      	ldr	r3, [pc, #112]	; (80015d8 <state_driving_enter+0x144>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f640 5216 	movw	r2, #3350	; 0xd16
 800156c:	f8a3 24d6 	strh.w	r2, [r3, #1238]	; 0x4d6
		CC_GlobalState->accelTwoMin = ACCEL_PEDAL_TWO_MIN;
 8001570:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <state_driving_enter+0x144>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001578:	f8a3 24d8 	strh.w	r2, [r3, #1240]	; 0x4d8
		CC_GlobalState->accelTwoMax = ACCEL_PEDAL_TWO_MAX;
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <state_driving_enter+0x144>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f640 5248 	movw	r2, #3400	; 0xd48
 8001584:	f8a3 24da 	strh.w	r2, [r3, #1242]	; 0x4da
		CC_GlobalState->accelThreeMin = ACCEL_PEDAL_THREE_MIN;
 8001588:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <state_driving_enter+0x144>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001590:	f8a3 24dc 	strh.w	r2, [r3, #1244]	; 0x4dc
		CC_GlobalState->accelThreeMax = ACCEL_PEDAL_THREE_MAX;
 8001594:	4b10      	ldr	r3, [pc, #64]	; (80015d8 <state_driving_enter+0x144>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f640 5234 	movw	r2, #3380	; 0xd34
 800159c:	f8a3 24de 	strh.w	r2, [r3, #1246]	; 0x4de

		osSemaphoreRelease(CC_GlobalState->sem);
 80015a0:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <state_driving_enter+0x144>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80015a8:	4618      	mov	r0, r3
 80015aa:	f006 f97d 	bl	80078a8 <osSemaphoreRelease>
	}
	/* Start Polling ADC */
	HAL_ADC_Start_DMA(&hadc2, CC_GlobalState->brakeAdcValues, 100);
 80015ae:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <state_driving_enter+0x144>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	3340      	adds	r3, #64	; 0x40
 80015b4:	2264      	movs	r2, #100	; 0x64
 80015b6:	4619      	mov	r1, r3
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <state_driving_enter+0x148>)
 80015ba:	f002 f8bf 	bl	800373c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc1, CC_GlobalState->accelAdcValues, 150);
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <state_driving_enter+0x144>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 80015c6:	2296      	movs	r2, #150	; 0x96
 80015c8:	4619      	mov	r1, r3
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <state_driving_enter+0x14c>)
 80015cc:	f002 f8b6 	bl	800373c <HAL_ADC_Start_DMA>
	/* Else */

	/* Hard Shutdown Power Off */
	return;
 80015d0:	bf00      	nop
}
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	200049e0 	.word	0x200049e0
 80015dc:	200049e4 	.word	0x200049e4
 80015e0:	20004a2c 	.word	0x20004a2c

080015e4 <state_driving_iterate>:


void state_driving_iterate(fsm_t *fsm)
{
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b0cb      	sub	sp, #300	; 0x12c
 80015e8:	af06      	add	r7, sp, #24
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	6018      	str	r0, [r3, #0]
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80015ee:	4ba3      	ldr	r3, [pc, #652]	; (800187c <state_driving_iterate+0x298>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80015f6:	2120      	movs	r1, #32
 80015f8:	4618      	mov	r0, r3
 80015fa:	f006 f8ef 	bl	80077dc <osSemaphoreAcquire>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	f040 820d 	bne.w	8001a20 <state_driving_iterate+0x43c>
	{
		/* Flash RTD */
		if((HAL_GetTick() - CC_GlobalState->readyToDriveTicks) > 1000)
 8001606:	f001 ff89 	bl	800351c <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	4b9b      	ldr	r3, [pc, #620]	; (800187c <state_driving_iterate+0x298>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001618:	d926      	bls.n	8001668 <state_driving_iterate+0x84>
		{
			HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, !CC_GlobalState->rtdLightActive);
 800161a:	4b98      	ldr	r3, [pc, #608]	; (800187c <state_driving_iterate+0x298>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f893 34e4 	ldrb.w	r3, [r3, #1252]	; 0x4e4
 8001622:	f083 0301 	eor.w	r3, r3, #1
 8001626:	b2db      	uxtb	r3, r3
 8001628:	461a      	mov	r2, r3
 800162a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800162e:	4894      	ldr	r0, [pc, #592]	; (8001880 <state_driving_iterate+0x29c>)
 8001630:	f003 fec0 	bl	80053b4 <HAL_GPIO_WritePin>
			CC_GlobalState->rtdLightActive = !CC_GlobalState->rtdLightActive;
 8001634:	4b91      	ldr	r3, [pc, #580]	; (800187c <state_driving_iterate+0x298>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f893 34e4 	ldrb.w	r3, [r3, #1252]	; 0x4e4
 800163c:	2b00      	cmp	r3, #0
 800163e:	bf14      	ite	ne
 8001640:	2301      	movne	r3, #1
 8001642:	2300      	moveq	r3, #0
 8001644:	b2db      	uxtb	r3, r3
 8001646:	f083 0301 	eor.w	r3, r3, #1
 800164a:	b2db      	uxtb	r3, r3
 800164c:	461a      	mov	r2, r3
 800164e:	4b8b      	ldr	r3, [pc, #556]	; (800187c <state_driving_iterate+0x298>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f002 0201 	and.w	r2, r2, #1
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	f883 24e4 	strb.w	r2, [r3, #1252]	; 0x4e4
			CC_GlobalState->readyToDriveTicks = HAL_GetTick();
 800165c:	4b87      	ldr	r3, [pc, #540]	; (800187c <state_driving_iterate+0x298>)
 800165e:	681c      	ldr	r4, [r3, #0]
 8001660:	f001 ff5c 	bl	800351c <HAL_GetTick>
 8001664:	4603      	mov	r3, r0
 8001666:	6263      	str	r3, [r4, #36]	; 0x24
		}

		/* AMS Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->amsTicks) > 100 && !CC_GlobalState->AMS_Debug)
 8001668:	f001 ff58 	bl	800351c <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	4b83      	ldr	r3, [pc, #524]	; (800187c <state_driving_iterate+0x298>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	; 0x64
 8001678:	d920      	bls.n	80016bc <state_driving_iterate+0xd8>
 800167a:	4b80      	ldr	r3, [pc, #512]	; (800187c <state_driving_iterate+0x298>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	7e9b      	ldrb	r3, [r3, #26]
 8001680:	f083 0301 	eor.w	r3, r3, #1
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d018      	beq.n	80016bc <state_driving_iterate+0xd8>
		{
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800168a:	4b7c      	ldr	r3, [pc, #496]	; (800187c <state_driving_iterate+0x298>)
 800168c:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 800168e:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001690:	4b7a      	ldr	r3, [pc, #488]	; (800187c <state_driving_iterate+0x298>)
 8001692:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 8001694:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001698:	4b78      	ldr	r3, [pc, #480]	; (800187c <state_driving_iterate+0x298>)
 800169a:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown AMS\r\n", true,
 800169c:	3310      	adds	r3, #16
 800169e:	4a79      	ldr	r2, [pc, #484]	; (8001884 <state_driving_iterate+0x2a0>)
 80016a0:	9204      	str	r2, [sp, #16]
 80016a2:	4a79      	ldr	r2, [pc, #484]	; (8001888 <state_driving_iterate+0x2a4>)
 80016a4:	9203      	str	r2, [sp, #12]
 80016a6:	4a79      	ldr	r2, [pc, #484]	; (800188c <state_driving_iterate+0x2a8>)
 80016a8:	9202      	str	r2, [sp, #8]
 80016aa:	4a79      	ldr	r2, [pc, #484]	; (8001890 <state_driving_iterate+0x2ac>)
 80016ac:	9201      	str	r2, [sp, #4]
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	460b      	mov	r3, r1
 80016b2:	4602      	mov	r2, r0
 80016b4:	2101      	movs	r1, #1
 80016b6:	4877      	ldr	r0, [pc, #476]	; (8001894 <state_driving_iterate+0x2b0>)
 80016b8:	f7ff f840 	bl	800073c <Send_CC_FatalShutdown>
		}
		/* Shutdown Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownTicks) > 100 && !CC_GlobalState->SHDN_Debug)
 80016bc:	f001 ff2e 	bl	800351c <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	4b6e      	ldr	r3, [pc, #440]	; (800187c <state_driving_iterate+0x298>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b64      	cmp	r3, #100	; 0x64
 80016cc:	d920      	bls.n	8001710 <state_driving_iterate+0x12c>
 80016ce:	4b6b      	ldr	r3, [pc, #428]	; (800187c <state_driving_iterate+0x298>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	7f5b      	ldrb	r3, [r3, #29]
 80016d4:	f083 0301 	eor.w	r3, r3, #1
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d018      	beq.n	8001710 <state_driving_iterate+0x12c>
		{
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80016de:	4b67      	ldr	r3, [pc, #412]	; (800187c <state_driving_iterate+0x298>)
 80016e0:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 80016e2:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 80016e4:	4b65      	ldr	r3, [pc, #404]	; (800187c <state_driving_iterate+0x298>)
 80016e6:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 80016e8:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 80016ec:	4b63      	ldr	r3, [pc, #396]	; (800187c <state_driving_iterate+0x298>)
 80016ee:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN\r\n", true,
 80016f0:	3310      	adds	r3, #16
 80016f2:	4a64      	ldr	r2, [pc, #400]	; (8001884 <state_driving_iterate+0x2a0>)
 80016f4:	9204      	str	r2, [sp, #16]
 80016f6:	4a64      	ldr	r2, [pc, #400]	; (8001888 <state_driving_iterate+0x2a4>)
 80016f8:	9203      	str	r2, [sp, #12]
 80016fa:	4a64      	ldr	r2, [pc, #400]	; (800188c <state_driving_iterate+0x2a8>)
 80016fc:	9202      	str	r2, [sp, #8]
 80016fe:	4a64      	ldr	r2, [pc, #400]	; (8001890 <state_driving_iterate+0x2ac>)
 8001700:	9201      	str	r2, [sp, #4]
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	460b      	mov	r3, r1
 8001706:	4602      	mov	r2, r0
 8001708:	2101      	movs	r1, #1
 800170a:	4863      	ldr	r0, [pc, #396]	; (8001898 <state_driving_iterate+0x2b4>)
 800170c:	f7ff f816 	bl	800073c <Send_CC_FatalShutdown>
		}
		/* Shutdown IMD Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->shutdownImdTicks) > 100 && !CC_GlobalState->SHDN_IMD_Debug)
 8001710:	f001 ff04 	bl	800351c <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	4b59      	ldr	r3, [pc, #356]	; (800187c <state_driving_iterate+0x298>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b64      	cmp	r3, #100	; 0x64
 8001720:	d920      	bls.n	8001764 <state_driving_iterate+0x180>
 8001722:	4b56      	ldr	r3, [pc, #344]	; (800187c <state_driving_iterate+0x298>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	7f1b      	ldrb	r3, [r3, #28]
 8001728:	f083 0301 	eor.w	r3, r3, #1
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d018      	beq.n	8001764 <state_driving_iterate+0x180>
		{
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001732:	4b52      	ldr	r3, [pc, #328]	; (800187c <state_driving_iterate+0x298>)
 8001734:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001736:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001738:	4b50      	ldr	r3, [pc, #320]	; (800187c <state_driving_iterate+0x298>)
 800173a:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 800173c:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001740:	4b4e      	ldr	r3, [pc, #312]	; (800187c <state_driving_iterate+0x298>)
 8001742:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown SHDN IMD\r\n", true,
 8001744:	3310      	adds	r3, #16
 8001746:	4a4f      	ldr	r2, [pc, #316]	; (8001884 <state_driving_iterate+0x2a0>)
 8001748:	9204      	str	r2, [sp, #16]
 800174a:	4a4f      	ldr	r2, [pc, #316]	; (8001888 <state_driving_iterate+0x2a4>)
 800174c:	9203      	str	r2, [sp, #12]
 800174e:	4a4f      	ldr	r2, [pc, #316]	; (800188c <state_driving_iterate+0x2a8>)
 8001750:	9202      	str	r2, [sp, #8]
 8001752:	4a4f      	ldr	r2, [pc, #316]	; (8001890 <state_driving_iterate+0x2ac>)
 8001754:	9201      	str	r2, [sp, #4]
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	460b      	mov	r3, r1
 800175a:	4602      	mov	r2, r0
 800175c:	2101      	movs	r1, #1
 800175e:	484f      	ldr	r0, [pc, #316]	; (800189c <state_driving_iterate+0x2b8>)
 8001760:	f7fe ffec 	bl	800073c <Send_CC_FatalShutdown>
		}
		/* Inverter Heartbeat Expiry - Fatal Shutdown */
		if((HAL_GetTick() - CC_GlobalState->inverterTicks) > 100 && !CC_GlobalState->Inverter_Debug)
 8001764:	f001 feda 	bl	800351c <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	4b44      	ldr	r3, [pc, #272]	; (800187c <state_driving_iterate+0x298>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b64      	cmp	r3, #100	; 0x64
 8001774:	d920      	bls.n	80017b8 <state_driving_iterate+0x1d4>
 8001776:	4b41      	ldr	r3, [pc, #260]	; (800187c <state_driving_iterate+0x298>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	7edb      	ldrb	r3, [r3, #27]
 800177c:	f083 0301 	eor.w	r3, r3, #1
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d018      	beq.n	80017b8 <state_driving_iterate+0x1d4>
		{
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 8001786:	4b3d      	ldr	r3, [pc, #244]	; (800187c <state_driving_iterate+0x298>)
 8001788:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 800178a:	4618      	mov	r0, r3
					&CC_GlobalState->CAN1_TxMailbox, &CC_GlobalState->CAN2_TxMailbox,
 800178c:	4b3b      	ldr	r3, [pc, #236]	; (800187c <state_driving_iterate+0x298>)
 800178e:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001790:	f103 0108 	add.w	r1, r3, #8
					&CC_GlobalState->CAN3_TxMailbox, &CAN_1, &CAN_2, &CAN_3, &huart3);
 8001794:	4b39      	ldr	r3, [pc, #228]	; (800187c <state_driving_iterate+0x298>)
 8001796:	681b      	ldr	r3, [r3, #0]
			Send_CC_FatalShutdown("Fatal Shutdown Inverter\r\n", true,
 8001798:	3310      	adds	r3, #16
 800179a:	4a3a      	ldr	r2, [pc, #232]	; (8001884 <state_driving_iterate+0x2a0>)
 800179c:	9204      	str	r2, [sp, #16]
 800179e:	4a3a      	ldr	r2, [pc, #232]	; (8001888 <state_driving_iterate+0x2a4>)
 80017a0:	9203      	str	r2, [sp, #12]
 80017a2:	4a3a      	ldr	r2, [pc, #232]	; (800188c <state_driving_iterate+0x2a8>)
 80017a4:	9202      	str	r2, [sp, #8]
 80017a6:	4a3a      	ldr	r2, [pc, #232]	; (8001890 <state_driving_iterate+0x2ac>)
 80017a8:	9201      	str	r2, [sp, #4]
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	460b      	mov	r3, r1
 80017ae:	4602      	mov	r2, r0
 80017b0:	2101      	movs	r1, #1
 80017b2:	483b      	ldr	r0, [pc, #236]	; (80018a0 <state_driving_iterate+0x2bc>)
 80017b4:	f7fe ffc2 	bl	800073c <Send_CC_FatalShutdown>
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 80017b8:	4b30      	ldr	r3, [pc, #192]	; (800187c <state_driving_iterate+0x298>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80017c0:	4618      	mov	r0, r3
 80017c2:	f006 f871 	bl	80078a8 <osSemaphoreRelease>
	}

	/* Check for Queued CAN Packets */
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 80017c6:	e12b      	b.n	8001a20 <state_driving_iterate+0x43c>
	{
		CC_CAN_Generic_t msg;
		if(osMessageQueueGet(CC_GlobalState->CANQueue, &msg, 0U, 0U) == osOK)
 80017c8:	4b2c      	ldr	r3, [pc, #176]	; (800187c <state_driving_iterate+0x298>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 80017d0:	f107 010c 	add.w	r1, r7, #12
 80017d4:	2300      	movs	r3, #0
 80017d6:	2200      	movs	r2, #0
 80017d8:	f006 f9b8 	bl	8007b4c <osMessageQueueGet>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f040 811e 	bne.w	8001a20 <state_driving_iterate+0x43c>
		{
			/* Packet Handler */
			/* AMS Heartbeat */
			if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 80017e4:	f107 030c 	add.w	r3, r7, #12
 80017e8:	685c      	ldr	r4, [r3, #4]
 80017ea:	2300      	movs	r3, #0
 80017ec:	9301      	str	r3, [sp, #4]
 80017ee:	2301      	movs	r3, #1
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2301      	movs	r3, #1
 80017f4:	2200      	movs	r2, #0
 80017f6:	2110      	movs	r1, #16
 80017f8:	2001      	movs	r0, #1
 80017fa:	f7ff f989 	bl	8000b10 <Compose_CANId>
 80017fe:	4603      	mov	r3, r0
 8001800:	429c      	cmp	r4, r3
 8001802:	d14f      	bne.n	80018a4 <state_driving_iterate+0x2c0>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001804:	4b1d      	ldr	r3, [pc, #116]	; (800187c <state_driving_iterate+0x298>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 800180c:	2120      	movs	r1, #32
 800180e:	4618      	mov	r0, r3
 8001810:	f005 ffe4 	bl	80077dc <osSemaphoreAcquire>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	f040 8102 	bne.w	8001a20 <state_driving_iterate+0x43c>
				{
					bool initialised; bool HVAn; bool HVBn; bool precharge; bool HVAp; bool HVBp; uint16_t averageVoltage; uint16_t runtime;
					Parse_AMS_HeartbeatResponse(msg.data, &initialised, &HVAn, &HVBn, &precharge, &HVAp, &HVBp, &averageVoltage, &runtime);
 800181c:	f107 047d 	add.w	r4, r7, #125	; 0x7d
 8001820:	f107 027e 	add.w	r2, r7, #126	; 0x7e
 8001824:	f107 017f 	add.w	r1, r7, #127	; 0x7f
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	f103 001c 	add.w	r0, r3, #28
 8001830:	f107 0376 	add.w	r3, r7, #118	; 0x76
 8001834:	9304      	str	r3, [sp, #16]
 8001836:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800183a:	9303      	str	r3, [sp, #12]
 800183c:	f107 037a 	add.w	r3, r7, #122	; 0x7a
 8001840:	9302      	str	r3, [sp, #8]
 8001842:	f107 037b 	add.w	r3, r7, #123	; 0x7b
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	4623      	mov	r3, r4
 8001850:	f7fe fece 	bl	80005f0 <Parse_AMS_HeartbeatResponse>
					CC_GlobalState->amsTicks = HAL_GetTick();
 8001854:	4b09      	ldr	r3, [pc, #36]	; (800187c <state_driving_iterate+0x298>)
 8001856:	681c      	ldr	r4, [r3, #0]
 8001858:	f001 fe60 	bl	800351c <HAL_GetTick>
 800185c:	4603      	mov	r3, r0
 800185e:	62e3      	str	r3, [r4, #44]	; 0x2c
					CC_GlobalState->amsInit = initialised;
 8001860:	4b06      	ldr	r3, [pc, #24]	; (800187c <state_driving_iterate+0x298>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8001868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					osSemaphoreRelease(CC_GlobalState->sem);
 800186c:	4b03      	ldr	r3, [pc, #12]	; (800187c <state_driving_iterate+0x298>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001874:	4618      	mov	r0, r3
 8001876:	f006 f817 	bl	80078a8 <osSemaphoreRelease>
 800187a:	e0d1      	b.n	8001a20 <state_driving_iterate+0x43c>
 800187c:	200049e0 	.word	0x200049e0
 8001880:	40021000 	.word	0x40021000
 8001884:	20004c38 	.word	0x20004c38
 8001888:	20004b7c 	.word	0x20004b7c
 800188c:	20004ba4 	.word	0x20004ba4
 8001890:	20004bcc 	.word	0x20004bcc
 8001894:	0800b788 	.word	0x0800b788
 8001898:	0800b7a0 	.word	0x0800b7a0
 800189c:	0800b7b8 	.word	0x0800b7b8
 80018a0:	0800b7d4 	.word	0x0800b7d4
				}
			}
			/* Shutdown Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x06, 0x0, 0x01, 0x01, 0x0))
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	685c      	ldr	r4, [r3, #4]
 80018aa:	2300      	movs	r3, #0
 80018ac:	9301      	str	r3, [sp, #4]
 80018ae:	2301      	movs	r3, #1
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	2301      	movs	r3, #1
 80018b4:	2200      	movs	r2, #0
 80018b6:	2106      	movs	r1, #6
 80018b8:	2001      	movs	r0, #1
 80018ba:	f7ff f929 	bl	8000b10 <Compose_CANId>
 80018be:	4603      	mov	r3, r0
 80018c0:	429c      	cmp	r4, r3
 80018c2:	d122      	bne.n	800190a <state_driving_iterate+0x326>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 80018c4:	4bb6      	ldr	r3, [pc, #728]	; (8001ba0 <state_driving_iterate+0x5bc>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80018cc:	2120      	movs	r1, #32
 80018ce:	4618      	mov	r0, r3
 80018d0:	f005 ff84 	bl	80077dc <osSemaphoreAcquire>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f040 80a2 	bne.w	8001a20 <state_driving_iterate+0x43c>
				{
					uint8_t segmentState;
					Parse_SHDN_HeartbeatResponse(*((SHDN_HeartbeatResponse_t*)&(msg.data)), &segmentState);
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	331c      	adds	r3, #28
 80018e2:	f107 0275 	add.w	r2, r7, #117	; 0x75
 80018e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018ea:	f7ff f947 	bl	8000b7c <Parse_SHDN_HeartbeatResponse>
					CC_GlobalState->shutdownTicks = HAL_GetTick();
 80018ee:	4bac      	ldr	r3, [pc, #688]	; (8001ba0 <state_driving_iterate+0x5bc>)
 80018f0:	681c      	ldr	r4, [r3, #0]
 80018f2:	f001 fe13 	bl	800351c <HAL_GetTick>
 80018f6:	4603      	mov	r3, r0
 80018f8:	6363      	str	r3, [r4, #52]	; 0x34
					osSemaphoreRelease(CC_GlobalState->sem);
 80018fa:	4ba9      	ldr	r3, [pc, #676]	; (8001ba0 <state_driving_iterate+0x5bc>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001902:	4618      	mov	r0, r3
 8001904:	f005 ffd0 	bl	80078a8 <osSemaphoreRelease>
 8001908:	e08a      	b.n	8001a20 <state_driving_iterate+0x43c>
				}
			}
			/* Shutdown IMD Heartbeat */
			else if(msg.header.ExtId == Compose_CANId(0x1, 0x10, 0x0, 0x1, 0x01, 0x0))
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	685c      	ldr	r4, [r3, #4]
 8001910:	2300      	movs	r3, #0
 8001912:	9301      	str	r3, [sp, #4]
 8001914:	2301      	movs	r3, #1
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	2301      	movs	r3, #1
 800191a:	2200      	movs	r2, #0
 800191c:	2110      	movs	r1, #16
 800191e:	2001      	movs	r0, #1
 8001920:	f7ff f8f6 	bl	8000b10 <Compose_CANId>
 8001924:	4603      	mov	r3, r0
 8001926:	429c      	cmp	r4, r3
 8001928:	d121      	bne.n	800196e <state_driving_iterate+0x38a>
			{
				if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 800192a:	4b9d      	ldr	r3, [pc, #628]	; (8001ba0 <state_driving_iterate+0x5bc>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001932:	2120      	movs	r1, #32
 8001934:	4618      	mov	r0, r3
 8001936:	f005 ff51 	bl	80077dc <osSemaphoreAcquire>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d16f      	bne.n	8001a20 <state_driving_iterate+0x43c>
				{
					uint8_t pwmState;
					Parse_SHDN_IMD_HeartbeatResponse(*((SHDN_IMD_HeartbeatResponse_t*)&(msg.data)), &pwmState);
 8001940:	f107 030c 	add.w	r3, r7, #12
 8001944:	331c      	adds	r3, #28
 8001946:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800194a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800194e:	f7ff f926 	bl	8000b9e <Parse_SHDN_IMD_HeartbeatResponse>
					CC_GlobalState->shutdownImdTicks = HAL_GetTick();
 8001952:	4b93      	ldr	r3, [pc, #588]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001954:	681c      	ldr	r4, [r3, #0]
 8001956:	f001 fde1 	bl	800351c <HAL_GetTick>
 800195a:	4603      	mov	r3, r0
 800195c:	63a3      	str	r3, [r4, #56]	; 0x38
					osSemaphoreRelease(CC_GlobalState->sem);
 800195e:	4b90      	ldr	r3, [pc, #576]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001966:	4618      	mov	r0, r3
 8001968:	f005 ff9e 	bl	80078a8 <osSemaphoreRelease>
 800196c:	e058      	b.n	8001a20 <state_driving_iterate+0x43c>
				}
			}
			/* Inverter Heartbeat */
			else if(msg.header.ExtId == 0x59)
 800196e:	f107 030c 	add.w	r3, r7, #12
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	2b59      	cmp	r3, #89	; 0x59
 8001976:	d106      	bne.n	8001986 <state_driving_iterate+0x3a2>
			{
				CC_GlobalState->inverterTicks = HAL_GetTick();
 8001978:	4b89      	ldr	r3, [pc, #548]	; (8001ba0 <state_driving_iterate+0x5bc>)
 800197a:	681c      	ldr	r4, [r3, #0]
 800197c:	f001 fdce 	bl	800351c <HAL_GetTick>
 8001980:	4603      	mov	r3, r0
 8001982:	6323      	str	r3, [r4, #48]	; 0x30
 8001984:	e04c      	b.n	8001a20 <state_driving_iterate+0x43c>
			}
			/* Shutdown Triggered Fault */
			else if(msg.header.ExtId == Compose_CANId(0x0, 0x06, 0x0, 0x0, 0x0, 0x0))
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	685c      	ldr	r4, [r3, #4]
 800198c:	2300      	movs	r3, #0
 800198e:	9301      	str	r3, [sp, #4]
 8001990:	2300      	movs	r3, #0
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	2300      	movs	r3, #0
 8001996:	2200      	movs	r2, #0
 8001998:	2106      	movs	r1, #6
 800199a:	2000      	movs	r0, #0
 800199c:	f7ff f8b8 	bl	8000b10 <Compose_CANId>
 80019a0:	4603      	mov	r3, r0
 80019a2:	429c      	cmp	r4, r3
 80019a4:	d13c      	bne.n	8001a20 <state_driving_iterate+0x43c>
			{
				// TODO DEAL WITH INVERTERS HERE WITH SOFT INVERTER SHUTDOWN
				CC_LogInfo("Fatal Shutdown Trigger Fault\r\n", strlen("Fatal Shutdown Trigger Fault\r\n"));
 80019a6:	211e      	movs	r1, #30
 80019a8:	487e      	ldr	r0, [pc, #504]	; (8001ba4 <state_driving_iterate+0x5c0>)
 80019aa:	f001 fb11 	bl	8002fd0 <CC_LogInfo>
				CC_FatalShutdown_t fatalShutdown = Compose_CC_FatalShutdown();
 80019ae:	f7fe fe9d 	bl	80006ec <Compose_CC_FatalShutdown>
 80019b2:	4603      	mov	r3, r0
 80019b4:	673b      	str	r3, [r7, #112]	; 0x70
				CAN_TxHeaderTypeDef header =
 80019b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
 80019c0:	609a      	str	r2, [r3, #8]
 80019c2:	60da      	str	r2, [r3, #12]
 80019c4:	611a      	str	r2, [r3, #16]
 80019c6:	615a      	str	r2, [r3, #20]
				{
						.ExtId = fatalShutdown.id,
 80019c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
				CAN_TxHeaderTypeDef header =
 80019ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80019cc:	2304      	movs	r3, #4
 80019ce:	663b      	str	r3, [r7, #96]	; 0x60
 80019d0:	2301      	movs	r3, #1
 80019d2:	66bb      	str	r3, [r7, #104]	; 0x68
						.IDE = CAN_ID_EXT,
						.RTR = CAN_RTR_DATA,
						.DLC = 1,
						.TransmitGlobalTime = DISABLE,
				};
				uint8_t data[1] = {0xF};
 80019d4:	230f      	movs	r3, #15
 80019d6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
				HAL_CAN_AddTxMessage(&hcan1, &header, data, &CC_GlobalState->CAN1_TxMailbox);
 80019da:	4b71      	ldr	r3, [pc, #452]	; (8001ba0 <state_driving_iterate+0x5bc>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80019e2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80019e6:	4870      	ldr	r0, [pc, #448]	; (8001ba8 <state_driving_iterate+0x5c4>)
 80019e8:	f002 fcb4 	bl	8004354 <HAL_CAN_AddTxMessage>
				HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 80019ec:	4b6c      	ldr	r3, [pc, #432]	; (8001ba0 <state_driving_iterate+0x5bc>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	3308      	adds	r3, #8
 80019f2:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80019f6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80019fa:	486c      	ldr	r0, [pc, #432]	; (8001bac <state_driving_iterate+0x5c8>)
 80019fc:	f002 fcaa 	bl	8004354 <HAL_CAN_AddTxMessage>
				HAL_CAN_AddTxMessage(&hcan3, &header, data, &CC_GlobalState->CAN3_TxMailbox);
 8001a00:	4b67      	ldr	r3, [pc, #412]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	3310      	adds	r3, #16
 8001a06:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8001a0a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001a0e:	4868      	ldr	r0, [pc, #416]	; (8001bb0 <state_driving_iterate+0x5cc>)
 8001a10:	f002 fca0 	bl	8004354 <HAL_CAN_AddTxMessage>
				fsm_changeState(fsm, &idleState, "Soft Shutdown Requested (CAN)");
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	4a67      	ldr	r2, [pc, #412]	; (8001bb4 <state_driving_iterate+0x5d0>)
 8001a18:	4967      	ldr	r1, [pc, #412]	; (8001bb8 <state_driving_iterate+0x5d4>)
 8001a1a:	6818      	ldr	r0, [r3, #0]
 8001a1c:	f7fe ff4c 	bl	80008b8 <fsm_changeState>
	while(osMessageQueueGetCount(CC_GlobalState->CANQueue) >= 1)
 8001a20:	4b5f      	ldr	r3, [pc, #380]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f006 f901 	bl	8007c30 <osMessageQueueGetCount>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f47f aec9 	bne.w	80017c8 <state_driving_iterate+0x1e4>
	uint16_t brake_travel_one; uint16_t brake_travel_two;
	uint16_t accel_travel_one; uint16_t accel_travel_two; uint16_t accel_travel_three;
	char x[80]; uint32_t len;

	/* Echo ADC Failure for Debugging */
	if(CC_GlobalState->faultDetected)
 8001a36:	4b5a      	ldr	r3, [pc, #360]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <state_driving_iterate+0x466>
	{
		CC_LogInfo("ADC Fault Detected\r\n", strlen("ADC Fault Detected\r\n"));
 8001a42:	2114      	movs	r1, #20
 8001a44:	485d      	ldr	r0, [pc, #372]	; (8001bbc <state_driving_iterate+0x5d8>)
 8001a46:	f001 fac3 	bl	8002fd0 <CC_LogInfo>
	}
	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001a4a:	4b55      	ldr	r3, [pc, #340]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001a52:	2120      	movs	r1, #32
 8001a54:	4618      	mov	r0, r3
 8001a56:	f005 fec1 	bl	80077dc <osSemaphoreAcquire>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f040 8166 	bne.w	8001d2e <state_driving_iterate+0x74a>
	{
		/* Check for non-expected ADC Values
		 * Trigger Fault outside expected range
		 * Power trip, surge to sensor etc.
		 */
		if(!CC_GlobalState->faultDetected
 8001a62:	4b4f      	ldr	r3, [pc, #316]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001a6a:	f083 0301 	eor.w	r3, r3, #1
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d036      	beq.n	8001ae2 <state_driving_iterate+0x4fe>
				&& (CC_GlobalState->brakeAdcValues[0] <= CC_GlobalState->brakeOneMin - 100
 8001a74:	4b4a      	ldr	r3, [pc, #296]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	4a49      	ldr	r2, [pc, #292]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a7c:	6812      	ldr	r2, [r2, #0]
 8001a7e:	f8b2 2454 	ldrh.w	r2, [r2, #1108]	; 0x454
 8001a82:	3a64      	subs	r2, #100	; 0x64
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d91d      	bls.n	8001ac4 <state_driving_iterate+0x4e0>
						|| CC_GlobalState->brakeAdcValues[0] >= CC_GlobalState->brakeOneMax + 100
 8001a88:	4b45      	ldr	r3, [pc, #276]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8e:	4a44      	ldr	r2, [pc, #272]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	f8b2 2456 	ldrh.w	r2, [r2, #1110]	; 0x456
 8001a96:	3264      	adds	r2, #100	; 0x64
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d213      	bcs.n	8001ac4 <state_driving_iterate+0x4e0>
						|| CC_GlobalState->brakeAdcValues[1] <= CC_GlobalState->brakeTwoMin - 100
 8001a9c:	4b40      	ldr	r3, [pc, #256]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	4a3f      	ldr	r2, [pc, #252]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001aa4:	6812      	ldr	r2, [r2, #0]
 8001aa6:	f8b2 2458 	ldrh.w	r2, [r2, #1112]	; 0x458
 8001aaa:	3a64      	subs	r2, #100	; 0x64
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d909      	bls.n	8001ac4 <state_driving_iterate+0x4e0>
						|| CC_GlobalState->brakeAdcValues[1] >= CC_GlobalState->brakeTwoMax + 100))
 8001ab0:	4b3b      	ldr	r3, [pc, #236]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab6:	4a3a      	ldr	r2, [pc, #232]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	f8b2 245a 	ldrh.w	r2, [r2, #1114]	; 0x45a
 8001abe:	3264      	adds	r2, #100	; 0x64
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d30e      	bcc.n	8001ae2 <state_driving_iterate+0x4fe>
		{
			CC_GlobalState->faultDetected = true;
 8001ac4:	4b36      	ldr	r3, [pc, #216]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
			CC_GlobalState->implausibleTicks = HAL_GetTick();
 8001ace:	4b34      	ldr	r3, [pc, #208]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001ad0:	681c      	ldr	r4, [r3, #0]
 8001ad2:	f001 fd23 	bl	800351c <HAL_GetTick>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	62a3      	str	r3, [r4, #40]	; 0x28
			CC_LogInfo("Dumb Catch\r\n", strlen("Dumb Catch\r\n"));
 8001ada:	210c      	movs	r1, #12
 8001adc:	4838      	ldr	r0, [pc, #224]	; (8001bc0 <state_driving_iterate+0x5dc>)
 8001ade:	f001 fa77 	bl	8002fd0 <CC_LogInfo>
		}
		if(!CC_GlobalState->faultDetected
 8001ae2:	4b2f      	ldr	r3, [pc, #188]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001aea:	f083 0301 	eor.w	r3, r3, #1
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d050      	beq.n	8001b96 <state_driving_iterate+0x5b2>
				&& (CC_GlobalState->accelAdcValues[0] <= CC_GlobalState->accelOneMin - 100
 8001af4:	4b2a      	ldr	r3, [pc, #168]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8001afc:	4a28      	ldr	r2, [pc, #160]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001afe:	6812      	ldr	r2, [r2, #0]
 8001b00:	f8b2 24d4 	ldrh.w	r2, [r2, #1236]	; 0x4d4
 8001b04:	3a64      	subs	r2, #100	; 0x64
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d936      	bls.n	8001b78 <state_driving_iterate+0x594>
						|| CC_GlobalState->accelAdcValues[0] >= CC_GlobalState->accelOneMax + 100
 8001b0a:	4b25      	ldr	r3, [pc, #148]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8001b12:	4a23      	ldr	r2, [pc, #140]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b14:	6812      	ldr	r2, [r2, #0]
 8001b16:	f8b2 24d6 	ldrh.w	r2, [r2, #1238]	; 0x4d6
 8001b1a:	3264      	adds	r2, #100	; 0x64
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d22b      	bcs.n	8001b78 <state_driving_iterate+0x594>
						|| CC_GlobalState->accelAdcValues[1] <= CC_GlobalState->accelTwoMin - 100
 8001b20:	4b1f      	ldr	r3, [pc, #124]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8001b28:	4a1d      	ldr	r2, [pc, #116]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b2a:	6812      	ldr	r2, [r2, #0]
 8001b2c:	f8b2 24d8 	ldrh.w	r2, [r2, #1240]	; 0x4d8
 8001b30:	3a64      	subs	r2, #100	; 0x64
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d920      	bls.n	8001b78 <state_driving_iterate+0x594>
						|| CC_GlobalState->accelAdcValues[1] >= CC_GlobalState->accelTwoMax + 100
 8001b36:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 8001b3e:	4a18      	ldr	r2, [pc, #96]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b40:	6812      	ldr	r2, [r2, #0]
 8001b42:	f8b2 24da 	ldrh.w	r2, [r2, #1242]	; 0x4da
 8001b46:	3264      	adds	r2, #100	; 0x64
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d215      	bcs.n	8001b78 <state_driving_iterate+0x594>
						|| CC_GlobalState->accelAdcValues[2] <= CC_GlobalState->accelThreeMin - 100
 8001b4c:	4b14      	ldr	r3, [pc, #80]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 8001b54:	4a12      	ldr	r2, [pc, #72]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	f8b2 24dc 	ldrh.w	r2, [r2, #1244]	; 0x4dc
 8001b5c:	3a64      	subs	r2, #100	; 0x64
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d90a      	bls.n	8001b78 <state_driving_iterate+0x594>
						|| CC_GlobalState->accelAdcValues[2] >= CC_GlobalState->accelThreeMax + 100))
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 8001b6a:	4a0d      	ldr	r2, [pc, #52]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	f8b2 24de 	ldrh.w	r2, [r2, #1246]	; 0x4de
 8001b72:	3264      	adds	r2, #100	; 0x64
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d30e      	bcc.n	8001b96 <state_driving_iterate+0x5b2>
		{
			CC_GlobalState->faultDetected = true;
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
			CC_GlobalState->implausibleTicks = HAL_GetTick();
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <state_driving_iterate+0x5bc>)
 8001b84:	681c      	ldr	r4, [r3, #0]
 8001b86:	f001 fcc9 	bl	800351c <HAL_GetTick>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	62a3      	str	r3, [r4, #40]	; 0x28
			CC_LogInfo("Dumb Catch\r\n", strlen("Dumb Catch\r\n"));
 8001b8e:	210c      	movs	r1, #12
 8001b90:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <state_driving_iterate+0x5dc>)
 8001b92:	f001 fa1d 	bl	8002fd0 <CC_LogInfo>
		}

		/* Brake Travel Record & Sum 10 Values */
		for (int i=0; i < 10; i++)
 8001b96:	2300      	movs	r3, #0
 8001b98:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001b9c:	e0bb      	b.n	8001d16 <state_driving_iterate+0x732>
 8001b9e:	bf00      	nop
 8001ba0:	200049e0 	.word	0x200049e0
 8001ba4:	0800b808 	.word	0x0800b808
 8001ba8:	20004bcc 	.word	0x20004bcc
 8001bac:	20004ba4 	.word	0x20004ba4
 8001bb0:	20004b7c 	.word	0x20004b7c
 8001bb4:	0800b834 	.word	0x0800b834
 8001bb8:	20000010 	.word	0x20000010
 8001bbc:	0800b854 	.word	0x0800b854
 8001bc0:	0800b86c 	.word	0x0800b86c
		{
			if (i == 9)
 8001bc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001bc8:	2b09      	cmp	r3, #9
 8001bca:	d141      	bne.n	8001c50 <state_driving_iterate+0x66c>
			{
				CC_GlobalState->rollingBrakeValues[i] = CC_GlobalState->brakeAdcValues[0];
 8001bcc:	4b69      	ldr	r3, [pc, #420]	; (8001d74 <state_driving_iterate+0x790>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001bd2:	4b68      	ldr	r3, [pc, #416]	; (8001d74 <state_driving_iterate+0x790>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	b289      	uxth	r1, r1
 8001bd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001bdc:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	4413      	add	r3, r2
 8001be4:	460a      	mov	r2, r1
 8001be6:	809a      	strh	r2, [r3, #4]
				CC_GlobalState->secondaryRollingBrakeValues[i] = CC_GlobalState->brakeAdcValues[1];
 8001be8:	4b62      	ldr	r3, [pc, #392]	; (8001d74 <state_driving_iterate+0x790>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bee:	4b61      	ldr	r3, [pc, #388]	; (8001d74 <state_driving_iterate+0x790>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	b291      	uxth	r1, r2
 8001bf4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001bf8:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8001bfc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				CC_GlobalState->rollingAccelValues[i] = CC_GlobalState->accelAdcValues[0];
 8001c00:	4b5c      	ldr	r3, [pc, #368]	; (8001d74 <state_driving_iterate+0x790>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a5b      	ldr	r2, [pc, #364]	; (8001d74 <state_driving_iterate+0x790>)
 8001c06:	6811      	ldr	r1, [r2, #0]
 8001c08:	f8d3 21d0 	ldr.w	r2, [r3, #464]	; 0x1d0
 8001c0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c10:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	440b      	add	r3, r1
 8001c18:	605a      	str	r2, [r3, #4]
				CC_GlobalState->secondaryRollingAccelValues[i] = CC_GlobalState->accelAdcValues[1];
 8001c1a:	4b56      	ldr	r3, [pc, #344]	; (8001d74 <state_driving_iterate+0x790>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a55      	ldr	r2, [pc, #340]	; (8001d74 <state_driving_iterate+0x790>)
 8001c20:	6811      	ldr	r1, [r2, #0]
 8001c22:	f8d3 21d4 	ldr.w	r2, [r3, #468]	; 0x1d4
 8001c26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c2a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	440b      	add	r3, r1
 8001c32:	605a      	str	r2, [r3, #4]
				CC_GlobalState->tertiaryRollingAccelValues[i] = CC_GlobalState->accelAdcValues[2];
 8001c34:	4b4f      	ldr	r3, [pc, #316]	; (8001d74 <state_driving_iterate+0x790>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a4e      	ldr	r2, [pc, #312]	; (8001d74 <state_driving_iterate+0x790>)
 8001c3a:	6811      	ldr	r1, [r2, #0]
 8001c3c:	f8d3 21d8 	ldr.w	r2, [r3, #472]	; 0x1d8
 8001c40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c44:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	e05d      	b.n	8001d0c <state_driving_iterate+0x728>
			}
			else
			{
				CC_GlobalState->rollingBrakeValues[i] = CC_GlobalState->rollingBrakeValues[i+1];
 8001c50:	4b48      	ldr	r3, [pc, #288]	; (8001d74 <state_driving_iterate+0x790>)
 8001c52:	6819      	ldr	r1, [r3, #0]
 8001c54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c58:	3301      	adds	r3, #1
 8001c5a:	4a46      	ldr	r2, [pc, #280]	; (8001d74 <state_driving_iterate+0x790>)
 8001c5c:	6812      	ldr	r2, [r2, #0]
 8001c5e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	440b      	add	r3, r1
 8001c66:	8899      	ldrh	r1, [r3, #4]
 8001c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c6c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	4413      	add	r3, r2
 8001c74:	460a      	mov	r2, r1
 8001c76:	809a      	strh	r2, [r3, #4]
				CC_GlobalState->secondaryRollingBrakeValues[i] = CC_GlobalState->secondaryRollingBrakeValues[i+1];
 8001c78:	4b3e      	ldr	r3, [pc, #248]	; (8001d74 <state_driving_iterate+0x790>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001c80:	1c59      	adds	r1, r3, #1
 8001c82:	4b3c      	ldr	r3, [pc, #240]	; (8001d74 <state_driving_iterate+0x790>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f501 7108 	add.w	r1, r1, #544	; 0x220
 8001c8a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8001c8e:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001c92:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8001c96:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				CC_GlobalState->rollingAccelValues[i] = CC_GlobalState->rollingAccelValues[i+1];
 8001c9a:	4b36      	ldr	r3, [pc, #216]	; (8001d74 <state_driving_iterate+0x790>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	4933      	ldr	r1, [pc, #204]	; (8001d74 <state_driving_iterate+0x790>)
 8001ca6:	6809      	ldr	r1, [r1, #0]
 8001ca8:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001cb6:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	605a      	str	r2, [r3, #4]
				CC_GlobalState->secondaryRollingAccelValues[i] = CC_GlobalState->secondaryRollingAccelValues[i+1];
 8001cc0:	4b2c      	ldr	r3, [pc, #176]	; (8001d74 <state_driving_iterate+0x790>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001cc8:	3301      	adds	r3, #1
 8001cca:	492a      	ldr	r1, [pc, #168]	; (8001d74 <state_driving_iterate+0x790>)
 8001ccc:	6809      	ldr	r1, [r1, #0]
 8001cce:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001cdc:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	605a      	str	r2, [r3, #4]
				CC_GlobalState->tertiaryRollingAccelValues[i] = CC_GlobalState->tertiaryRollingAccelValues[i+1];
 8001ce6:	4b23      	ldr	r3, [pc, #140]	; (8001d74 <state_driving_iterate+0x790>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001cee:	3301      	adds	r3, #1
 8001cf0:	4920      	ldr	r1, [pc, #128]	; (8001d74 <state_driving_iterate+0x790>)
 8001cf2:	6809      	ldr	r1, [r1, #0]
 8001cf4:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	4413      	add	r3, r2
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001d02:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	605a      	str	r2, [r3, #4]
		for (int i=0; i < 10; i++)
 8001d0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001d10:	3301      	adds	r3, #1
 8001d12:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001d16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001d1a:	2b09      	cmp	r3, #9
 8001d1c:	f77f af52 	ble.w	8001bc4 <state_driving_iterate+0x5e0>
			}
		}
		osSemaphoreRelease(CC_GlobalState->sem);
 8001d20:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <state_driving_iterate+0x790>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f005 fdbd 	bl	80078a8 <osSemaphoreRelease>
	}

	uint32_t brake_one_sum = 0; uint32_t brake_one_avg = 0;uint32_t brake_two_sum = 0;uint32_t brake_two_avg = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001d34:	2300      	movs	r3, #0
 8001d36:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001d40:	2300      	movs	r3, #0
 8001d42:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	uint32_t accel_one_sum = 0; uint32_t accel_one_avg = 0; uint32_t accel_two_avg = 0; uint32_t accel_three_sum = 0; uint32_t accel_three_avg = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001d52:	2300      	movs	r3, #0
 8001d54:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001d5e:	2300      	movs	r3, #0
 8001d60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	uint32_t accel_two_sum = 0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8

	for (int i=0; i < 10; i++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001d70:	e04e      	b.n	8001e10 <state_driving_iterate+0x82c>
 8001d72:	bf00      	nop
 8001d74:	200049e0 	.word	0x200049e0
	{
		brake_one_sum += CC_GlobalState->rollingBrakeValues[i];
 8001d78:	4bc0      	ldr	r3, [pc, #768]	; (800207c <state_driving_iterate+0xa98>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d80:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	4413      	add	r3, r2
 8001d88:	889b      	ldrh	r3, [r3, #4]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001d90:	4413      	add	r3, r2
 8001d92:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		brake_two_sum += CC_GlobalState->secondaryRollingBrakeValues[i];
 8001d96:	4bb9      	ldr	r3, [pc, #740]	; (800207c <state_driving_iterate+0xa98>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001d9e:	f502 7208 	add.w	r2, r2, #544	; 0x220
 8001da2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001da6:	461a      	mov	r2, r3
 8001da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001dac:	4413      	add	r3, r2
 8001dae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
		accel_one_sum += CC_GlobalState->rollingAccelValues[i];
 8001db2:	4bb2      	ldr	r3, [pc, #712]	; (800207c <state_driving_iterate+0xa98>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001dba:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8001dc8:	4413      	add	r3, r2
 8001dca:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
		accel_two_sum += CC_GlobalState->secondaryRollingAccelValues[i];
 8001dce:	4bab      	ldr	r3, [pc, #684]	; (800207c <state_driving_iterate+0xa98>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001dd6:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8001de4:	4413      	add	r3, r2
 8001de6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
		accel_three_sum += CC_GlobalState->tertiaryRollingAccelValues[i];
 8001dea:	4ba4      	ldr	r3, [pc, #656]	; (800207c <state_driving_iterate+0xa98>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001df2:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8001e00:	4413      	add	r3, r2
 8001e02:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	for (int i=0; i < 10; i++)
 8001e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e14:	2b09      	cmp	r3, #9
 8001e16:	ddaf      	ble.n	8001d78 <state_driving_iterate+0x794>
	}

	/* Average 10 Latest Brake Travel Values */
	brake_one_avg = brake_one_sum / 10;
 8001e18:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001e1c:	4a98      	ldr	r2, [pc, #608]	; (8002080 <state_driving_iterate+0xa9c>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	08db      	lsrs	r3, r3, #3
 8001e24:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	brake_two_avg = brake_two_sum / 10;
 8001e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001e2c:	4a94      	ldr	r2, [pc, #592]	; (8002080 <state_driving_iterate+0xa9c>)
 8001e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e32:	08db      	lsrs	r3, r3, #3
 8001e34:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

	accel_one_avg = accel_one_sum / 10;
 8001e38:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001e3c:	4a90      	ldr	r2, [pc, #576]	; (8002080 <state_driving_iterate+0xa9c>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	08db      	lsrs	r3, r3, #3
 8001e44:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	accel_two_avg = accel_two_sum / 10;
 8001e48:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001e4c:	4a8c      	ldr	r2, [pc, #560]	; (8002080 <state_driving_iterate+0xa9c>)
 8001e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e52:	08db      	lsrs	r3, r3, #3
 8001e54:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	accel_three_avg = accel_three_sum / 10;
 8001e58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e5c:	4a88      	ldr	r2, [pc, #544]	; (8002080 <state_driving_iterate+0xa9c>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	08db      	lsrs	r3, r3, #3
 8001e64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

	if(osSemaphoreAcquire(CC_GlobalState->sem, SEM_ACQUIRE_TIMEOUT) == osOK)
 8001e68:	4b84      	ldr	r3, [pc, #528]	; (800207c <state_driving_iterate+0xa98>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 8001e70:	2120      	movs	r1, #32
 8001e72:	4618      	mov	r0, r3
 8001e74:	f005 fcb2 	bl	80077dc <osSemaphoreAcquire>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f040 8218 	bne.w	80022b0 <state_driving_iterate+0xccc>
	{
		/* Check for New Min/Max Brake Values */
		if(CC_GlobalState->rollingBrakeValues[0] > 0 && CC_GlobalState->secondaryRollingBrakeValues[0] > 0)
 8001e80:	4b7e      	ldr	r3, [pc, #504]	; (800207c <state_driving_iterate+0xa98>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d069      	beq.n	8001f60 <state_driving_iterate+0x97c>
 8001e8c:	4b7b      	ldr	r3, [pc, #492]	; (800207c <state_driving_iterate+0xa98>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f8b3 3440 	ldrh.w	r3, [r3, #1088]	; 0x440
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d063      	beq.n	8001f60 <state_driving_iterate+0x97c>
		{
			if(brake_one_avg <= CC_GlobalState->brakeOneMin && !CC_GlobalState->faultDetected)
 8001e98:	4b78      	ldr	r3, [pc, #480]	; (800207c <state_driving_iterate+0xa98>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d80f      	bhi.n	8001eca <state_driving_iterate+0x8e6>
 8001eaa:	4b74      	ldr	r3, [pc, #464]	; (800207c <state_driving_iterate+0xa98>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001eb2:	f083 0301 	eor.w	r3, r3, #1
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d006      	beq.n	8001eca <state_driving_iterate+0x8e6>
			{
				CC_GlobalState->brakeOneMin = brake_one_avg;
 8001ebc:	4b6f      	ldr	r3, [pc, #444]	; (800207c <state_driving_iterate+0xa98>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8001ec4:	b292      	uxth	r2, r2
 8001ec6:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
			}
			if(brake_one_avg >= CC_GlobalState->brakeOneMax && !CC_GlobalState->faultDetected)
 8001eca:	4b6c      	ldr	r3, [pc, #432]	; (800207c <state_driving_iterate+0xa98>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d30f      	bcc.n	8001efc <state_driving_iterate+0x918>
 8001edc:	4b67      	ldr	r3, [pc, #412]	; (800207c <state_driving_iterate+0xa98>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001ee4:	f083 0301 	eor.w	r3, r3, #1
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d006      	beq.n	8001efc <state_driving_iterate+0x918>
			{
				CC_GlobalState->brakeOneMax = brake_one_avg;
 8001eee:	4b63      	ldr	r3, [pc, #396]	; (800207c <state_driving_iterate+0xa98>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8001ef6:	b292      	uxth	r2, r2
 8001ef8:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
			}
			if(brake_two_avg <= CC_GlobalState->brakeTwoMin && !CC_GlobalState->faultDetected)
 8001efc:	4b5f      	ldr	r3, [pc, #380]	; (800207c <state_driving_iterate+0xa98>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8001f04:	461a      	mov	r2, r3
 8001f06:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d80f      	bhi.n	8001f2e <state_driving_iterate+0x94a>
 8001f0e:	4b5b      	ldr	r3, [pc, #364]	; (800207c <state_driving_iterate+0xa98>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001f16:	f083 0301 	eor.w	r3, r3, #1
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d006      	beq.n	8001f2e <state_driving_iterate+0x94a>
			{
				CC_GlobalState->brakeTwoMin = brake_two_avg;
 8001f20:	4b56      	ldr	r3, [pc, #344]	; (800207c <state_driving_iterate+0xa98>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001f28:	b292      	uxth	r2, r2
 8001f2a:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
			}
			if(brake_two_avg >= CC_GlobalState->brakeTwoMax && !CC_GlobalState->faultDetected)
 8001f2e:	4b53      	ldr	r3, [pc, #332]	; (800207c <state_driving_iterate+0xa98>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 8001f36:	461a      	mov	r2, r3
 8001f38:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d30f      	bcc.n	8001f60 <state_driving_iterate+0x97c>
 8001f40:	4b4e      	ldr	r3, [pc, #312]	; (800207c <state_driving_iterate+0xa98>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001f48:	f083 0301 	eor.w	r3, r3, #1
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d006      	beq.n	8001f60 <state_driving_iterate+0x97c>
			{
				CC_GlobalState->brakeTwoMax = brake_two_avg;
 8001f52:	4b4a      	ldr	r3, [pc, #296]	; (800207c <state_driving_iterate+0xa98>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001f5a:	b292      	uxth	r2, r2
 8001f5c:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
			}
		}
		if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->secondaryRollingAccelValues[0] > 0 && CC_GlobalState->tertiaryRollingAccelValues[0] > 0)
 8001f60:	4b46      	ldr	r3, [pc, #280]	; (800207c <state_driving_iterate+0xa98>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80a9 	beq.w	80020c0 <state_driving_iterate+0xadc>
 8001f6e:	4b43      	ldr	r3, [pc, #268]	; (800207c <state_driving_iterate+0xa98>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 80a2 	beq.w	80020c0 <state_driving_iterate+0xadc>
 8001f7c:	4b3f      	ldr	r3, [pc, #252]	; (800207c <state_driving_iterate+0xa98>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	; 0x4ac
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 809b 	beq.w	80020c0 <state_driving_iterate+0xadc>
		{
			if(accel_one_avg <= CC_GlobalState->accelOneMin && !CC_GlobalState->faultDetected)
 8001f8a:	4b3c      	ldr	r3, [pc, #240]	; (800207c <state_driving_iterate+0xa98>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001f92:	461a      	mov	r2, r3
 8001f94:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d80f      	bhi.n	8001fbc <state_driving_iterate+0x9d8>
 8001f9c:	4b37      	ldr	r3, [pc, #220]	; (800207c <state_driving_iterate+0xa98>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001fa4:	f083 0301 	eor.w	r3, r3, #1
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d006      	beq.n	8001fbc <state_driving_iterate+0x9d8>
			{
				CC_GlobalState->accelOneMin = accel_one_avg;
 8001fae:	4b33      	ldr	r3, [pc, #204]	; (800207c <state_driving_iterate+0xa98>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8001fb6:	b292      	uxth	r2, r2
 8001fb8:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4
			}
			if(accel_one_avg >= CC_GlobalState->accelOneMax && !CC_GlobalState->faultDetected)
 8001fbc:	4b2f      	ldr	r3, [pc, #188]	; (800207c <state_driving_iterate+0xa98>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f8b3 34d6 	ldrh.w	r3, [r3, #1238]	; 0x4d6
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d30f      	bcc.n	8001fee <state_driving_iterate+0xa0a>
 8001fce:	4b2b      	ldr	r3, [pc, #172]	; (800207c <state_driving_iterate+0xa98>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8001fd6:	f083 0301 	eor.w	r3, r3, #1
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d006      	beq.n	8001fee <state_driving_iterate+0xa0a>
			{
				CC_GlobalState->accelOneMax = accel_one_avg;
 8001fe0:	4b26      	ldr	r3, [pc, #152]	; (800207c <state_driving_iterate+0xa98>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8001fe8:	b292      	uxth	r2, r2
 8001fea:	f8a3 24d6 	strh.w	r2, [r3, #1238]	; 0x4d6
			}
			if(accel_two_avg <= CC_GlobalState->accelTwoMin && !CC_GlobalState->faultDetected)
 8001fee:	4b23      	ldr	r3, [pc, #140]	; (800207c <state_driving_iterate+0xa98>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f8b3 34d8 	ldrh.w	r3, [r3, #1240]	; 0x4d8
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d80f      	bhi.n	8002020 <state_driving_iterate+0xa3c>
 8002000:	4b1e      	ldr	r3, [pc, #120]	; (800207c <state_driving_iterate+0xa98>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8002008:	f083 0301 	eor.w	r3, r3, #1
 800200c:	b2db      	uxtb	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	d006      	beq.n	8002020 <state_driving_iterate+0xa3c>
			{
				CC_GlobalState->accelTwoMin = accel_two_avg;
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <state_driving_iterate+0xa98>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800201a:	b292      	uxth	r2, r2
 800201c:	f8a3 24d8 	strh.w	r2, [r3, #1240]	; 0x4d8
			}
			if(accel_two_avg >= CC_GlobalState->accelTwoMax && !CC_GlobalState->faultDetected)
 8002020:	4b16      	ldr	r3, [pc, #88]	; (800207c <state_driving_iterate+0xa98>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f8b3 34da 	ldrh.w	r3, [r3, #1242]	; 0x4da
 8002028:	461a      	mov	r2, r3
 800202a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800202e:	4293      	cmp	r3, r2
 8002030:	d30f      	bcc.n	8002052 <state_driving_iterate+0xa6e>
 8002032:	4b12      	ldr	r3, [pc, #72]	; (800207c <state_driving_iterate+0xa98>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 800203a:	f083 0301 	eor.w	r3, r3, #1
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2b00      	cmp	r3, #0
 8002042:	d006      	beq.n	8002052 <state_driving_iterate+0xa6e>
			{
				CC_GlobalState->accelTwoMax = accel_two_avg;
 8002044:	4b0d      	ldr	r3, [pc, #52]	; (800207c <state_driving_iterate+0xa98>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800204c:	b292      	uxth	r2, r2
 800204e:	f8a3 24da 	strh.w	r2, [r3, #1242]	; 0x4da
			}
			if(accel_three_avg <= CC_GlobalState->accelThreeMin && !CC_GlobalState->faultDetected)
 8002052:	4b0a      	ldr	r3, [pc, #40]	; (800207c <state_driving_iterate+0xa98>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f8b3 34dc 	ldrh.w	r3, [r3, #1244]	; 0x4dc
 800205a:	461a      	mov	r2, r3
 800205c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002060:	4293      	cmp	r3, r2
 8002062:	d814      	bhi.n	800208e <state_driving_iterate+0xaaa>
 8002064:	4b05      	ldr	r3, [pc, #20]	; (800207c <state_driving_iterate+0xa98>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 800206c:	f083 0301 	eor.w	r3, r3, #1
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00b      	beq.n	800208e <state_driving_iterate+0xaaa>
			{
				CC_GlobalState->accelThreeMin = accel_three_avg;
 8002076:	4b01      	ldr	r3, [pc, #4]	; (800207c <state_driving_iterate+0xa98>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	e003      	b.n	8002084 <state_driving_iterate+0xaa0>
 800207c:	200049e0 	.word	0x200049e0
 8002080:	cccccccd 	.word	0xcccccccd
 8002084:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002088:	b292      	uxth	r2, r2
 800208a:	f8a3 24dc 	strh.w	r2, [r3, #1244]	; 0x4dc
			}
			if(accel_three_avg >= CC_GlobalState->accelThreeMax && !CC_GlobalState->faultDetected)
 800208e:	4bbb      	ldr	r3, [pc, #748]	; (800237c <state_driving_iterate+0xd98>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	; 0x4de
 8002096:	461a      	mov	r2, r3
 8002098:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800209c:	4293      	cmp	r3, r2
 800209e:	d30f      	bcc.n	80020c0 <state_driving_iterate+0xadc>
 80020a0:	4bb6      	ldr	r3, [pc, #728]	; (800237c <state_driving_iterate+0xd98>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 80020a8:	f083 0301 	eor.w	r3, r3, #1
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d006      	beq.n	80020c0 <state_driving_iterate+0xadc>
			{
				CC_GlobalState->accelThreeMax = accel_three_avg;
 80020b2:	4bb2      	ldr	r3, [pc, #712]	; (800237c <state_driving_iterate+0xd98>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80020ba:	b292      	uxth	r2, r2
 80020bc:	f8a3 24de 	strh.w	r2, [r3, #1246]	; 0x4de
			}
		}

		/* Map Travel to Pedal Pos */
		brake_travel_one = map(brake_one_avg, CC_GlobalState->brakeOneMin+2, CC_GlobalState->brakeOneMax-5, 0, 100);
 80020c0:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 80020c4:	4bad      	ldr	r3, [pc, #692]	; (800237c <state_driving_iterate+0xd98>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 80020cc:	1c99      	adds	r1, r3, #2
 80020ce:	4bab      	ldr	r3, [pc, #684]	; (800237c <state_driving_iterate+0xd98>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 80020d6:	1f5a      	subs	r2, r3, #5
 80020d8:	2364      	movs	r3, #100	; 0x64
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	2300      	movs	r3, #0
 80020de:	f7fe fd6f 	bl	8000bc0 <map>
 80020e2:	4603      	mov	r3, r0
 80020e4:	f8a7 30de 	strh.w	r3, [r7, #222]	; 0xde
		brake_travel_two = map(brake_two_avg, CC_GlobalState->brakeTwoMin+2, CC_GlobalState->brakeTwoMax-5, 0, 100);
 80020e8:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 80020ec:	4ba3      	ldr	r3, [pc, #652]	; (800237c <state_driving_iterate+0xd98>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80020f4:	1c99      	adds	r1, r3, #2
 80020f6:	4ba1      	ldr	r3, [pc, #644]	; (800237c <state_driving_iterate+0xd98>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 80020fe:	1f5a      	subs	r2, r3, #5
 8002100:	2364      	movs	r3, #100	; 0x64
 8002102:	9300      	str	r3, [sp, #0]
 8002104:	2300      	movs	r3, #0
 8002106:	f7fe fd5b 	bl	8000bc0 <map>
 800210a:	4603      	mov	r3, r0
 800210c:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc

		accel_travel_one = map(accel_one_avg, CC_GlobalState->accelOneMin, CC_GlobalState->accelOneMax-5, 0, 100);
 8002110:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8002114:	4b99      	ldr	r3, [pc, #612]	; (800237c <state_driving_iterate+0xd98>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800211c:	4619      	mov	r1, r3
 800211e:	4b97      	ldr	r3, [pc, #604]	; (800237c <state_driving_iterate+0xd98>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f8b3 34d6 	ldrh.w	r3, [r3, #1238]	; 0x4d6
 8002126:	1f5a      	subs	r2, r3, #5
 8002128:	2364      	movs	r3, #100	; 0x64
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	2300      	movs	r3, #0
 800212e:	f7fe fd47 	bl	8000bc0 <map>
 8002132:	4603      	mov	r3, r0
 8002134:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
		accel_travel_two = map(accel_two_avg, CC_GlobalState->accelTwoMin, CC_GlobalState->accelTwoMax-5, 0, 100);
 8002138:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 800213c:	4b8f      	ldr	r3, [pc, #572]	; (800237c <state_driving_iterate+0xd98>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8b3 34d8 	ldrh.w	r3, [r3, #1240]	; 0x4d8
 8002144:	4619      	mov	r1, r3
 8002146:	4b8d      	ldr	r3, [pc, #564]	; (800237c <state_driving_iterate+0xd98>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f8b3 34da 	ldrh.w	r3, [r3, #1242]	; 0x4da
 800214e:	1f5a      	subs	r2, r3, #5
 8002150:	2364      	movs	r3, #100	; 0x64
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	2300      	movs	r3, #0
 8002156:	f7fe fd33 	bl	8000bc0 <map>
 800215a:	4603      	mov	r3, r0
 800215c:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
		accel_travel_three = map(accel_three_avg, CC_GlobalState->accelThreeMin, CC_GlobalState->accelThreeMax-5, 0, 100);
 8002160:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 8002164:	4b85      	ldr	r3, [pc, #532]	; (800237c <state_driving_iterate+0xd98>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f8b3 34dc 	ldrh.w	r3, [r3, #1244]	; 0x4dc
 800216c:	4619      	mov	r1, r3
 800216e:	4b83      	ldr	r3, [pc, #524]	; (800237c <state_driving_iterate+0xd98>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	; 0x4de
 8002176:	1f5a      	subs	r2, r3, #5
 8002178:	2364      	movs	r3, #100	; 0x64
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2300      	movs	r3, #0
 800217e:	f7fe fd1f 	bl	8000bc0 <map>
 8002182:	4603      	mov	r3, r0
 8002184:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6

		/* Ensure Brake & Accel Pots Synced */
		if(!CC_GlobalState->faultDetected
 8002188:	4b7c      	ldr	r3, [pc, #496]	; (800237c <state_driving_iterate+0xd98>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8002190:	f083 0301 	eor.w	r3, r3, #1
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d018      	beq.n	80021cc <state_driving_iterate+0xbe8>
				&& (brake_travel_one >= brake_travel_two+10
 800219a:	f8b7 20de 	ldrh.w	r2, [r7, #222]	; 0xde
 800219e:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80021a2:	330a      	adds	r3, #10
 80021a4:	429a      	cmp	r2, r3
 80021a6:	da06      	bge.n	80021b6 <state_driving_iterate+0xbd2>
						|| brake_travel_one <= brake_travel_two-10))
 80021a8:	f8b7 20de 	ldrh.w	r2, [r7, #222]	; 0xde
 80021ac:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80021b0:	3b0a      	subs	r3, #10
 80021b2:	429a      	cmp	r2, r3
 80021b4:	dc0a      	bgt.n	80021cc <state_driving_iterate+0xbe8>
		{
			CC_GlobalState->faultDetected = true;
 80021b6:	4b71      	ldr	r3, [pc, #452]	; (800237c <state_driving_iterate+0xd98>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
			CC_GlobalState->implausibleTicks = HAL_GetTick();
 80021c0:	4b6e      	ldr	r3, [pc, #440]	; (800237c <state_driving_iterate+0xd98>)
 80021c2:	681c      	ldr	r4, [r3, #0]
 80021c4:	f001 f9aa 	bl	800351c <HAL_GetTick>
 80021c8:	4603      	mov	r3, r0
 80021ca:	62a3      	str	r3, [r4, #40]	; 0x28
		}
		if(!CC_GlobalState->faultDetected
 80021cc:	4b6b      	ldr	r3, [pc, #428]	; (800237c <state_driving_iterate+0xd98>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 80021d4:	f083 0301 	eor.w	r3, r3, #1
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d034      	beq.n	8002248 <state_driving_iterate+0xc64>
				&& (accel_travel_one >= accel_travel_two+10
 80021de:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 80021e2:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80021e6:	330a      	adds	r3, #10
 80021e8:	429a      	cmp	r2, r3
 80021ea:	da22      	bge.n	8002232 <state_driving_iterate+0xc4e>
						|| accel_travel_one <= accel_travel_two-10
 80021ec:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 80021f0:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80021f4:	3b0a      	subs	r3, #10
 80021f6:	429a      	cmp	r2, r3
 80021f8:	dd1b      	ble.n	8002232 <state_driving_iterate+0xc4e>
						|| accel_travel_one >= accel_travel_three+10
 80021fa:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 80021fe:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002202:	330a      	adds	r3, #10
 8002204:	429a      	cmp	r2, r3
 8002206:	da14      	bge.n	8002232 <state_driving_iterate+0xc4e>
						|| accel_travel_one <= accel_travel_three-10
 8002208:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 800220c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002210:	3b0a      	subs	r3, #10
 8002212:	429a      	cmp	r2, r3
 8002214:	dd0d      	ble.n	8002232 <state_driving_iterate+0xc4e>
						|| accel_travel_two >= accel_travel_three+10
 8002216:	f8b7 20d8 	ldrh.w	r2, [r7, #216]	; 0xd8
 800221a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800221e:	330a      	adds	r3, #10
 8002220:	429a      	cmp	r2, r3
 8002222:	da06      	bge.n	8002232 <state_driving_iterate+0xc4e>
						|| accel_travel_two <= accel_travel_three-10))
 8002224:	f8b7 20d8 	ldrh.w	r2, [r7, #216]	; 0xd8
 8002228:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800222c:	3b0a      	subs	r3, #10
 800222e:	429a      	cmp	r2, r3
 8002230:	dc0a      	bgt.n	8002248 <state_driving_iterate+0xc64>
		{
			CC_GlobalState->faultDetected = true;
 8002232:	4b52      	ldr	r3, [pc, #328]	; (800237c <state_driving_iterate+0xd98>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 24e3 	strb.w	r2, [r3, #1251]	; 0x4e3
			CC_GlobalState->implausibleTicks = HAL_GetTick();
 800223c:	4b4f      	ldr	r3, [pc, #316]	; (800237c <state_driving_iterate+0xd98>)
 800223e:	681c      	ldr	r4, [r3, #0]
 8002240:	f001 f96c 	bl	800351c <HAL_GetTick>
 8002244:	4603      	mov	r3, r0
 8002246:	62a3      	str	r3, [r4, #40]	; 0x28
		}

		/* Average 2 Brake Travel Positions */
		if(CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 8002248:	4b4c      	ldr	r3, [pc, #304]	; (800237c <state_driving_iterate+0xd98>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 8002250:	2b00      	cmp	r3, #0
 8002252:	d026      	beq.n	80022a2 <state_driving_iterate+0xcbe>
 8002254:	4b49      	ldr	r3, [pc, #292]	; (800237c <state_driving_iterate+0xd98>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800225c:	2b00      	cmp	r3, #0
 800225e:	d020      	beq.n	80022a2 <state_driving_iterate+0xcbe>
		{
			CC_GlobalState->brakeTravel = (brake_travel_one+brake_travel_two)/2;
 8002260:	f8b7 20de 	ldrh.w	r2, [r7, #222]	; 0xde
 8002264:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002268:	4413      	add	r3, r2
 800226a:	2b00      	cmp	r3, #0
 800226c:	da00      	bge.n	8002270 <state_driving_iterate+0xc8c>
 800226e:	3301      	adds	r3, #1
 8002270:	105b      	asrs	r3, r3, #1
 8002272:	461a      	mov	r2, r3
 8002274:	4b41      	ldr	r3, [pc, #260]	; (800237c <state_driving_iterate+0xd98>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	b2d2      	uxtb	r2, r2
 800227a:	f883 24e1 	strb.w	r2, [r3, #1249]	; 0x4e1
			CC_GlobalState->accelTravel = (accel_travel_one+accel_travel_two+accel_travel_three)/3;
 800227e:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 8002282:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8002286:	441a      	add	r2, r3
 8002288:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800228c:	4413      	add	r3, r2
 800228e:	4a3c      	ldr	r2, [pc, #240]	; (8002380 <state_driving_iterate+0xd9c>)
 8002290:	fb82 1203 	smull	r1, r2, r2, r3
 8002294:	17db      	asrs	r3, r3, #31
 8002296:	1ad2      	subs	r2, r2, r3
 8002298:	4b38      	ldr	r3, [pc, #224]	; (800237c <state_driving_iterate+0xd98>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	f883 24e0 	strb.w	r2, [r3, #1248]	; 0x4e0
		}

		osSemaphoreRelease(CC_GlobalState->sem);
 80022a2:	4b36      	ldr	r3, [pc, #216]	; (800237c <state_driving_iterate+0xd98>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f8d3 34f4 	ldr.w	r3, [r3, #1268]	; 0x4f4
 80022aa:	4618      	mov	r0, r3
 80022ac:	f005 fafc 	bl	80078a8 <osSemaphoreRelease>
	}

	/* Echo Pedal Positions */
	if(!CC_GlobalState->faultDetected && CC_GlobalState->rollingAccelValues[0] > 0 && CC_GlobalState->rollingBrakeValues[0])
 80022b0:	4b32      	ldr	r3, [pc, #200]	; (800237c <state_driving_iterate+0xd98>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 80022b8:	f083 0301 	eor.w	r3, r3, #1
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d023      	beq.n	800230a <state_driving_iterate+0xd26>
 80022c2:	4b2e      	ldr	r3, [pc, #184]	; (800237c <state_driving_iterate+0xd98>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f8d3 345c 	ldr.w	r3, [r3, #1116]	; 0x45c
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d01d      	beq.n	800230a <state_driving_iterate+0xd26>
 80022ce:	4b2b      	ldr	r3, [pc, #172]	; (800237c <state_driving_iterate+0xd98>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d017      	beq.n	800230a <state_driving_iterate+0xd26>
	{
		len = sprintf(x, "Pedal Positions: %li %li\r\n", CC_GlobalState->brakeTravel, CC_GlobalState->accelTravel);
 80022da:	4b28      	ldr	r3, [pc, #160]	; (800237c <state_driving_iterate+0xd98>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f893 34e1 	ldrb.w	r3, [r3, #1249]	; 0x4e1
 80022e2:	461a      	mov	r2, r3
 80022e4:	4b25      	ldr	r3, [pc, #148]	; (800237c <state_driving_iterate+0xd98>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f893 34e0 	ldrb.w	r3, [r3, #1248]	; 0x4e0
 80022ec:	f107 0080 	add.w	r0, r7, #128	; 0x80
 80022f0:	4924      	ldr	r1, [pc, #144]	; (8002384 <state_driving_iterate+0xda0>)
 80022f2:	f008 fe91 	bl	800b018 <siprintf>
 80022f6:	4603      	mov	r3, r0
 80022f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		CC_LogInfo(x, len);
 80022fc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002300:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002304:	4618      	mov	r0, r3
 8002306:	f000 fe63 	bl	8002fd0 <CC_LogInfo>

	/*
	 * If Throttle and Brake Implausibility State Clock < 100ms
	 * Suspend Tractive System Operations
	 */
	if(CC_GlobalState->faultDetected && CC_GlobalState->tractiveActive && (HAL_GetTick() - CC_GlobalState->implausibleTicks) >= 100)
 800230a:	4b1c      	ldr	r3, [pc, #112]	; (800237c <state_driving_iterate+0xd98>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d017      	beq.n	8002346 <state_driving_iterate+0xd62>
 8002316:	4b19      	ldr	r3, [pc, #100]	; (800237c <state_driving_iterate+0xd98>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f893 34e2 	ldrb.w	r3, [r3, #1250]	; 0x4e2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d011      	beq.n	8002346 <state_driving_iterate+0xd62>
 8002322:	f001 f8fb 	bl	800351c <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	4b14      	ldr	r3, [pc, #80]	; (800237c <state_driving_iterate+0xd98>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b63      	cmp	r3, #99	; 0x63
 8002332:	d908      	bls.n	8002346 <state_driving_iterate+0xd62>
	{
		CC_GlobalState->tractiveActive = false;
 8002334:	4b11      	ldr	r3, [pc, #68]	; (800237c <state_driving_iterate+0xd98>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 24e2 	strb.w	r2, [r3, #1250]	; 0x4e2
		CC_LogInfo("Disabling Tractive Operations\r\n", strlen("Disabling Tractive Operations\r\n"));
 800233e:	211f      	movs	r1, #31
 8002340:	4811      	ldr	r0, [pc, #68]	; (8002388 <state_driving_iterate+0xda4>)
 8002342:	f000 fe45 	bl	8002fd0 <CC_LogInfo>

	/*
	 * If Throttle or Brake Implausibility State Clock > 1000ms
	 * Engage Soft Shutdown (Reset to Idle)
	 */
	if(CC_GlobalState->faultDetected && !CC_GlobalState->tractiveActive && (HAL_GetTick() - CC_GlobalState->implausibleTicks) >= 1000)
 8002346:	4b0d      	ldr	r3, [pc, #52]	; (800237c <state_driving_iterate+0xd98>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f893 34e3 	ldrb.w	r3, [r3, #1251]	; 0x4e3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d055      	beq.n	80023fe <state_driving_iterate+0xe1a>
 8002352:	4b0a      	ldr	r3, [pc, #40]	; (800237c <state_driving_iterate+0xd98>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f893 34e2 	ldrb.w	r3, [r3, #1250]	; 0x4e2
 800235a:	f083 0301 	eor.w	r3, r3, #1
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b00      	cmp	r3, #0
 8002362:	d04c      	beq.n	80023fe <state_driving_iterate+0xe1a>
 8002364:	f001 f8da 	bl	800351c <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	4b04      	ldr	r3, [pc, #16]	; (800237c <state_driving_iterate+0xd98>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002376:	d342      	bcc.n	80023fe <state_driving_iterate+0xe1a>
 8002378:	e008      	b.n	800238c <state_driving_iterate+0xda8>
 800237a:	bf00      	nop
 800237c:	200049e0 	.word	0x200049e0
 8002380:	55555556 	.word	0x55555556
 8002384:	0800b87c 	.word	0x0800b87c
 8002388:	0800b898 	.word	0x0800b898
	{
		/* Broadcast Soft Shutdown on all CAN lines */
		CC_SoftShutdown_t softShutdown = Compose_CC_SoftShutdown();
 800238c:	f7fe f9c2 	bl	8000714 <Compose_CC_SoftShutdown>
 8002390:	4603      	mov	r3, r0
 8002392:	653b      	str	r3, [r7, #80]	; 0x50
		CAN_TxHeaderTypeDef header =
 8002394:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	605a      	str	r2, [r3, #4]
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	60da      	str	r2, [r3, #12]
 80023a2:	611a      	str	r2, [r3, #16]
 80023a4:	615a      	str	r2, [r3, #20]
		{
				.ExtId = softShutdown.id,
 80023a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
		CAN_TxHeaderTypeDef header =
 80023a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023aa:	2304      	movs	r3, #4
 80023ac:	643b      	str	r3, [r7, #64]	; 0x40
 80023ae:	2301      	movs	r3, #1
 80023b0:	64bb      	str	r3, [r7, #72]	; 0x48
				.IDE = CAN_ID_EXT,
				.RTR = CAN_RTR_DATA,
				.DLC = 1,
				.TransmitGlobalTime = DISABLE,
		};
		uint8_t data[1] = {0xF};
 80023b2:	230f      	movs	r3, #15
 80023b4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		HAL_CAN_AddTxMessage(&hcan1, &header, data, &CC_GlobalState->CAN1_TxMailbox);
 80023b8:	4b13      	ldr	r3, [pc, #76]	; (8002408 <state_driving_iterate+0xe24>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80023c0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80023c4:	4811      	ldr	r0, [pc, #68]	; (800240c <state_driving_iterate+0xe28>)
 80023c6:	f001 ffc5 	bl	8004354 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan2, &header, data, &CC_GlobalState->CAN2_TxMailbox);
 80023ca:	4b0f      	ldr	r3, [pc, #60]	; (8002408 <state_driving_iterate+0xe24>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	3308      	adds	r3, #8
 80023d0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80023d4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80023d8:	480d      	ldr	r0, [pc, #52]	; (8002410 <state_driving_iterate+0xe2c>)
 80023da:	f001 ffbb 	bl	8004354 <HAL_CAN_AddTxMessage>
		HAL_CAN_AddTxMessage(&hcan3, &header, data, &CC_GlobalState->CAN3_TxMailbox);
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <state_driving_iterate+0xe24>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3310      	adds	r3, #16
 80023e4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80023e8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80023ec:	4809      	ldr	r0, [pc, #36]	; (8002414 <state_driving_iterate+0xe30>)
 80023ee:	f001 ffb1 	bl	8004354 <HAL_CAN_AddTxMessage>
		fsm_changeState(fsm, &idleState, "Soft Shutdown Requested (CAN)");
 80023f2:	1d3b      	adds	r3, r7, #4
 80023f4:	4a08      	ldr	r2, [pc, #32]	; (8002418 <state_driving_iterate+0xe34>)
 80023f6:	4909      	ldr	r1, [pc, #36]	; (800241c <state_driving_iterate+0xe38>)
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	f7fe fa5d 	bl	80008b8 <fsm_changeState>

	/*
	 * If 500ms has exceeded since SoC Request
	 * Request State of Charge
	 */
}
 80023fe:	bf00      	nop
 8002400:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002404:	46bd      	mov	sp, r7
 8002406:	bd90      	pop	{r4, r7, pc}
 8002408:	200049e0 	.word	0x200049e0
 800240c:	20004bcc 	.word	0x20004bcc
 8002410:	20004ba4 	.word	0x20004ba4
 8002414:	20004b7c 	.word	0x20004b7c
 8002418:	0800b834 	.word	0x0800b834
 800241c:	20000010 	.word	0x20000010

08002420 <state_driving_exit>:

void state_driving_exit(fsm_t *fsm)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	/* Broadcast Soft Shutdown */
	return;
 8002428:	bf00      	nop
}
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800243a:	463b      	mov	r3, r7
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002446:	4b2f      	ldr	r3, [pc, #188]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002448:	4a2f      	ldr	r2, [pc, #188]	; (8002508 <MX_ADC1_Init+0xd4>)
 800244a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800244c:	4b2d      	ldr	r3, [pc, #180]	; (8002504 <MX_ADC1_Init+0xd0>)
 800244e:	2200      	movs	r2, #0
 8002450:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002452:	4b2c      	ldr	r3, [pc, #176]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002454:	2200      	movs	r2, #0
 8002456:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002458:	4b2a      	ldr	r3, [pc, #168]	; (8002504 <MX_ADC1_Init+0xd0>)
 800245a:	2201      	movs	r2, #1
 800245c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800245e:	4b29      	ldr	r3, [pc, #164]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002460:	2201      	movs	r2, #1
 8002462:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002464:	4b27      	ldr	r3, [pc, #156]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800246c:	4b25      	ldr	r3, [pc, #148]	; (8002504 <MX_ADC1_Init+0xd0>)
 800246e:	2200      	movs	r2, #0
 8002470:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002472:	4b24      	ldr	r3, [pc, #144]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002474:	4a25      	ldr	r2, [pc, #148]	; (800250c <MX_ADC1_Init+0xd8>)
 8002476:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002478:	4b22      	ldr	r3, [pc, #136]	; (8002504 <MX_ADC1_Init+0xd0>)
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800247e:	4b21      	ldr	r3, [pc, #132]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002480:	2203      	movs	r2, #3
 8002482:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002484:	4b1f      	ldr	r3, [pc, #124]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002486:	2201      	movs	r2, #1
 8002488:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800248c:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <MX_ADC1_Init+0xd0>)
 800248e:	2201      	movs	r2, #1
 8002490:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002492:	481c      	ldr	r0, [pc, #112]	; (8002504 <MX_ADC1_Init+0xd0>)
 8002494:	f001 f84e 	bl	8003534 <HAL_ADC_Init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800249e:	f000 fe4f 	bl	8003140 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80024a2:	2304      	movs	r3, #4
 80024a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024a6:	2301      	movs	r3, #1
 80024a8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80024aa:	2307      	movs	r3, #7
 80024ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024ae:	463b      	mov	r3, r7
 80024b0:	4619      	mov	r1, r3
 80024b2:	4814      	ldr	r0, [pc, #80]	; (8002504 <MX_ADC1_Init+0xd0>)
 80024b4:	f001 fa5c 	bl	8003970 <HAL_ADC_ConfigChannel>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80024be:	f000 fe3f 	bl	8003140 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80024c2:	2306      	movs	r3, #6
 80024c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80024c6:	2302      	movs	r3, #2
 80024c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024ca:	463b      	mov	r3, r7
 80024cc:	4619      	mov	r1, r3
 80024ce:	480d      	ldr	r0, [pc, #52]	; (8002504 <MX_ADC1_Init+0xd0>)
 80024d0:	f001 fa4e 	bl	8003970 <HAL_ADC_ConfigChannel>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80024da:	f000 fe31 	bl	8003140 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80024de:	230e      	movs	r3, #14
 80024e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80024e2:	2303      	movs	r3, #3
 80024e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024e6:	463b      	mov	r3, r7
 80024e8:	4619      	mov	r1, r3
 80024ea:	4806      	ldr	r0, [pc, #24]	; (8002504 <MX_ADC1_Init+0xd0>)
 80024ec:	f001 fa40 	bl	8003970 <HAL_ADC_ConfigChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80024f6:	f000 fe23 	bl	8003140 <Error_Handler>
  }

}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20004a2c 	.word	0x20004a2c
 8002508:	40012000 	.word	0x40012000
 800250c:	0f000001 	.word	0x0f000001

08002510 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002516:	463b      	mov	r3, r7
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002522:	4b28      	ldr	r3, [pc, #160]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002524:	4a28      	ldr	r2, [pc, #160]	; (80025c8 <MX_ADC2_Init+0xb8>)
 8002526:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002528:	4b26      	ldr	r3, [pc, #152]	; (80025c4 <MX_ADC2_Init+0xb4>)
 800252a:	2200      	movs	r2, #0
 800252c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800252e:	4b25      	ldr	r3, [pc, #148]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002534:	4b23      	ldr	r3, [pc, #140]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002536:	2201      	movs	r2, #1
 8002538:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800253a:	4b22      	ldr	r3, [pc, #136]	; (80025c4 <MX_ADC2_Init+0xb4>)
 800253c:	2201      	movs	r2, #1
 800253e:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002540:	4b20      	ldr	r3, [pc, #128]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002548:	4b1e      	ldr	r3, [pc, #120]	; (80025c4 <MX_ADC2_Init+0xb4>)
 800254a:	2200      	movs	r2, #0
 800254c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800254e:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002550:	4a1e      	ldr	r2, [pc, #120]	; (80025cc <MX_ADC2_Init+0xbc>)
 8002552:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002554:	4b1b      	ldr	r3, [pc, #108]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800255a:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <MX_ADC2_Init+0xb4>)
 800255c:	2202      	movs	r2, #2
 800255e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002560:	4b18      	ldr	r3, [pc, #96]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002568:	4b16      	ldr	r3, [pc, #88]	; (80025c4 <MX_ADC2_Init+0xb4>)
 800256a:	2201      	movs	r2, #1
 800256c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800256e:	4815      	ldr	r0, [pc, #84]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002570:	f000 ffe0 	bl	8003534 <HAL_ADC_Init>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800257a:	f000 fde1 	bl	8003140 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800257e:	2303      	movs	r3, #3
 8002580:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002582:	2301      	movs	r3, #1
 8002584:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002586:	2307      	movs	r3, #7
 8002588:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800258a:	463b      	mov	r3, r7
 800258c:	4619      	mov	r1, r3
 800258e:	480d      	ldr	r0, [pc, #52]	; (80025c4 <MX_ADC2_Init+0xb4>)
 8002590:	f001 f9ee 	bl	8003970 <HAL_ADC_ConfigChannel>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800259a:	f000 fdd1 	bl	8003140 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800259e:	2305      	movs	r3, #5
 80025a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80025a2:	2302      	movs	r3, #2
 80025a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80025a6:	463b      	mov	r3, r7
 80025a8:	4619      	mov	r1, r3
 80025aa:	4806      	ldr	r0, [pc, #24]	; (80025c4 <MX_ADC2_Init+0xb4>)
 80025ac:	f001 f9e0 	bl	8003970 <HAL_ADC_ConfigChannel>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 80025b6:	f000 fdc3 	bl	8003140 <Error_Handler>
  }

}
 80025ba:	bf00      	nop
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	200049e4 	.word	0x200049e4
 80025c8:	40012100 	.word	0x40012100
 80025cc:	0f000001 	.word	0x0f000001

080025d0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80025d6:	463b      	mov	r3, r7
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80025e2:	4b21      	ldr	r3, [pc, #132]	; (8002668 <MX_ADC3_Init+0x98>)
 80025e4:	4a21      	ldr	r2, [pc, #132]	; (800266c <MX_ADC3_Init+0x9c>)
 80025e6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80025e8:	4b1f      	ldr	r3, [pc, #124]	; (8002668 <MX_ADC3_Init+0x98>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80025ee:	4b1e      	ldr	r3, [pc, #120]	; (8002668 <MX_ADC3_Init+0x98>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025f4:	4b1c      	ldr	r3, [pc, #112]	; (8002668 <MX_ADC3_Init+0x98>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80025fa:	4b1b      	ldr	r3, [pc, #108]	; (8002668 <MX_ADC3_Init+0x98>)
 80025fc:	2201      	movs	r2, #1
 80025fe:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <MX_ADC3_Init+0x98>)
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <MX_ADC3_Init+0x98>)
 800260a:	2200      	movs	r2, #0
 800260c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800260e:	4b16      	ldr	r3, [pc, #88]	; (8002668 <MX_ADC3_Init+0x98>)
 8002610:	4a17      	ldr	r2, [pc, #92]	; (8002670 <MX_ADC3_Init+0xa0>)
 8002612:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002614:	4b14      	ldr	r3, [pc, #80]	; (8002668 <MX_ADC3_Init+0x98>)
 8002616:	2200      	movs	r2, #0
 8002618:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800261a:	4b13      	ldr	r3, [pc, #76]	; (8002668 <MX_ADC3_Init+0x98>)
 800261c:	2201      	movs	r2, #1
 800261e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002620:	4b11      	ldr	r3, [pc, #68]	; (8002668 <MX_ADC3_Init+0x98>)
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002628:	4b0f      	ldr	r3, [pc, #60]	; (8002668 <MX_ADC3_Init+0x98>)
 800262a:	2200      	movs	r2, #0
 800262c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800262e:	480e      	ldr	r0, [pc, #56]	; (8002668 <MX_ADC3_Init+0x98>)
 8002630:	f000 ff80 	bl	8003534 <HAL_ADC_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 800263a:	f000 fd81 	bl	8003140 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800263e:	2302      	movs	r3, #2
 8002640:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002642:	2301      	movs	r3, #1
 8002644:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002646:	2300      	movs	r3, #0
 8002648:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800264a:	463b      	mov	r3, r7
 800264c:	4619      	mov	r1, r3
 800264e:	4806      	ldr	r0, [pc, #24]	; (8002668 <MX_ADC3_Init+0x98>)
 8002650:	f001 f98e 	bl	8003970 <HAL_ADC_ConfigChannel>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 800265a:	f000 fd71 	bl	8003140 <Error_Handler>
  }

}
 800265e:	bf00      	nop
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20004a74 	.word	0x20004a74
 800266c:	40012200 	.word	0x40012200
 8002670:	0f000001 	.word	0x0f000001

08002674 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08e      	sub	sp, #56	; 0x38
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	605a      	str	r2, [r3, #4]
 8002686:	609a      	str	r2, [r3, #8]
 8002688:	60da      	str	r2, [r3, #12]
 800268a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a7b      	ldr	r2, [pc, #492]	; (8002880 <HAL_ADC_MspInit+0x20c>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d16c      	bne.n	8002770 <HAL_ADC_MspInit+0xfc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002696:	4b7b      	ldr	r3, [pc, #492]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269a:	4a7a      	ldr	r2, [pc, #488]	; (8002884 <HAL_ADC_MspInit+0x210>)
 800269c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a0:	6453      	str	r3, [r2, #68]	; 0x44
 80026a2:	4b78      	ldr	r3, [pc, #480]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026aa:	623b      	str	r3, [r7, #32]
 80026ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ae:	4b75      	ldr	r3, [pc, #468]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a74      	ldr	r2, [pc, #464]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b72      	ldr	r3, [pc, #456]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	61fb      	str	r3, [r7, #28]
 80026c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c6:	4b6f      	ldr	r3, [pc, #444]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a6e      	ldr	r2, [pc, #440]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026cc:	f043 0304 	orr.w	r3, r3, #4
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b6c      	ldr	r3, [pc, #432]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	61bb      	str	r3, [r7, #24]
 80026dc:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80026de:	2350      	movs	r3, #80	; 0x50
 80026e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026e2:	2303      	movs	r3, #3
 80026e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026ee:	4619      	mov	r1, r3
 80026f0:	4865      	ldr	r0, [pc, #404]	; (8002888 <HAL_ADC_MspInit+0x214>)
 80026f2:	f002 fc9d 	bl	8005030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80026f6:	2310      	movs	r3, #16
 80026f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026fa:	2303      	movs	r3, #3
 80026fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002706:	4619      	mov	r1, r3
 8002708:	4860      	ldr	r0, [pc, #384]	; (800288c <HAL_ADC_MspInit+0x218>)
 800270a:	f002 fc91 	bl	8005030 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800270e:	4b60      	ldr	r3, [pc, #384]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002710:	4a60      	ldr	r2, [pc, #384]	; (8002894 <HAL_ADC_MspInit+0x220>)
 8002712:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002714:	4b5e      	ldr	r3, [pc, #376]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002716:	2200      	movs	r2, #0
 8002718:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800271a:	4b5d      	ldr	r3, [pc, #372]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002720:	4b5b      	ldr	r3, [pc, #364]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002722:	2200      	movs	r2, #0
 8002724:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002726:	4b5a      	ldr	r3, [pc, #360]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002728:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800272c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800272e:	4b58      	ldr	r3, [pc, #352]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002730:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002734:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002736:	4b56      	ldr	r3, [pc, #344]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002738:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800273c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800273e:	4b54      	ldr	r3, [pc, #336]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002740:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002744:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002746:	4b52      	ldr	r3, [pc, #328]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002748:	2200      	movs	r2, #0
 800274a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800274c:	4b50      	ldr	r3, [pc, #320]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 800274e:	2200      	movs	r2, #0
 8002750:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002752:	484f      	ldr	r0, [pc, #316]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002754:	f002 f8f6 	bl	8004944 <HAL_DMA_Init>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 800275e:	f000 fcef 	bl	8003140 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a4a      	ldr	r2, [pc, #296]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 8002766:	639a      	str	r2, [r3, #56]	; 0x38
 8002768:	4a49      	ldr	r2, [pc, #292]	; (8002890 <HAL_ADC_MspInit+0x21c>)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800276e:	e083      	b.n	8002878 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC2)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a48      	ldr	r2, [pc, #288]	; (8002898 <HAL_ADC_MspInit+0x224>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d155      	bne.n	8002826 <HAL_ADC_MspInit+0x1b2>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800277a:	4b42      	ldr	r3, [pc, #264]	; (8002884 <HAL_ADC_MspInit+0x210>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	4a41      	ldr	r2, [pc, #260]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002780:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002784:	6453      	str	r3, [r2, #68]	; 0x44
 8002786:	4b3f      	ldr	r3, [pc, #252]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002792:	4b3c      	ldr	r3, [pc, #240]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	4a3b      	ldr	r2, [pc, #236]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6313      	str	r3, [r2, #48]	; 0x30
 800279e:	4b39      	ldr	r3, [pc, #228]	; (8002884 <HAL_ADC_MspInit+0x210>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BRAKE_PEDAL_ONE_Pin|BRAKE_PEDAL_TWO_Pin;
 80027aa:	2328      	movs	r3, #40	; 0x28
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027ae:	2303      	movs	r3, #3
 80027b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027ba:	4619      	mov	r1, r3
 80027bc:	4832      	ldr	r0, [pc, #200]	; (8002888 <HAL_ADC_MspInit+0x214>)
 80027be:	f002 fc37 	bl	8005030 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80027c2:	4b36      	ldr	r3, [pc, #216]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027c4:	4a36      	ldr	r2, [pc, #216]	; (80028a0 <HAL_ADC_MspInit+0x22c>)
 80027c6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80027c8:	4b34      	ldr	r3, [pc, #208]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027ce:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027d0:	4b32      	ldr	r3, [pc, #200]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80027d6:	4b31      	ldr	r3, [pc, #196]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027d8:	2200      	movs	r2, #0
 80027da:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80027dc:	4b2f      	ldr	r3, [pc, #188]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027e2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027e4:	4b2d      	ldr	r3, [pc, #180]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027ea:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027ec:	4b2b      	ldr	r3, [pc, #172]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027f2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80027f4:	4b29      	ldr	r3, [pc, #164]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027fa:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80027fc:	4b27      	ldr	r3, [pc, #156]	; (800289c <HAL_ADC_MspInit+0x228>)
 80027fe:	2200      	movs	r2, #0
 8002800:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002802:	4b26      	ldr	r3, [pc, #152]	; (800289c <HAL_ADC_MspInit+0x228>)
 8002804:	2200      	movs	r2, #0
 8002806:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002808:	4824      	ldr	r0, [pc, #144]	; (800289c <HAL_ADC_MspInit+0x228>)
 800280a:	f002 f89b 	bl	8004944 <HAL_DMA_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_ADC_MspInit+0x1a4>
      Error_Handler();
 8002814:	f000 fc94 	bl	8003140 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a20      	ldr	r2, [pc, #128]	; (800289c <HAL_ADC_MspInit+0x228>)
 800281c:	639a      	str	r2, [r3, #56]	; 0x38
 800281e:	4a1f      	ldr	r2, [pc, #124]	; (800289c <HAL_ADC_MspInit+0x228>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002824:	e028      	b.n	8002878 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC3)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a1e      	ldr	r2, [pc, #120]	; (80028a4 <HAL_ADC_MspInit+0x230>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d123      	bne.n	8002878 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002830:	4b14      	ldr	r3, [pc, #80]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002834:	4a13      	ldr	r2, [pc, #76]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002836:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800283a:	6453      	str	r3, [r2, #68]	; 0x44
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_ADC_MspInit+0x210>)
 800283e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_ADC_MspInit+0x210>)
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	4a0d      	ldr	r2, [pc, #52]	; (8002884 <HAL_ADC_MspInit+0x210>)
 800284e:	f043 0301 	orr.w	r3, r3, #1
 8002852:	6313      	str	r3, [r2, #48]	; 0x30
 8002854:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <HAL_ADC_MspInit+0x210>)
 8002856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	60bb      	str	r3, [r7, #8]
 800285e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BRAKE_PRESSURE_Pin;
 8002860:	2304      	movs	r3, #4
 8002862:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002864:	2303      	movs	r3, #3
 8002866:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BRAKE_PRESSURE_GPIO_Port, &GPIO_InitStruct);
 800286c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002870:	4619      	mov	r1, r3
 8002872:	4805      	ldr	r0, [pc, #20]	; (8002888 <HAL_ADC_MspInit+0x214>)
 8002874:	f002 fbdc 	bl	8005030 <HAL_GPIO_Init>
}
 8002878:	bf00      	nop
 800287a:	3738      	adds	r7, #56	; 0x38
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40012000 	.word	0x40012000
 8002884:	40023800 	.word	0x40023800
 8002888:	40020000 	.word	0x40020000
 800288c:	40020800 	.word	0x40020800
 8002890:	20004abc 	.word	0x20004abc
 8002894:	40026410 	.word	0x40026410
 8002898:	40012100 	.word	0x40012100
 800289c:	20004b1c 	.word	0x20004b1c
 80028a0:	40026440 	.word	0x40026440
 80028a4:	40012200 	.word	0x40012200

080028a8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan2;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80028ac:	4b17      	ldr	r3, [pc, #92]	; (800290c <MX_CAN1_Init+0x64>)
 80028ae:	4a18      	ldr	r2, [pc, #96]	; (8002910 <MX_CAN1_Init+0x68>)
 80028b0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80028b2:	4b16      	ldr	r3, [pc, #88]	; (800290c <MX_CAN1_Init+0x64>)
 80028b4:	2202      	movs	r2, #2
 80028b6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80028b8:	4b14      	ldr	r3, [pc, #80]	; (800290c <MX_CAN1_Init+0x64>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80028be:	4b13      	ldr	r3, [pc, #76]	; (800290c <MX_CAN1_Init+0x64>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80028c4:	4b11      	ldr	r3, [pc, #68]	; (800290c <MX_CAN1_Init+0x64>)
 80028c6:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80028ca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80028cc:	4b0f      	ldr	r3, [pc, #60]	; (800290c <MX_CAN1_Init+0x64>)
 80028ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028d2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80028d4:	4b0d      	ldr	r3, [pc, #52]	; (800290c <MX_CAN1_Init+0x64>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80028da:	4b0c      	ldr	r3, [pc, #48]	; (800290c <MX_CAN1_Init+0x64>)
 80028dc:	2200      	movs	r2, #0
 80028de:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80028e0:	4b0a      	ldr	r3, [pc, #40]	; (800290c <MX_CAN1_Init+0x64>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80028e6:	4b09      	ldr	r3, [pc, #36]	; (800290c <MX_CAN1_Init+0x64>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80028ec:	4b07      	ldr	r3, [pc, #28]	; (800290c <MX_CAN1_Init+0x64>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80028f2:	4b06      	ldr	r3, [pc, #24]	; (800290c <MX_CAN1_Init+0x64>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80028f8:	4804      	ldr	r0, [pc, #16]	; (800290c <MX_CAN1_Init+0x64>)
 80028fa:	f001 faff 	bl	8003efc <HAL_CAN_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002904:	f000 fc1c 	bl	8003140 <Error_Handler>
  }

}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20004bcc 	.word	0x20004bcc
 8002910:	40006400 	.word	0x40006400

08002914 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 8002918:	4b17      	ldr	r3, [pc, #92]	; (8002978 <MX_CAN2_Init+0x64>)
 800291a:	4a18      	ldr	r2, [pc, #96]	; (800297c <MX_CAN2_Init+0x68>)
 800291c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800291e:	4b16      	ldr	r3, [pc, #88]	; (8002978 <MX_CAN2_Init+0x64>)
 8002920:	2202      	movs	r2, #2
 8002922:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <MX_CAN2_Init+0x64>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800292a:	4b13      	ldr	r3, [pc, #76]	; (8002978 <MX_CAN2_Init+0x64>)
 800292c:	2200      	movs	r2, #0
 800292e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002930:	4b11      	ldr	r3, [pc, #68]	; (8002978 <MX_CAN2_Init+0x64>)
 8002932:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002936:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002938:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <MX_CAN2_Init+0x64>)
 800293a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800293e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002940:	4b0d      	ldr	r3, [pc, #52]	; (8002978 <MX_CAN2_Init+0x64>)
 8002942:	2200      	movs	r2, #0
 8002944:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002946:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <MX_CAN2_Init+0x64>)
 8002948:	2200      	movs	r2, #0
 800294a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800294c:	4b0a      	ldr	r3, [pc, #40]	; (8002978 <MX_CAN2_Init+0x64>)
 800294e:	2200      	movs	r2, #0
 8002950:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8002952:	4b09      	ldr	r3, [pc, #36]	; (8002978 <MX_CAN2_Init+0x64>)
 8002954:	2200      	movs	r2, #0
 8002956:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002958:	4b07      	ldr	r3, [pc, #28]	; (8002978 <MX_CAN2_Init+0x64>)
 800295a:	2200      	movs	r2, #0
 800295c:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 800295e:	4b06      	ldr	r3, [pc, #24]	; (8002978 <MX_CAN2_Init+0x64>)
 8002960:	2200      	movs	r2, #0
 8002962:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002964:	4804      	ldr	r0, [pc, #16]	; (8002978 <MX_CAN2_Init+0x64>)
 8002966:	f001 fac9 	bl	8003efc <HAL_CAN_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8002970:	f000 fbe6 	bl	8003140 <Error_Handler>
  }

}
 8002974:	bf00      	nop
 8002976:	bd80      	pop	{r7, pc}
 8002978:	20004ba4 	.word	0x20004ba4
 800297c:	40006800 	.word	0x40006800

08002980 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0

  hcan3.Instance = CAN3;
 8002984:	4b17      	ldr	r3, [pc, #92]	; (80029e4 <MX_CAN3_Init+0x64>)
 8002986:	4a18      	ldr	r2, [pc, #96]	; (80029e8 <MX_CAN3_Init+0x68>)
 8002988:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 2;
 800298a:	4b16      	ldr	r3, [pc, #88]	; (80029e4 <MX_CAN3_Init+0x64>)
 800298c:	2202      	movs	r2, #2
 800298e:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8002990:	4b14      	ldr	r3, [pc, #80]	; (80029e4 <MX_CAN3_Init+0x64>)
 8002992:	2200      	movs	r2, #0
 8002994:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002996:	4b13      	ldr	r3, [pc, #76]	; (80029e4 <MX_CAN3_Init+0x64>)
 8002998:	2200      	movs	r2, #0
 800299a:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_13TQ;
 800299c:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <MX_CAN3_Init+0x64>)
 800299e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 80029a2:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 80029a4:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80029aa:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 80029ac:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 80029b2:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 80029b8:	4b0a      	ldr	r3, [pc, #40]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 80029c4:	4b07      	ldr	r3, [pc, #28]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80029ca:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80029d0:	4804      	ldr	r0, [pc, #16]	; (80029e4 <MX_CAN3_Init+0x64>)
 80029d2:	f001 fa93 	bl	8003efc <HAL_CAN_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80029dc:	f000 fbb0 	bl	8003140 <Error_Handler>
  }

}
 80029e0:	bf00      	nop
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20004b7c 	.word	0x20004b7c
 80029e8:	40003400 	.word	0x40003400

080029ec <HAL_CAN_MspInit>:
static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b092      	sub	sp, #72	; 0x48
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a7e      	ldr	r2, [pc, #504]	; (8002c04 <HAL_CAN_MspInit+0x218>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d132      	bne.n	8002a74 <HAL_CAN_MspInit+0x88>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002a0e:	4b7e      	ldr	r3, [pc, #504]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	3301      	adds	r3, #1
 8002a14:	4a7c      	ldr	r2, [pc, #496]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002a16:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002a18:	4b7b      	ldr	r3, [pc, #492]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d10b      	bne.n	8002a38 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002a20:	4b7a      	ldr	r3, [pc, #488]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	4a79      	ldr	r2, [pc, #484]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a2c:	4b77      	ldr	r3, [pc, #476]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a34:	633b      	str	r3, [r7, #48]	; 0x30
 8002a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a38:	4b74      	ldr	r3, [pc, #464]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3c:	4a73      	ldr	r2, [pc, #460]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	6313      	str	r3, [r2, #48]	; 0x30
 8002a44:	4b71      	ldr	r3, [pc, #452]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a48:	f003 0301 	and.w	r3, r3, #1
 8002a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002a50:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002a54:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a56:	2302      	movs	r3, #2
 8002a58:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002a62:	2309      	movs	r3, #9
 8002a64:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a66:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4868      	ldr	r0, [pc, #416]	; (8002c10 <HAL_CAN_MspInit+0x224>)
 8002a6e:	f002 fadf 	bl	8005030 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8002a72:	e0c2      	b.n	8002bfa <HAL_CAN_MspInit+0x20e>
  else if(canHandle->Instance==CAN2)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a66      	ldr	r2, [pc, #408]	; (8002c14 <HAL_CAN_MspInit+0x228>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d15c      	bne.n	8002b38 <HAL_CAN_MspInit+0x14c>
    HAL_RCC_CAN3_CLK_ENABLED++;
 8002a7e:	4b66      	ldr	r3, [pc, #408]	; (8002c18 <HAL_CAN_MspInit+0x22c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3301      	adds	r3, #1
 8002a84:	4a64      	ldr	r2, [pc, #400]	; (8002c18 <HAL_CAN_MspInit+0x22c>)
 8002a86:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN3_CLK_ENABLED==1){
 8002a88:	4b63      	ldr	r3, [pc, #396]	; (8002c18 <HAL_CAN_MspInit+0x22c>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_CAN_MspInit+0xbc>
      __HAL_RCC_CAN3_CLK_ENABLE();
 8002a90:	4b5e      	ldr	r3, [pc, #376]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	4a5d      	ldr	r2, [pc, #372]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a96:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a9a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9c:	4b5b      	ldr	r3, [pc, #364]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    HAL_RCC_CAN2_CLK_ENABLED++;
 8002aa8:	4b5c      	ldr	r3, [pc, #368]	; (8002c1c <HAL_CAN_MspInit+0x230>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3301      	adds	r3, #1
 8002aae:	4a5b      	ldr	r2, [pc, #364]	; (8002c1c <HAL_CAN_MspInit+0x230>)
 8002ab0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN2_CLK_ENABLED==1){
 8002ab2:	4b5a      	ldr	r3, [pc, #360]	; (8002c1c <HAL_CAN_MspInit+0x230>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d10b      	bne.n	8002ad2 <HAL_CAN_MspInit+0xe6>
      __HAL_RCC_CAN2_CLK_ENABLE();
 8002aba:	4b54      	ldr	r3, [pc, #336]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	4a53      	ldr	r2, [pc, #332]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002ac0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac6:	4b51      	ldr	r3, [pc, #324]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002ad2:	4b4d      	ldr	r3, [pc, #308]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	4a4b      	ldr	r2, [pc, #300]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002ada:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002adc:	4b4a      	ldr	r3, [pc, #296]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d10b      	bne.n	8002afc <HAL_CAN_MspInit+0x110>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002ae4:	4b49      	ldr	r3, [pc, #292]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	4a48      	ldr	r2, [pc, #288]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002aea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002aee:	6413      	str	r3, [r2, #64]	; 0x40
 8002af0:	4b46      	ldr	r3, [pc, #280]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af8:	623b      	str	r3, [r7, #32]
 8002afa:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002afc:	4b43      	ldr	r3, [pc, #268]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b00:	4a42      	ldr	r2, [pc, #264]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b02:	f043 0302 	orr.w	r3, r3, #2
 8002b06:	6313      	str	r3, [r2, #48]	; 0x30
 8002b08:	4b40      	ldr	r3, [pc, #256]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	61fb      	str	r3, [r7, #28]
 8002b12:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 8002b14:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002b18:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b22:	2303      	movs	r3, #3
 8002b24:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002b26:	2309      	movs	r3, #9
 8002b28:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002b2e:	4619      	mov	r1, r3
 8002b30:	483b      	ldr	r0, [pc, #236]	; (8002c20 <HAL_CAN_MspInit+0x234>)
 8002b32:	f002 fa7d 	bl	8005030 <HAL_GPIO_Init>
}
 8002b36:	e060      	b.n	8002bfa <HAL_CAN_MspInit+0x20e>
  else if(canHandle->Instance==CAN3)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a39      	ldr	r2, [pc, #228]	; (8002c24 <HAL_CAN_MspInit+0x238>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d15b      	bne.n	8002bfa <HAL_CAN_MspInit+0x20e>
    HAL_RCC_CAN3_CLK_ENABLED++;
 8002b42:	4b35      	ldr	r3, [pc, #212]	; (8002c18 <HAL_CAN_MspInit+0x22c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	3301      	adds	r3, #1
 8002b48:	4a33      	ldr	r2, [pc, #204]	; (8002c18 <HAL_CAN_MspInit+0x22c>)
 8002b4a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN3_CLK_ENABLED==1){
 8002b4c:	4b32      	ldr	r3, [pc, #200]	; (8002c18 <HAL_CAN_MspInit+0x22c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d10b      	bne.n	8002b6c <HAL_CAN_MspInit+0x180>
      __HAL_RCC_CAN3_CLK_ENABLE();
 8002b54:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	4a2c      	ldr	r2, [pc, #176]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b5a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b5e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b60:	4b2a      	ldr	r3, [pc, #168]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	69bb      	ldr	r3, [r7, #24]
    HAL_RCC_CAN2_CLK_ENABLED++;
 8002b6c:	4b2b      	ldr	r3, [pc, #172]	; (8002c1c <HAL_CAN_MspInit+0x230>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3301      	adds	r3, #1
 8002b72:	4a2a      	ldr	r2, [pc, #168]	; (8002c1c <HAL_CAN_MspInit+0x230>)
 8002b74:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN2_CLK_ENABLED==1){
 8002b76:	4b29      	ldr	r3, [pc, #164]	; (8002c1c <HAL_CAN_MspInit+0x230>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d10b      	bne.n	8002b96 <HAL_CAN_MspInit+0x1aa>
      __HAL_RCC_CAN2_CLK_ENABLE();
 8002b7e:	4b23      	ldr	r3, [pc, #140]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	4a22      	ldr	r2, [pc, #136]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b84:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b88:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8a:	4b20      	ldr	r3, [pc, #128]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b92:	617b      	str	r3, [r7, #20]
 8002b94:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002b96:	4b1c      	ldr	r3, [pc, #112]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	4a1a      	ldr	r2, [pc, #104]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002b9e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002ba0:	4b19      	ldr	r3, [pc, #100]	; (8002c08 <HAL_CAN_MspInit+0x21c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d10b      	bne.n	8002bc0 <HAL_CAN_MspInit+0x1d4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002ba8:	4b18      	ldr	r3, [pc, #96]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bac:	4a17      	ldr	r2, [pc, #92]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002bae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bb2:	6413      	str	r3, [r2, #64]	; 0x40
 8002bb4:	4b15      	ldr	r3, [pc, #84]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc0:	4b12      	ldr	r3, [pc, #72]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	4a11      	ldr	r2, [pc, #68]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6313      	str	r3, [r2, #48]	; 0x30
 8002bcc:	4b0f      	ldr	r3, [pc, #60]	; (8002c0c <HAL_CAN_MspInit+0x220>)
 8002bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8002bd8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002bdc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bde:	2302      	movs	r3, #2
 8002be0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be6:	2303      	movs	r3, #3
 8002be8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8002bea:	230b      	movs	r3, #11
 8002bec:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4806      	ldr	r0, [pc, #24]	; (8002c10 <HAL_CAN_MspInit+0x224>)
 8002bf6:	f002 fa1b 	bl	8005030 <HAL_GPIO_Init>
}
 8002bfa:	bf00      	nop
 8002bfc:	3748      	adds	r7, #72	; 0x48
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40006400 	.word	0x40006400
 8002c08:	200000c0 	.word	0x200000c0
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020000 	.word	0x40020000
 8002c14:	40006800 	.word	0x40006800
 8002c18:	200000c4 	.word	0x200000c4
 8002c1c:	200000c8 	.word	0x200000c8
 8002c20:	40020400 	.word	0x40020400
 8002c24:	40003400 	.word	0x40003400

08002c28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c2e:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <MX_DMA_Init+0x48>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	4a0f      	ldr	r2, [pc, #60]	; (8002c70 <MX_DMA_Init+0x48>)
 8002c34:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c38:	6313      	str	r3, [r2, #48]	; 0x30
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <MX_DMA_Init+0x48>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c42:	607b      	str	r3, [r7, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002c46:	2200      	movs	r2, #0
 8002c48:	2100      	movs	r1, #0
 8002c4a:	2038      	movs	r0, #56	; 0x38
 8002c4c:	f001 fe50 	bl	80048f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002c50:	2038      	movs	r0, #56	; 0x38
 8002c52:	f001 fe69 	bl	8004928 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002c56:	2200      	movs	r2, #0
 8002c58:	2100      	movs	r1, #0
 8002c5a:	203a      	movs	r0, #58	; 0x3a
 8002c5c:	f001 fe48 	bl	80048f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002c60:	203a      	movs	r0, #58	; 0x3a
 8002c62:	f001 fe61 	bl	8004928 <HAL_NVIC_EnableIRQ>

}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023800 	.word	0x40023800

08002c74 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002c78:	4a04      	ldr	r2, [pc, #16]	; (8002c8c <MX_FREERTOS_Init+0x18>)
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4804      	ldr	r0, [pc, #16]	; (8002c90 <MX_FREERTOS_Init+0x1c>)
 8002c7e:	f004 fc3b 	bl	80074f8 <osThreadNew>
 8002c82:	4602      	mov	r2, r0
 8002c84:	4b03      	ldr	r3, [pc, #12]	; (8002c94 <MX_FREERTOS_Init+0x20>)
 8002c86:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002c88:	bf00      	nop
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	0800b944 	.word	0x0800b944
 8002c90:	08002c99 	.word	0x08002c99
 8002c94:	20004bf4 	.word	0x20004bf4

08002c98 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	f004 fccf 	bl	8007644 <osDelay>
 8002ca6:	e7fb      	b.n	8002ca0 <StartDefaultTask+0x8>

08002ca8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b08a      	sub	sp, #40	; 0x28
 8002cac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
 8002cb8:	609a      	str	r2, [r3, #8]
 8002cba:	60da      	str	r2, [r3, #12]
 8002cbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cbe:	4b2f      	ldr	r3, [pc, #188]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	4a2e      	ldr	r2, [pc, #184]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cc4:	f043 0301 	orr.w	r3, r3, #1
 8002cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cca:	4b2c      	ldr	r3, [pc, #176]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cd6:	4b29      	ldr	r3, [pc, #164]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	4a28      	ldr	r2, [pc, #160]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cdc:	f043 0304 	orr.w	r3, r3, #4
 8002ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cee:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a22      	ldr	r2, [pc, #136]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cf4:	f043 0310 	orr.w	r3, r3, #16
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b20      	ldr	r3, [pc, #128]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	60bb      	str	r3, [r7, #8]
 8002d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d06:	4b1d      	ldr	r3, [pc, #116]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0a:	4a1c      	ldr	r2, [pc, #112]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002d0c:	f043 0302 	orr.w	r3, r3, #2
 8002d10:	6313      	str	r3, [r2, #48]	; 0x30
 8002d12:	4b1a      	ldr	r3, [pc, #104]	; (8002d7c <MX_GPIO_Init+0xd4>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	607b      	str	r3, [r7, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HSOUT_RTD_LED_GPIO_Port, HSOUT_RTD_LED_Pin, GPIO_PIN_RESET);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d24:	4816      	ldr	r0, [pc, #88]	; (8002d80 <MX_GPIO_Init+0xd8>)
 8002d26:	f002 fb45 	bl	80053b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HSOUT_RTD_LED_Pin;
 8002d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d30:	2301      	movs	r3, #1
 8002d32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HSOUT_RTD_LED_GPIO_Port, &GPIO_InitStruct);
 8002d3c:	f107 0314 	add.w	r3, r7, #20
 8002d40:	4619      	mov	r1, r3
 8002d42:	480f      	ldr	r0, [pc, #60]	; (8002d80 <MX_GPIO_Init+0xd8>)
 8002d44:	f002 f974 	bl	8005030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RTD_INPUT_Pin;
 8002d48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	; (8002d84 <MX_GPIO_Init+0xdc>)
 8002d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d52:	2300      	movs	r3, #0
 8002d54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RTD_INPUT_GPIO_Port, &GPIO_InitStruct);
 8002d56:	f107 0314 	add.w	r3, r7, #20
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4808      	ldr	r0, [pc, #32]	; (8002d80 <MX_GPIO_Init+0xd8>)
 8002d5e:	f002 f967 	bl	8005030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8002d62:	2200      	movs	r2, #0
 8002d64:	2103      	movs	r1, #3
 8002d66:	2028      	movs	r0, #40	; 0x28
 8002d68:	f001 fdc2 	bl	80048f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d6c:	2028      	movs	r0, #40	; 0x28
 8002d6e:	f001 fddb 	bl	8004928 <HAL_NVIC_EnableIRQ>

}
 8002d72:	bf00      	nop
 8002d74:	3728      	adds	r7, #40	; 0x28
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40021000 	.word	0x40021000
 8002d84:	10110000 	.word	0x10110000

08002d88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b0a0      	sub	sp, #128	; 0x80
 8002d8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d8e:	f000 fba4 	bl	80034da <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d92:	f000 f8a3 	bl	8002edc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d96:	f7ff ff87 	bl	8002ca8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d9a:	f7ff ff45 	bl	8002c28 <MX_DMA_Init>
  MX_CAN1_Init();
 8002d9e:	f7ff fd83 	bl	80028a8 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8002da2:	f000 fafd 	bl	80033a0 <MX_USART3_UART_Init>
  MX_CAN2_Init();
 8002da6:	f7ff fdb5 	bl	8002914 <MX_CAN2_Init>
  MX_CAN3_Init();
 8002daa:	f7ff fde9 	bl	8002980 <MX_CAN3_Init>
  MX_ADC2_Init();
 8002dae:	f7ff fbaf 	bl	8002510 <MX_ADC2_Init>
  MX_ADC3_Init();
 8002db2:	f7ff fc0d 	bl	80025d0 <MX_ADC3_Init>
  MX_ADC1_Init();
 8002db6:	f7ff fb3d 	bl	8002434 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 8002dba:	4842      	ldr	r0, [pc, #264]	; (8002ec4 <main+0x13c>)
 8002dbc:	f001 fa86 	bl	80042cc <HAL_CAN_Start>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <main+0x42>
	{
		Error_Handler();
 8002dc6:	f000 f9bb 	bl	8003140 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan2) != HAL_OK)
 8002dca:	483f      	ldr	r0, [pc, #252]	; (8002ec8 <main+0x140>)
 8002dcc:	f001 fa7e 	bl	80042cc <HAL_CAN_Start>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <main+0x52>
	{
		Error_Handler();
 8002dd6:	f000 f9b3 	bl	8003140 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan3) != HAL_OK)
 8002dda:	483c      	ldr	r0, [pc, #240]	; (8002ecc <main+0x144>)
 8002ddc:	f001 fa76 	bl	80042cc <HAL_CAN_Start>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <main+0x62>
	{
		Error_Handler();
 8002de6:	f000 f9ab 	bl	8003140 <Error_Handler>
	}

	/** Create CAN Filter & Apply it to &CANBUS41, &CANBUS2 and &CANBUS3 */
	CAN_FilterTypeDef sFilterConfig1;

	sFilterConfig1.FilterBank = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	66bb      	str	r3, [r7, #104]	; 0x68
	sFilterConfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	66fb      	str	r3, [r7, #108]	; 0x6c
	sFilterConfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8002df2:	2301      	movs	r3, #1
 8002df4:	673b      	str	r3, [r7, #112]	; 0x70
	sFilterConfig1.FilterIdHigh = 0x0000;
 8002df6:	2300      	movs	r3, #0
 8002df8:	657b      	str	r3, [r7, #84]	; 0x54
	sFilterConfig1.FilterIdLow = 0x0001;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	65bb      	str	r3, [r7, #88]	; 0x58
	sFilterConfig1.FilterMaskIdHigh = 0x0000;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	65fb      	str	r3, [r7, #92]	; 0x5c
	sFilterConfig1.FilterMaskIdLow = 0x0000;
 8002e02:	2300      	movs	r3, #0
 8002e04:	663b      	str	r3, [r7, #96]	; 0x60
	sFilterConfig1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	667b      	str	r3, [r7, #100]	; 0x64
	sFilterConfig1.FilterActivation = ENABLE;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	677b      	str	r3, [r7, #116]	; 0x74
	sFilterConfig1.SlaveStartFilterBank = 14;
 8002e0e:	230e      	movs	r3, #14
 8002e10:	67bb      	str	r3, [r7, #120]	; 0x78

	CAN_FilterTypeDef sFilterConfig2;

	sFilterConfig2.FilterBank = 14;
 8002e12:	230e      	movs	r3, #14
 8002e14:	643b      	str	r3, [r7, #64]	; 0x40
	sFilterConfig2.FilterMode = CAN_FILTERMODE_IDMASK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	647b      	str	r3, [r7, #68]	; 0x44
	sFilterConfig2.FilterScale = CAN_FILTERSCALE_32BIT;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	64bb      	str	r3, [r7, #72]	; 0x48
	sFilterConfig2.FilterIdHigh = 0x0000;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig2.FilterIdLow = 0x0001;
 8002e22:	2301      	movs	r3, #1
 8002e24:	633b      	str	r3, [r7, #48]	; 0x30
	sFilterConfig2.FilterMaskIdHigh = 0x0000;
 8002e26:	2300      	movs	r3, #0
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
	sFilterConfig2.FilterMaskIdLow = 0x0000;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	63bb      	str	r3, [r7, #56]	; 0x38
	sFilterConfig2.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	63fb      	str	r3, [r7, #60]	; 0x3c
	sFilterConfig2.FilterActivation = ENABLE;
 8002e32:	2301      	movs	r3, #1
 8002e34:	64fb      	str	r3, [r7, #76]	; 0x4c
	sFilterConfig2.SlaveStartFilterBank = 14;
 8002e36:	230e      	movs	r3, #14
 8002e38:	653b      	str	r3, [r7, #80]	; 0x50

	CAN_FilterTypeDef sFilterConfig3;

	sFilterConfig3.FilterBank = 28;
 8002e3a:	231c      	movs	r3, #28
 8002e3c:	61bb      	str	r3, [r7, #24]
	sFilterConfig3.FilterMode = CAN_FILTERMODE_IDMASK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61fb      	str	r3, [r7, #28]
	sFilterConfig3.FilterScale = CAN_FILTERSCALE_32BIT;
 8002e42:	2301      	movs	r3, #1
 8002e44:	623b      	str	r3, [r7, #32]
	sFilterConfig3.FilterIdHigh = 0x0000;
 8002e46:	2300      	movs	r3, #0
 8002e48:	607b      	str	r3, [r7, #4]
	sFilterConfig3.FilterIdLow = 0x0001;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	60bb      	str	r3, [r7, #8]
	sFilterConfig3.FilterMaskIdHigh = 0x0000;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60fb      	str	r3, [r7, #12]
	sFilterConfig3.FilterMaskIdLow = 0x0000;
 8002e52:	2300      	movs	r3, #0
 8002e54:	613b      	str	r3, [r7, #16]
	sFilterConfig3.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
	sFilterConfig3.FilterActivation = ENABLE;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig3.SlaveStartFilterBank = 14;
 8002e5e:	230e      	movs	r3, #14
 8002e60:	62bb      	str	r3, [r7, #40]	; 0x28

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig1) != HAL_OK)
 8002e62:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e66:	4619      	mov	r1, r3
 8002e68:	4816      	ldr	r0, [pc, #88]	; (8002ec4 <main+0x13c>)
 8002e6a:	f001 f943 	bl	80040f4 <HAL_CAN_ConfigFilter>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <main+0xf0>
	{
		/* Filter configuration Error */
		Error_Handler();
 8002e74:	f000 f964 	bl	8003140 <Error_Handler>
	}
	if (HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig2) != HAL_OK)
 8002e78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4812      	ldr	r0, [pc, #72]	; (8002ec8 <main+0x140>)
 8002e80:	f001 f938 	bl	80040f4 <HAL_CAN_ConfigFilter>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <main+0x106>
	{
		/* Filter configuration Error */
		Error_Handler();
 8002e8a:	f000 f959 	bl	8003140 <Error_Handler>
	}
	if (HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig3) != HAL_OK)
 8002e8e:	1d3b      	adds	r3, r7, #4
 8002e90:	4619      	mov	r1, r3
 8002e92:	480e      	ldr	r0, [pc, #56]	; (8002ecc <main+0x144>)
 8002e94:	f001 f92e 	bl	80040f4 <HAL_CAN_ConfigFilter>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <main+0x11a>
	{
		/* Filter configuration Error */
		Error_Handler();
 8002e9e:	f000 f94f 	bl	8003140 <Error_Handler>
	}

	//Create FSM instance
	fsm_t *fsm = fsm_new(&startState);
 8002ea2:	480b      	ldr	r0, [pc, #44]	; (8002ed0 <main+0x148>)
 8002ea4:	f7fd fcaa 	bl	80007fc <fsm_new>
 8002ea8:	67f8      	str	r0, [r7, #124]	; 0x7c

	// Create a new thread, where our FSM will run.
	osThreadNew(fsm_thread_mainLoop, fsm, &fsmThreadAttr);
 8002eaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ed4 <main+0x14c>)
 8002eac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002eae:	480a      	ldr	r0, [pc, #40]	; (8002ed8 <main+0x150>)
 8002eb0:	f004 fb22 	bl	80074f8 <osThreadNew>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002eb4:	f004 fab6 	bl	8007424 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002eb8:	f7ff fedc 	bl	8002c74 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002ebc:	f004 fae6 	bl	800748c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002ec0:	e7fe      	b.n	8002ec0 <main+0x138>
 8002ec2:	bf00      	nop
 8002ec4:	20004bcc 	.word	0x20004bcc
 8002ec8:	20004ba4 	.word	0x20004ba4
 8002ecc:	20004b7c 	.word	0x20004b7c
 8002ed0:	20000000 	.word	0x20000000
 8002ed4:	0800b968 	.word	0x0800b968
 8002ed8:	08002ff9 	.word	0x08002ff9

08002edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b0b8      	sub	sp, #224	; 0xe0
 8002ee0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ee2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002ee6:	2234      	movs	r2, #52	; 0x34
 8002ee8:	2100      	movs	r1, #0
 8002eea:	4618      	mov	r0, r3
 8002eec:	f007 ffd3 	bl	800ae96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ef0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f00:	f107 0308 	add.w	r3, r7, #8
 8002f04:	2290      	movs	r2, #144	; 0x90
 8002f06:	2100      	movs	r1, #0
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f007 ffc4 	bl	800ae96 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f0e:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <SystemClock_Config+0xec>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	4a2d      	ldr	r2, [pc, #180]	; (8002fc8 <SystemClock_Config+0xec>)
 8002f14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f18:	6413      	str	r3, [r2, #64]	; 0x40
 8002f1a:	4b2b      	ldr	r3, [pc, #172]	; (8002fc8 <SystemClock_Config+0xec>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f22:	607b      	str	r3, [r7, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002f26:	4b29      	ldr	r3, [pc, #164]	; (8002fcc <SystemClock_Config+0xf0>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002f2e:	4a27      	ldr	r2, [pc, #156]	; (8002fcc <SystemClock_Config+0xf0>)
 8002f30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	4b25      	ldr	r3, [pc, #148]	; (8002fcc <SystemClock_Config+0xf0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f3e:	603b      	str	r3, [r7, #0]
 8002f40:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f42:	2302      	movs	r3, #2
 8002f44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f4e:	2310      	movs	r3, #16
 8002f50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f54:	2300      	movs	r3, #0
 8002f56:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f5a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f002 fa66 	bl	8005430 <HAL_RCC_OscConfig>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002f6a:	f000 f8e9 	bl	8003140 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f6e:	230f      	movs	r3, #15
 8002f70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f74:	2300      	movs	r3, #0
 8002f76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f80:	2300      	movs	r3, #0
 8002f82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f86:	2300      	movs	r3, #0
 8002f88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002f8c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002f90:	2100      	movs	r1, #0
 8002f92:	4618      	mov	r0, r3
 8002f94:	f002 fcfa 	bl	800598c <HAL_RCC_ClockConfig>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002f9e:	f000 f8cf 	bl	8003140 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002fa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fa6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fac:	f107 0308 	add.w	r3, r7, #8
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f002 feef 	bl	8005d94 <HAL_RCCEx_PeriphCLKConfig>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8002fbc:	f000 f8c0 	bl	8003140 <Error_Handler>
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	37e0      	adds	r7, #224	; 0xe0
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	40007000 	.word	0x40007000

08002fd0 <CC_LogInfo>:
 * @param Subsystem of error eg. "CAN SEND"
 * @param error Full error string
 * @retval None
 */
void CC_LogInfo(char* msg, size_t length)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)msg, length, HAL_MAX_DELAY);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4803      	ldr	r0, [pc, #12]	; (8002ff4 <CC_LogInfo+0x24>)
 8002fe6:	f003 fd77 	bl	8006ad8 <HAL_UART_Transmit>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20004c38 	.word	0x20004c38

08002ff8 <fsm_thread_mainLoop>:
 * @brief FSM thread main loop task for RTOS
 * @param fsm the FSM object passed to the loop
 * @retval None
 */
__NO_RETURN void fsm_thread_mainLoop(void *fsm)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b0a2      	sub	sp, #136	; 0x88
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
	CC_LogInfo("Entering FSM Thread\r\n", strlen("Entering FSM Thread\r\n"));
 8003000:	2115      	movs	r1, #21
 8003002:	483d      	ldr	r0, [pc, #244]	; (80030f8 <fsm_thread_mainLoop+0x100>)
 8003004:	f7ff ffe4 	bl	8002fd0 <CC_LogInfo>
	fsm_setLogFunction(fsm, &CC_LogInfo);
 8003008:	493c      	ldr	r1, [pc, #240]	; (80030fc <fsm_thread_mainLoop+0x104>)
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7fd fcea 	bl	80009e4 <fsm_setLogFunction>
	fsm_reset(fsm, &startState);
 8003010:	493b      	ldr	r1, [pc, #236]	; (8003100 <fsm_thread_mainLoop+0x108>)
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7fd fc9a 	bl	800094c <fsm_reset>
//	fsm_changeState(fsm, &debugState, "Forcing debug state");
	for(;;)
	{
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 8003018:	e02d      	b.n	8003076 <fsm_thread_mainLoop+0x7e>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &(msg.header), msg.data);
 800301a:	f107 030c 	add.w	r3, r7, #12
 800301e:	331c      	adds	r3, #28
 8003020:	f107 020c 	add.w	r2, r7, #12
 8003024:	2100      	movs	r1, #0
 8003026:	4837      	ldr	r0, [pc, #220]	; (8003104 <fsm_thread_mainLoop+0x10c>)
 8003028:	f001 fa6f 	bl	800450a <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CANQueue, &msg, 0U, 0U);
 800302c:	4b36      	ldr	r3, [pc, #216]	; (8003108 <fsm_thread_mainLoop+0x110>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 8003034:	f107 010c 	add.w	r1, r7, #12
 8003038:	2300      	movs	r3, #0
 800303a:	2200      	movs	r2, #0
 800303c:	f004 fd12 	bl	8007a64 <osMessageQueuePut>
			char x[80];
			int len = sprintf(x, "[%li] Got CAN msg from CAN1: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
 8003040:	f000 fa6c 	bl	800351c <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	4b30      	ldr	r3, [pc, #192]	; (8003108 <fsm_thread_mainLoop+0x110>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6a1b      	ldr	r3, [r3, #32]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	4a2f      	ldr	r2, [pc, #188]	; (800310c <fsm_thread_mainLoop+0x114>)
 8003050:	fba2 2303 	umull	r2, r3, r2, r3
 8003054:	099a      	lsrs	r2, r3, #6
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800305c:	492c      	ldr	r1, [pc, #176]	; (8003110 <fsm_thread_mainLoop+0x118>)
 800305e:	f007 ffdb 	bl	800b018 <siprintf>
 8003062:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			CC_LogInfo(x, len);
 8003066:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800306a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800306e:	4611      	mov	r1, r2
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff ffad 	bl	8002fd0 <CC_LogInfo>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 8003076:	2100      	movs	r1, #0
 8003078:	4822      	ldr	r0, [pc, #136]	; (8003104 <fsm_thread_mainLoop+0x10c>)
 800307a:	f001 fb58 	bl	800472e <HAL_CAN_GetRxFifoFillLevel>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1ca      	bne.n	800301a <fsm_thread_mainLoop+0x22>
		}

		while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 8003084:	e012      	b.n	80030ac <fsm_thread_mainLoop+0xb4>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &(msg.header), msg.data);
 8003086:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800308a:	331c      	adds	r3, #28
 800308c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003090:	2100      	movs	r1, #0
 8003092:	4820      	ldr	r0, [pc, #128]	; (8003114 <fsm_thread_mainLoop+0x11c>)
 8003094:	f001 fa39 	bl	800450a <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CANQueue, &msg, 0U, 0U);
 8003098:	4b1b      	ldr	r3, [pc, #108]	; (8003108 <fsm_thread_mainLoop+0x110>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 80030a0:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80030a4:	2300      	movs	r3, #0
 80030a6:	2200      	movs	r2, #0
 80030a8:	f004 fcdc 	bl	8007a64 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 80030ac:	2100      	movs	r1, #0
 80030ae:	4819      	ldr	r0, [pc, #100]	; (8003114 <fsm_thread_mainLoop+0x11c>)
 80030b0:	f001 fb3d 	bl	800472e <HAL_CAN_GetRxFifoFillLevel>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1e5      	bne.n	8003086 <fsm_thread_mainLoop+0x8e>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN2: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
			//CC_LogInfo(x, len);
		}

		while(HAL_CAN_GetRxFifoFillLevel(&hcan3, CAN_RX_FIFO0) > 0)
 80030ba:	e012      	b.n	80030e2 <fsm_thread_mainLoop+0xea>
		{
			CC_CAN_Generic_t msg;
			HAL_CAN_GetRxMessage(&hcan3, CAN_RX_FIFO0, &(msg.header), msg.data);
 80030bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80030c0:	331c      	adds	r3, #28
 80030c2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80030c6:	2100      	movs	r1, #0
 80030c8:	4813      	ldr	r0, [pc, #76]	; (8003118 <fsm_thread_mainLoop+0x120>)
 80030ca:	f001 fa1e 	bl	800450a <HAL_CAN_GetRxMessage>
			osMessageQueuePut(CC_GlobalState->CANQueue, &msg, 0U, 0U);
 80030ce:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <fsm_thread_mainLoop+0x110>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f8d3 04e8 	ldr.w	r0, [r3, #1256]	; 0x4e8
 80030d6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80030da:	2300      	movs	r3, #0
 80030dc:	2200      	movs	r2, #0
 80030de:	f004 fcc1 	bl	8007a64 <osMessageQueuePut>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan3, CAN_RX_FIFO0) > 0)
 80030e2:	2100      	movs	r1, #0
 80030e4:	480c      	ldr	r0, [pc, #48]	; (8003118 <fsm_thread_mainLoop+0x120>)
 80030e6:	f001 fb22 	bl	800472e <HAL_CAN_GetRxFifoFillLevel>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1e5      	bne.n	80030bc <fsm_thread_mainLoop+0xc4>
			//char x[80];
			//int len = sprintf(x, "[%li] Got CAN msg from CAN3: %02lX\r\n", (HAL_GetTick() - CC_GlobalState->startupTicks)/1000, msg.header.ExtId);
			//CC_LogInfo(x, len);
		}
		//osDelay(20);
		fsm_iterate(fsm);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7fd fbbd 	bl	8000870 <fsm_iterate>
		while(HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 80030f6:	e7be      	b.n	8003076 <fsm_thread_mainLoop+0x7e>
 80030f8:	0800b8ec 	.word	0x0800b8ec
 80030fc:	08002fd1 	.word	0x08002fd1
 8003100:	20000000 	.word	0x20000000
 8003104:	20004bcc 	.word	0x20004bcc
 8003108:	200049e0 	.word	0x200049e0
 800310c:	10624dd3 	.word	0x10624dd3
 8003110:	0800b904 	.word	0x0800b904
 8003114:	20004ba4 	.word	0x20004ba4
 8003118:	20004b7c 	.word	0x20004b7c

0800311c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a04      	ldr	r2, [pc, #16]	; (800313c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d101      	bne.n	8003132 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800312e:	f000 f9e1 	bl	80034f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003132:	bf00      	nop
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	40001400 	.word	0x40001400

08003140 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
	...

08003150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003156:	4b0f      	ldr	r3, [pc, #60]	; (8003194 <HAL_MspInit+0x44>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	4a0e      	ldr	r2, [pc, #56]	; (8003194 <HAL_MspInit+0x44>)
 800315c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003160:	6413      	str	r3, [r2, #64]	; 0x40
 8003162:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <HAL_MspInit+0x44>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316a:	607b      	str	r3, [r7, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800316e:	4b09      	ldr	r3, [pc, #36]	; (8003194 <HAL_MspInit+0x44>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003172:	4a08      	ldr	r2, [pc, #32]	; (8003194 <HAL_MspInit+0x44>)
 8003174:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003178:	6453      	str	r3, [r2, #68]	; 0x44
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_MspInit+0x44>)
 800317c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003182:	603b      	str	r3, [r7, #0]
 8003184:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40023800 	.word	0x40023800

08003198 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b08c      	sub	sp, #48	; 0x30
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80031a0:	2300      	movs	r3, #0
 80031a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80031a4:	2300      	movs	r3, #0
 80031a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 80031a8:	2200      	movs	r2, #0
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	2037      	movs	r0, #55	; 0x37
 80031ae:	f001 fb9f 	bl	80048f0 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80031b2:	2037      	movs	r0, #55	; 0x37
 80031b4:	f001 fbb8 	bl	8004928 <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 80031b8:	4b1e      	ldr	r3, [pc, #120]	; (8003234 <HAL_InitTick+0x9c>)
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	4a1d      	ldr	r2, [pc, #116]	; (8003234 <HAL_InitTick+0x9c>)
 80031be:	f043 0320 	orr.w	r3, r3, #32
 80031c2:	6413      	str	r3, [r2, #64]	; 0x40
 80031c4:	4b1b      	ldr	r3, [pc, #108]	; (8003234 <HAL_InitTick+0x9c>)
 80031c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c8:	f003 0320 	and.w	r3, r3, #32
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80031d0:	f107 0210 	add.w	r2, r7, #16
 80031d4:	f107 0314 	add.w	r3, r7, #20
 80031d8:	4611      	mov	r1, r2
 80031da:	4618      	mov	r0, r3
 80031dc:	f002 fda8 	bl	8005d30 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80031e0:	f002 fd7e 	bl	8005ce0 <HAL_RCC_GetPCLK1Freq>
 80031e4:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80031e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e8:	4a13      	ldr	r2, [pc, #76]	; (8003238 <HAL_InitTick+0xa0>)
 80031ea:	fba2 2303 	umull	r2, r3, r2, r3
 80031ee:	0c9b      	lsrs	r3, r3, #18
 80031f0:	3b01      	subs	r3, #1
 80031f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80031f4:	4b11      	ldr	r3, [pc, #68]	; (800323c <HAL_InitTick+0xa4>)
 80031f6:	4a12      	ldr	r2, [pc, #72]	; (8003240 <HAL_InitTick+0xa8>)
 80031f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 80031fa:	4b10      	ldr	r3, [pc, #64]	; (800323c <HAL_InitTick+0xa4>)
 80031fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003200:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003202:	4a0e      	ldr	r2, [pc, #56]	; (800323c <HAL_InitTick+0xa4>)
 8003204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003206:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <HAL_InitTick+0xa4>)
 800320a:	2200      	movs	r2, #0
 800320c:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800320e:	4b0b      	ldr	r3, [pc, #44]	; (800323c <HAL_InitTick+0xa4>)
 8003210:	2200      	movs	r2, #0
 8003212:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003214:	4809      	ldr	r0, [pc, #36]	; (800323c <HAL_InitTick+0xa4>)
 8003216:	f003 f9ab 	bl	8006570 <HAL_TIM_Base_Init>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d104      	bne.n	800322a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003220:	4806      	ldr	r0, [pc, #24]	; (800323c <HAL_InitTick+0xa4>)
 8003222:	f003 f9db 	bl	80065dc <HAL_TIM_Base_Start_IT>
 8003226:	4603      	mov	r3, r0
 8003228:	e000      	b.n	800322c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
}
 800322c:	4618      	mov	r0, r3
 800322e:	3730      	adds	r7, #48	; 0x30
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40023800 	.word	0x40023800
 8003238:	431bde83 	.word	0x431bde83
 800323c:	20004bf8 	.word	0x20004bf8
 8003240:	40001400 	.word	0x40001400

08003244 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003248:	bf00      	nop
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003252:	b480      	push	{r7}
 8003254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003256:	e7fe      	b.n	8003256 <HardFault_Handler+0x4>

08003258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800325c:	e7fe      	b.n	800325c <MemManage_Handler+0x4>

0800325e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800325e:	b480      	push	{r7}
 8003260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003262:	e7fe      	b.n	8003262 <BusFault_Handler+0x4>

08003264 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003268:	e7fe      	b.n	8003268 <UsageFault_Handler+0x4>

0800326a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800326a:	b480      	push	{r7}
 800326c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800326e:	bf00      	nop
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003278:	b598      	push	{r3, r4, r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	CC_GlobalState->rtdTicksSpan = HAL_GetTick() - CC_GlobalState->rtdTicks;
 800327c:	f000 f94e 	bl	800351c <HAL_GetTick>
 8003280:	4601      	mov	r1, r0
 8003282:	4b11      	ldr	r3, [pc, #68]	; (80032c8 <EXTI15_10_IRQHandler+0x50>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f8d3 24f8 	ldr.w	r2, [r3, #1272]	; 0x4f8
 800328a:	4b0f      	ldr	r3, [pc, #60]	; (80032c8 <EXTI15_10_IRQHandler+0x50>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	1a8a      	subs	r2, r1, r2
 8003290:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
	CC_GlobalState->rtdTicks = HAL_GetTick();
 8003294:	4b0c      	ldr	r3, [pc, #48]	; (80032c8 <EXTI15_10_IRQHandler+0x50>)
 8003296:	681c      	ldr	r4, [r3, #0]
 8003298:	f000 f940 	bl	800351c <HAL_GetTick>
 800329c:	4603      	mov	r3, r0
 800329e:	f8c4 34f8 	str.w	r3, [r4, #1272]	; 0x4f8
	if(CC_GlobalState->rtdTicksSpan > 10)
 80032a2:	4b09      	ldr	r3, [pc, #36]	; (80032c8 <EXTI15_10_IRQHandler+0x50>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80032aa:	2b0a      	cmp	r3, #10
 80032ac:	d906      	bls.n	80032bc <EXTI15_10_IRQHandler+0x44>
	{
		CC_GlobalState->finalRtdTicks = HAL_GetTick();
 80032ae:	4b06      	ldr	r3, [pc, #24]	; (80032c8 <EXTI15_10_IRQHandler+0x50>)
 80032b0:	681c      	ldr	r4, [r3, #0]
 80032b2:	f000 f933 	bl	800351c <HAL_GetTick>
 80032b6:	4603      	mov	r3, r0
 80032b8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80032bc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80032c0:	f002 f892 	bl	80053e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80032c4:	bf00      	nop
 80032c6:	bd98      	pop	{r3, r4, r7, pc}
 80032c8:	200049e0 	.word	0x200049e0

080032cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80032d0:	4802      	ldr	r0, [pc, #8]	; (80032dc <TIM7_IRQHandler+0x10>)
 80032d2:	f003 f9ad 	bl	8006630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80032d6:	bf00      	nop
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20004bf8 	.word	0x20004bf8

080032e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80032e4:	4802      	ldr	r0, [pc, #8]	; (80032f0 <DMA2_Stream0_IRQHandler+0x10>)
 80032e6:	f001 fc3b 	bl	8004b60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80032ea:	bf00      	nop
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20004abc 	.word	0x20004abc

080032f4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80032f8:	4802      	ldr	r0, [pc, #8]	; (8003304 <DMA2_Stream2_IRQHandler+0x10>)
 80032fa:	f001 fc31 	bl	8004b60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80032fe:	bf00      	nop
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	20004b1c 	.word	0x20004b1c

08003308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003310:	4a14      	ldr	r2, [pc, #80]	; (8003364 <_sbrk+0x5c>)
 8003312:	4b15      	ldr	r3, [pc, #84]	; (8003368 <_sbrk+0x60>)
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800331c:	4b13      	ldr	r3, [pc, #76]	; (800336c <_sbrk+0x64>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d102      	bne.n	800332a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003324:	4b11      	ldr	r3, [pc, #68]	; (800336c <_sbrk+0x64>)
 8003326:	4a12      	ldr	r2, [pc, #72]	; (8003370 <_sbrk+0x68>)
 8003328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800332a:	4b10      	ldr	r3, [pc, #64]	; (800336c <_sbrk+0x64>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4413      	add	r3, r2
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	429a      	cmp	r2, r3
 8003336:	d207      	bcs.n	8003348 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003338:	f007 fd70 	bl	800ae1c <__errno>
 800333c:	4602      	mov	r2, r0
 800333e:	230c      	movs	r3, #12
 8003340:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003342:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003346:	e009      	b.n	800335c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003348:	4b08      	ldr	r3, [pc, #32]	; (800336c <_sbrk+0x64>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800334e:	4b07      	ldr	r3, [pc, #28]	; (800336c <_sbrk+0x64>)
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4413      	add	r3, r2
 8003356:	4a05      	ldr	r2, [pc, #20]	; (800336c <_sbrk+0x64>)
 8003358:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800335a:	68fb      	ldr	r3, [r7, #12]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3718      	adds	r7, #24
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	20080000 	.word	0x20080000
 8003368:	00000400 	.word	0x00000400
 800336c:	200000cc 	.word	0x200000cc
 8003370:	20004d00 	.word	0x20004d00

08003374 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003378:	4b08      	ldr	r3, [pc, #32]	; (800339c <SystemInit+0x28>)
 800337a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800337e:	4a07      	ldr	r2, [pc, #28]	; (800339c <SystemInit+0x28>)
 8003380:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003384:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003388:	4b04      	ldr	r3, [pc, #16]	; (800339c <SystemInit+0x28>)
 800338a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800338e:	609a      	str	r2, [r3, #8]
#endif
}
 8003390:	bf00      	nop
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	e000ed00 	.word	0xe000ed00

080033a0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80033a4:	4b14      	ldr	r3, [pc, #80]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033a6:	4a15      	ldr	r2, [pc, #84]	; (80033fc <MX_USART3_UART_Init+0x5c>)
 80033a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80033aa:	4b13      	ldr	r3, [pc, #76]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80033b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80033b2:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80033b8:	4b0f      	ldr	r3, [pc, #60]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80033be:	4b0e      	ldr	r3, [pc, #56]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80033c4:	4b0c      	ldr	r3, [pc, #48]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033c6:	220c      	movs	r2, #12
 80033c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033ca:	4b0b      	ldr	r3, [pc, #44]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80033d0:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033d6:	4b08      	ldr	r3, [pc, #32]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033d8:	2200      	movs	r2, #0
 80033da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033dc:	4b06      	ldr	r3, [pc, #24]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033de:	2200      	movs	r2, #0
 80033e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80033e2:	4805      	ldr	r0, [pc, #20]	; (80033f8 <MX_USART3_UART_Init+0x58>)
 80033e4:	f003 fb2a 	bl	8006a3c <HAL_UART_Init>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80033ee:	f7ff fea7 	bl	8003140 <Error_Handler>
  }

}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20004c38 	.word	0x20004c38
 80033fc:	40004800 	.word	0x40004800

08003400 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b08a      	sub	sp, #40	; 0x28
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003408:	f107 0314 	add.w	r3, r7, #20
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	605a      	str	r2, [r3, #4]
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	60da      	str	r2, [r3, #12]
 8003416:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a17      	ldr	r2, [pc, #92]	; (800347c <HAL_UART_MspInit+0x7c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d128      	bne.n	8003474 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003422:	4b17      	ldr	r3, [pc, #92]	; (8003480 <HAL_UART_MspInit+0x80>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	4a16      	ldr	r2, [pc, #88]	; (8003480 <HAL_UART_MspInit+0x80>)
 8003428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800342c:	6413      	str	r3, [r2, #64]	; 0x40
 800342e:	4b14      	ldr	r3, [pc, #80]	; (8003480 <HAL_UART_MspInit+0x80>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003436:	613b      	str	r3, [r7, #16]
 8003438:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800343a:	4b11      	ldr	r3, [pc, #68]	; (8003480 <HAL_UART_MspInit+0x80>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343e:	4a10      	ldr	r2, [pc, #64]	; (8003480 <HAL_UART_MspInit+0x80>)
 8003440:	f043 0302 	orr.w	r3, r3, #2
 8003444:	6313      	str	r3, [r2, #48]	; 0x30
 8003446:	4b0e      	ldr	r3, [pc, #56]	; (8003480 <HAL_UART_MspInit+0x80>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	60fb      	str	r3, [r7, #12]
 8003450:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003452:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003456:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003458:	2302      	movs	r3, #2
 800345a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345c:	2300      	movs	r3, #0
 800345e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003460:	2303      	movs	r3, #3
 8003462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003464:	2307      	movs	r3, #7
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003468:	f107 0314 	add.w	r3, r7, #20
 800346c:	4619      	mov	r1, r3
 800346e:	4805      	ldr	r0, [pc, #20]	; (8003484 <HAL_UART_MspInit+0x84>)
 8003470:	f001 fdde 	bl	8005030 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003474:	bf00      	nop
 8003476:	3728      	adds	r7, #40	; 0x28
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40004800 	.word	0x40004800
 8003480:	40023800 	.word	0x40023800
 8003484:	40020400 	.word	0x40020400

08003488 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003488:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034c0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800348c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800348e:	e003      	b.n	8003498 <LoopCopyDataInit>

08003490 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003490:	4b0c      	ldr	r3, [pc, #48]	; (80034c4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003492:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003494:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003496:	3104      	adds	r1, #4

08003498 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003498:	480b      	ldr	r0, [pc, #44]	; (80034c8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800349a:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800349c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800349e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80034a0:	d3f6      	bcc.n	8003490 <CopyDataInit>
  ldr  r2, =_sbss
 80034a2:	4a0b      	ldr	r2, [pc, #44]	; (80034d0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80034a4:	e002      	b.n	80034ac <LoopFillZerobss>

080034a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80034a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80034a8:	f842 3b04 	str.w	r3, [r2], #4

080034ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80034ac:	4b09      	ldr	r3, [pc, #36]	; (80034d4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80034ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80034b0:	d3f9      	bcc.n	80034a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034b2:	f7ff ff5f 	bl	8003374 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034b6:	f007 fcb7 	bl	800ae28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034ba:	f7ff fc65 	bl	8002d88 <main>
  bx  lr    
 80034be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80034c0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80034c4:	0800b9f0 	.word	0x0800b9f0
  ldr  r0, =_sdata
 80034c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80034cc:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80034d0:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80034d4:	20004d00 	.word	0x20004d00

080034d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034d8:	e7fe      	b.n	80034d8 <ADC_IRQHandler>

080034da <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034de:	2003      	movs	r0, #3
 80034e0:	f001 f9fb 	bl	80048da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034e4:	2000      	movs	r0, #0
 80034e6:	f7ff fe57 	bl	8003198 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80034ea:	f7ff fe31 	bl	8003150 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <HAL_IncTick+0x20>)
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b06      	ldr	r3, [pc, #24]	; (8003518 <HAL_IncTick+0x24>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4413      	add	r3, r2
 8003504:	4a04      	ldr	r2, [pc, #16]	; (8003518 <HAL_IncTick+0x24>)
 8003506:	6013      	str	r3, [r2, #0]
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000038 	.word	0x20000038
 8003518:	20004cb8 	.word	0x20004cb8

0800351c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return uwTick;
 8003520:	4b03      	ldr	r3, [pc, #12]	; (8003530 <HAL_GetTick+0x14>)
 8003522:	681b      	ldr	r3, [r3, #0]
}
 8003524:	4618      	mov	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	20004cb8 	.word	0x20004cb8

08003534 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e031      	b.n	80035ae <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	2b00      	cmp	r3, #0
 8003550:	d109      	bne.n	8003566 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff f88e 	bl	8002674 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	f003 0310 	and.w	r3, r3, #16
 800356e:	2b00      	cmp	r3, #0
 8003570:	d116      	bne.n	80035a0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003576:	4b10      	ldr	r3, [pc, #64]	; (80035b8 <HAL_ADC_Init+0x84>)
 8003578:	4013      	ands	r3, r2
 800357a:	f043 0202 	orr.w	r2, r3, #2
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 fb3e 	bl	8003c04 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003592:	f023 0303 	bic.w	r3, r3, #3
 8003596:	f043 0201 	orr.w	r2, r3, #1
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	641a      	str	r2, [r3, #64]	; 0x40
 800359e:	e001      	b.n	80035a4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	ffffeefd 	.word	0xffffeefd

080035bc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80035c4:	2300      	movs	r3, #0
 80035c6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_ADC_Start+0x1a>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e0a0      	b.n	8003718 <HAL_ADC_Start+0x15c>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d018      	beq.n	800361e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80035fc:	4b49      	ldr	r3, [pc, #292]	; (8003724 <HAL_ADC_Start+0x168>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a49      	ldr	r2, [pc, #292]	; (8003728 <HAL_ADC_Start+0x16c>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0c9a      	lsrs	r2, r3, #18
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003610:	e002      	b.n	8003618 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	3b01      	subs	r3, #1
 8003616:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f9      	bne.n	8003612 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b01      	cmp	r3, #1
 800362a:	d174      	bne.n	8003716 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003630:	4b3e      	ldr	r3, [pc, #248]	; (800372c <HAL_ADC_Start+0x170>)
 8003632:	4013      	ands	r3, r2
 8003634:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003646:	2b00      	cmp	r3, #0
 8003648:	d007      	beq.n	800365a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003652:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003666:	d106      	bne.n	8003676 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366c:	f023 0206 	bic.w	r2, r3, #6
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	645a      	str	r2, [r3, #68]	; 0x44
 8003674:	e002      	b.n	800367c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800368c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800368e:	4b28      	ldr	r3, [pc, #160]	; (8003730 <HAL_ADC_Start+0x174>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 031f 	and.w	r3, r3, #31
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10f      	bne.n	80036ba <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d136      	bne.n	8003716 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689a      	ldr	r2, [r3, #8]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036b6:	609a      	str	r2, [r3, #8]
 80036b8:	e02d      	b.n	8003716 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a1d      	ldr	r2, [pc, #116]	; (8003734 <HAL_ADC_Start+0x178>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d10e      	bne.n	80036e2 <HAL_ADC_Start+0x126>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d107      	bne.n	80036e2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036e0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80036e2:	4b13      	ldr	r3, [pc, #76]	; (8003730 <HAL_ADC_Start+0x174>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f003 0310 	and.w	r3, r3, #16
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d113      	bne.n	8003716 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a11      	ldr	r2, [pc, #68]	; (8003738 <HAL_ADC_Start+0x17c>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d10e      	bne.n	8003716 <HAL_ADC_Start+0x15a>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d107      	bne.n	8003716 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003714:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3714      	adds	r7, #20
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	20000030 	.word	0x20000030
 8003728:	431bde83 	.word	0x431bde83
 800372c:	fffff8fe 	.word	0xfffff8fe
 8003730:	40012300 	.word	0x40012300
 8003734:	40012000 	.word	0x40012000
 8003738:	40012200 	.word	0x40012200

0800373c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_ADC_Start_DMA+0x1e>
 8003756:	2302      	movs	r3, #2
 8003758:	e0c7      	b.n	80038ea <HAL_ADC_Start_DMA+0x1ae>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b01      	cmp	r3, #1
 800376e:	d018      	beq.n	80037a2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0201 	orr.w	r2, r2, #1
 800377e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003780:	4b5c      	ldr	r3, [pc, #368]	; (80038f4 <HAL_ADC_Start_DMA+0x1b8>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a5c      	ldr	r2, [pc, #368]	; (80038f8 <HAL_ADC_Start_DMA+0x1bc>)
 8003786:	fba2 2303 	umull	r2, r3, r2, r3
 800378a:	0c9a      	lsrs	r2, r3, #18
 800378c:	4613      	mov	r3, r2
 800378e:	005b      	lsls	r3, r3, #1
 8003790:	4413      	add	r3, r2
 8003792:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8003794:	e002      	b.n	800379c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	3b01      	subs	r3, #1
 800379a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1f9      	bne.n	8003796 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	f040 809b 	bne.w	80038e8 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037b6:	4b51      	ldr	r3, [pc, #324]	; (80038fc <HAL_ADC_Start_DMA+0x1c0>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d007      	beq.n	80037e0 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80037d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037ec:	d106      	bne.n	80037fc <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f2:	f023 0206 	bic.w	r2, r3, #6
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	645a      	str	r2, [r3, #68]	; 0x44
 80037fa:	e002      	b.n	8003802 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800380e:	4a3c      	ldr	r2, [pc, #240]	; (8003900 <HAL_ADC_Start_DMA+0x1c4>)
 8003810:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003816:	4a3b      	ldr	r2, [pc, #236]	; (8003904 <HAL_ADC_Start_DMA+0x1c8>)
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381e:	4a3a      	ldr	r2, [pc, #232]	; (8003908 <HAL_ADC_Start_DMA+0x1cc>)
 8003820:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800382a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685a      	ldr	r2, [r3, #4]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800383a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800384a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	334c      	adds	r3, #76	; 0x4c
 8003856:	4619      	mov	r1, r3
 8003858:	68ba      	ldr	r2, [r7, #8]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f001 f920 	bl	8004aa0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003860:	4b2a      	ldr	r3, [pc, #168]	; (800390c <HAL_ADC_Start_DMA+0x1d0>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f003 031f 	and.w	r3, r3, #31
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10f      	bne.n	800388c <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d136      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003888:	609a      	str	r2, [r3, #8]
 800388a:	e02d      	b.n	80038e8 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a1f      	ldr	r2, [pc, #124]	; (8003910 <HAL_ADC_Start_DMA+0x1d4>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d10e      	bne.n	80038b4 <HAL_ADC_Start_DMA+0x178>
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d107      	bne.n	80038b4 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689a      	ldr	r2, [r3, #8]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038b2:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80038b4:	4b15      	ldr	r3, [pc, #84]	; (800390c <HAL_ADC_Start_DMA+0x1d0>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d113      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a13      	ldr	r2, [pc, #76]	; (8003914 <HAL_ADC_Start_DMA+0x1d8>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d10e      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x1ac>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d107      	bne.n	80038e8 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80038e6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	20000030 	.word	0x20000030
 80038f8:	431bde83 	.word	0x431bde83
 80038fc:	fffff8fe 	.word	0xfffff8fe
 8003900:	08003df9 	.word	0x08003df9
 8003904:	08003eb3 	.word	0x08003eb3
 8003908:	08003ecf 	.word	0x08003ecf
 800390c:	40012300 	.word	0x40012300
 8003910:	40012000 	.word	0x40012000
 8003914:	40012200 	.word	0x40012200

08003918 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003926:	4618      	mov	r0, r3
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
	...

08003970 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003984:	2b01      	cmp	r3, #1
 8003986:	d101      	bne.n	800398c <HAL_ADC_ConfigChannel+0x1c>
 8003988:	2302      	movs	r3, #2
 800398a:	e12a      	b.n	8003be2 <HAL_ADC_ConfigChannel+0x272>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b09      	cmp	r3, #9
 800399a:	d93a      	bls.n	8003a12 <HAL_ADC_ConfigChannel+0xa2>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80039a4:	d035      	beq.n	8003a12 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68d9      	ldr	r1, [r3, #12]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	4613      	mov	r3, r2
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	4413      	add	r3, r2
 80039ba:	3b1e      	subs	r3, #30
 80039bc:	2207      	movs	r2, #7
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	43da      	mvns	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	400a      	ands	r2, r1
 80039ca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a87      	ldr	r2, [pc, #540]	; (8003bf0 <HAL_ADC_ConfigChannel+0x280>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d10a      	bne.n	80039ec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68d9      	ldr	r1, [r3, #12]
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	061a      	lsls	r2, r3, #24
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ea:	e035      	b.n	8003a58 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68d9      	ldr	r1, [r3, #12]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	b29b      	uxth	r3, r3
 80039fc:	4618      	mov	r0, r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	4403      	add	r3, r0
 8003a04:	3b1e      	subs	r3, #30
 8003a06:	409a      	lsls	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a10:	e022      	b.n	8003a58 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6919      	ldr	r1, [r3, #16]
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	461a      	mov	r2, r3
 8003a20:	4613      	mov	r3, r2
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	4413      	add	r3, r2
 8003a26:	2207      	movs	r2, #7
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	43da      	mvns	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	400a      	ands	r2, r1
 8003a34:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6919      	ldr	r1, [r3, #16]
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	4618      	mov	r0, r3
 8003a48:	4603      	mov	r3, r0
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	4403      	add	r3, r0
 8003a4e:	409a      	lsls	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b06      	cmp	r3, #6
 8003a5e:	d824      	bhi.n	8003aaa <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4413      	add	r3, r2
 8003a70:	3b05      	subs	r3, #5
 8003a72:	221f      	movs	r2, #31
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43da      	mvns	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	400a      	ands	r2, r1
 8003a80:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	4618      	mov	r0, r3
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	3b05      	subs	r3, #5
 8003a9c:	fa00 f203 	lsl.w	r2, r0, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	635a      	str	r2, [r3, #52]	; 0x34
 8003aa8:	e04c      	b.n	8003b44 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	2b0c      	cmp	r3, #12
 8003ab0:	d824      	bhi.n	8003afc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	4613      	mov	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	3b23      	subs	r3, #35	; 0x23
 8003ac4:	221f      	movs	r2, #31
 8003ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aca:	43da      	mvns	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	400a      	ands	r2, r1
 8003ad2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	3b23      	subs	r3, #35	; 0x23
 8003aee:	fa00 f203 	lsl.w	r2, r0, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	631a      	str	r2, [r3, #48]	; 0x30
 8003afa:	e023      	b.n	8003b44 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	4613      	mov	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	3b41      	subs	r3, #65	; 0x41
 8003b0e:	221f      	movs	r2, #31
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	43da      	mvns	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	400a      	ands	r2, r1
 8003b1c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685a      	ldr	r2, [r3, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	3b41      	subs	r3, #65	; 0x41
 8003b38:	fa00 f203 	lsl.w	r2, r0, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a2a      	ldr	r2, [pc, #168]	; (8003bf4 <HAL_ADC_ConfigChannel+0x284>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d10a      	bne.n	8003b64 <HAL_ADC_ConfigChannel+0x1f4>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b56:	d105      	bne.n	8003b64 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003b58:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <HAL_ADC_ConfigChannel+0x288>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	4a26      	ldr	r2, [pc, #152]	; (8003bf8 <HAL_ADC_ConfigChannel+0x288>)
 8003b5e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003b62:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a22      	ldr	r2, [pc, #136]	; (8003bf4 <HAL_ADC_ConfigChannel+0x284>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d109      	bne.n	8003b82 <HAL_ADC_ConfigChannel+0x212>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b12      	cmp	r3, #18
 8003b74:	d105      	bne.n	8003b82 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003b76:	4b20      	ldr	r3, [pc, #128]	; (8003bf8 <HAL_ADC_ConfigChannel+0x288>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	4a1f      	ldr	r2, [pc, #124]	; (8003bf8 <HAL_ADC_ConfigChannel+0x288>)
 8003b7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b80:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a1b      	ldr	r2, [pc, #108]	; (8003bf4 <HAL_ADC_ConfigChannel+0x284>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d125      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x268>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a17      	ldr	r2, [pc, #92]	; (8003bf0 <HAL_ADC_ConfigChannel+0x280>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d003      	beq.n	8003b9e <HAL_ADC_ConfigChannel+0x22e>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2b11      	cmp	r3, #17
 8003b9c:	d11c      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003b9e:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <HAL_ADC_ConfigChannel+0x288>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	4a15      	ldr	r2, [pc, #84]	; (8003bf8 <HAL_ADC_ConfigChannel+0x288>)
 8003ba4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ba8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a10      	ldr	r2, [pc, #64]	; (8003bf0 <HAL_ADC_ConfigChannel+0x280>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d111      	bne.n	8003bd8 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003bb4:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <HAL_ADC_ConfigChannel+0x28c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a11      	ldr	r2, [pc, #68]	; (8003c00 <HAL_ADC_ConfigChannel+0x290>)
 8003bba:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbe:	0c9a      	lsrs	r2, r3, #18
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4413      	add	r3, r2
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bca:	e002      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1f9      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	10000012 	.word	0x10000012
 8003bf4:	40012000 	.word	0x40012000
 8003bf8:	40012300 	.word	0x40012300
 8003bfc:	20000030 	.word	0x20000030
 8003c00:	431bde83 	.word	0x431bde83

08003c04 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003c0c:	4b78      	ldr	r3, [pc, #480]	; (8003df0 <ADC_Init+0x1ec>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	4a77      	ldr	r2, [pc, #476]	; (8003df0 <ADC_Init+0x1ec>)
 8003c12:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003c16:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003c18:	4b75      	ldr	r3, [pc, #468]	; (8003df0 <ADC_Init+0x1ec>)
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	4973      	ldr	r1, [pc, #460]	; (8003df0 <ADC_Init+0x1ec>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6859      	ldr	r1, [r3, #4]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	021a      	lsls	r2, r3, #8
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003c58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6859      	ldr	r1, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	689a      	ldr	r2, [r3, #8]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6899      	ldr	r1, [r3, #8]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c92:	4a58      	ldr	r2, [pc, #352]	; (8003df4 <ADC_Init+0x1f0>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d022      	beq.n	8003cde <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689a      	ldr	r2, [r3, #8]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ca6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6899      	ldr	r1, [r3, #8]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003cc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6899      	ldr	r1, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	609a      	str	r2, [r3, #8]
 8003cdc:	e00f      	b.n	8003cfe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003cfc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0202 	bic.w	r2, r2, #2
 8003d0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6899      	ldr	r1, [r3, #8]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	005a      	lsls	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d01b      	beq.n	8003d64 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d3a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6859      	ldr	r1, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d56:	3b01      	subs	r3, #1
 8003d58:	035a      	lsls	r2, r3, #13
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	605a      	str	r2, [r3, #4]
 8003d62:	e007      	b.n	8003d74 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d72:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	051a      	lsls	r2, r3, #20
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003da8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6899      	ldr	r1, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003db6:	025a      	lsls	r2, r3, #9
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6899      	ldr	r1, [r3, #8]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	029a      	lsls	r2, r3, #10
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	609a      	str	r2, [r3, #8]
}
 8003de4:	bf00      	nop
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	40012300 	.word	0x40012300
 8003df4:	0f000001 	.word	0x0f000001

08003df8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e04:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d13c      	bne.n	8003e8c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d12b      	bne.n	8003e84 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d127      	bne.n	8003e84 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d006      	beq.n	8003e50 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d119      	bne.n	8003e84 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f022 0220 	bic.w	r2, r2, #32
 8003e5e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d105      	bne.n	8003e84 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7c:	f043 0201 	orr.w	r2, r3, #1
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f7ff fd54 	bl	8003932 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003e8a:	e00e      	b.n	8003eaa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	f003 0310 	and.w	r3, r3, #16
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d003      	beq.n	8003ea0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f7ff fd5e 	bl	800395a <HAL_ADC_ErrorCallback>
}
 8003e9e:	e004      	b.n	8003eaa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
}
 8003eaa:	bf00      	nop
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b084      	sub	sp, #16
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ebe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f7ff fd40 	bl	8003946 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ec6:	bf00      	nop
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eda:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2240      	movs	r2, #64	; 0x40
 8003ee0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee6:	f043 0204 	orr.w	r2, r3, #4
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f7ff fd33 	bl	800395a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ef4:	bf00      	nop
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e0ed      	b.n	80040ea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d102      	bne.n	8003f20 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fe fd66 	bl	80029ec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0202 	bic.w	r2, r2, #2
 8003f2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f30:	f7ff faf4 	bl	800351c <HAL_GetTick>
 8003f34:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f36:	e012      	b.n	8003f5e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f38:	f7ff faf0 	bl	800351c <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b0a      	cmp	r3, #10
 8003f44:	d90b      	bls.n	8003f5e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2205      	movs	r2, #5
 8003f56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e0c5      	b.n	80040ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e5      	bne.n	8003f38 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0201 	orr.w	r2, r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f7c:	f7ff face 	bl	800351c <HAL_GetTick>
 8003f80:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f82:	e012      	b.n	8003faa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f84:	f7ff faca 	bl	800351c <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b0a      	cmp	r3, #10
 8003f90:	d90b      	bls.n	8003faa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2205      	movs	r2, #5
 8003fa2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e09f      	b.n	80040ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0e5      	beq.n	8003f84 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	7e1b      	ldrb	r3, [r3, #24]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d108      	bne.n	8003fd2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e007      	b.n	8003fe2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fe0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	7e5b      	ldrb	r3, [r3, #25]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d108      	bne.n	8003ffc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e007      	b.n	800400c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800400a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	7e9b      	ldrb	r3, [r3, #26]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d108      	bne.n	8004026 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0220 	orr.w	r2, r2, #32
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	e007      	b.n	8004036 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0220 	bic.w	r2, r2, #32
 8004034:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	7edb      	ldrb	r3, [r3, #27]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d108      	bne.n	8004050 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0210 	bic.w	r2, r2, #16
 800404c:	601a      	str	r2, [r3, #0]
 800404e:	e007      	b.n	8004060 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f042 0210 	orr.w	r2, r2, #16
 800405e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	7f1b      	ldrb	r3, [r3, #28]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d108      	bne.n	800407a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f042 0208 	orr.w	r2, r2, #8
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	e007      	b.n	800408a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f022 0208 	bic.w	r2, r2, #8
 8004088:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	7f5b      	ldrb	r3, [r3, #29]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d108      	bne.n	80040a4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 0204 	orr.w	r2, r2, #4
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e007      	b.n	80040b4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0204 	bic.w	r2, r2, #4
 80040b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	ea42 0103 	orr.w	r1, r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	1e5a      	subs	r2, r3, #1
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	430a      	orrs	r2, r1
 80040d8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
	...

080040f4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f893 3020 	ldrb.w	r3, [r3, #32]
 800410a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800410c:	7cfb      	ldrb	r3, [r7, #19]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d003      	beq.n	800411a <HAL_CAN_ConfigFilter+0x26>
 8004112:	7cfb      	ldrb	r3, [r7, #19]
 8004114:	2b02      	cmp	r3, #2
 8004116:	f040 80c7 	bne.w	80042a8 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a69      	ldr	r2, [pc, #420]	; (80042c4 <HAL_CAN_ConfigFilter+0x1d0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d001      	beq.n	8004128 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8004124:	4b68      	ldr	r3, [pc, #416]	; (80042c8 <HAL_CAN_ConfigFilter+0x1d4>)
 8004126:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800412e:	f043 0201 	orr.w	r2, r3, #1
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	4a63      	ldr	r2, [pc, #396]	; (80042c8 <HAL_CAN_ConfigFilter+0x1d4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d111      	bne.n	8004164 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004146:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	021b      	lsls	r3, r3, #8
 800415c:	431a      	orrs	r2, r3
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	f003 031f 	and.w	r3, r3, #31
 800416c:	2201      	movs	r2, #1
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	43db      	mvns	r3, r3
 800417e:	401a      	ands	r2, r3
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d123      	bne.n	80041d6 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	43db      	mvns	r3, r3
 8004198:	401a      	ands	r2, r3
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80041b0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	3248      	adds	r2, #72	; 0x48
 80041b6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041ca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80041cc:	6979      	ldr	r1, [r7, #20]
 80041ce:	3348      	adds	r3, #72	; 0x48
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	440b      	add	r3, r1
 80041d4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d122      	bne.n	8004224 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	431a      	orrs	r2, r3
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80041fe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	3248      	adds	r2, #72	; 0x48
 8004204:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004218:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800421a:	6979      	ldr	r1, [r7, #20]
 800421c:	3348      	adds	r3, #72	; 0x48
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	440b      	add	r3, r1
 8004222:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d109      	bne.n	8004240 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	43db      	mvns	r3, r3
 8004236:	401a      	ands	r2, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800423e:	e007      	b.n	8004250 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	431a      	orrs	r2, r3
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	691b      	ldr	r3, [r3, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d109      	bne.n	800426c <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	43db      	mvns	r3, r3
 8004262:	401a      	ands	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800426a:	e007      	b.n	800427c <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	431a      	orrs	r2, r3
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d107      	bne.n	8004294 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	431a      	orrs	r2, r3
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800429a:	f023 0201 	bic.w	r2, r3, #1
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80042a4:	2300      	movs	r3, #0
 80042a6:	e006      	b.n	80042b6 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	371c      	adds	r7, #28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40003400 	.word	0x40003400
 80042c8:	40006400 	.word	0x40006400

080042cc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d12e      	bne.n	800433e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0201 	bic.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042f8:	f7ff f910 	bl	800351c <HAL_GetTick>
 80042fc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80042fe:	e012      	b.n	8004326 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004300:	f7ff f90c 	bl	800351c <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	2b0a      	cmp	r3, #10
 800430c:	d90b      	bls.n	8004326 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004312:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2205      	movs	r2, #5
 800431e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e012      	b.n	800434c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1e5      	bne.n	8004300 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800433a:	2300      	movs	r3, #0
 800433c:	e006      	b.n	800434c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
  }
}
 800434c:	4618      	mov	r0, r3
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004354:	b480      	push	{r7}
 8004356:	b089      	sub	sp, #36	; 0x24
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004368:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004372:	7ffb      	ldrb	r3, [r7, #31]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d003      	beq.n	8004380 <HAL_CAN_AddTxMessage+0x2c>
 8004378:	7ffb      	ldrb	r3, [r7, #31]
 800437a:	2b02      	cmp	r3, #2
 800437c:	f040 80b8 	bne.w	80044f0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10a      	bne.n	80043a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004390:	2b00      	cmp	r3, #0
 8004392:	d105      	bne.n	80043a0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 80a0 	beq.w	80044e0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	0e1b      	lsrs	r3, r3, #24
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d907      	bls.n	80043c0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e09e      	b.n	80044fe <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80043c0:	2201      	movs	r2, #1
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	409a      	lsls	r2, r3
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10d      	bne.n	80043ee <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80043dc:	68f9      	ldr	r1, [r7, #12]
 80043de:	6809      	ldr	r1, [r1, #0]
 80043e0:	431a      	orrs	r2, r3
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	3318      	adds	r3, #24
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	440b      	add	r3, r1
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	e00f      	b.n	800440e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80043f8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80043fe:	68f9      	ldr	r1, [r7, #12]
 8004400:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004402:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	3318      	adds	r3, #24
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	440b      	add	r3, r1
 800440c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6819      	ldr	r1, [r3, #0]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	3318      	adds	r3, #24
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	440b      	add	r3, r1
 800441e:	3304      	adds	r3, #4
 8004420:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	7d1b      	ldrb	r3, [r3, #20]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d111      	bne.n	800444e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	3318      	adds	r3, #24
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	4413      	add	r3, r2
 8004436:	3304      	adds	r3, #4
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68fa      	ldr	r2, [r7, #12]
 800443c:	6811      	ldr	r1, [r2, #0]
 800443e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	3318      	adds	r3, #24
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	440b      	add	r3, r1
 800444a:	3304      	adds	r3, #4
 800444c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	3307      	adds	r3, #7
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	061a      	lsls	r2, r3, #24
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3306      	adds	r3, #6
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	041b      	lsls	r3, r3, #16
 800445e:	431a      	orrs	r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3305      	adds	r3, #5
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	021b      	lsls	r3, r3, #8
 8004468:	4313      	orrs	r3, r2
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	3204      	adds	r2, #4
 800446e:	7812      	ldrb	r2, [r2, #0]
 8004470:	4610      	mov	r0, r2
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	6811      	ldr	r1, [r2, #0]
 8004476:	ea43 0200 	orr.w	r2, r3, r0
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	011b      	lsls	r3, r3, #4
 800447e:	440b      	add	r3, r1
 8004480:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004484:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	3303      	adds	r3, #3
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	061a      	lsls	r2, r3, #24
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	3302      	adds	r3, #2
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	041b      	lsls	r3, r3, #16
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3301      	adds	r3, #1
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	021b      	lsls	r3, r3, #8
 80044a0:	4313      	orrs	r3, r2
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	7812      	ldrb	r2, [r2, #0]
 80044a6:	4610      	mov	r0, r2
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	6811      	ldr	r1, [r2, #0]
 80044ac:	ea43 0200 	orr.w	r2, r3, r0
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	440b      	add	r3, r1
 80044b6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80044ba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	3318      	adds	r3, #24
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	4413      	add	r3, r2
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	6811      	ldr	r1, [r2, #0]
 80044ce:	f043 0201 	orr.w	r2, r3, #1
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	3318      	adds	r3, #24
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	440b      	add	r3, r1
 80044da:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80044dc:	2300      	movs	r3, #0
 80044de:	e00e      	b.n	80044fe <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e006      	b.n	80044fe <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
  }
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3724      	adds	r7, #36	; 0x24
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800450a:	b480      	push	{r7}
 800450c:	b087      	sub	sp, #28
 800450e:	af00      	add	r7, sp, #0
 8004510:	60f8      	str	r0, [r7, #12]
 8004512:	60b9      	str	r1, [r7, #8]
 8004514:	607a      	str	r2, [r7, #4]
 8004516:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800451e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004520:	7dfb      	ldrb	r3, [r7, #23]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d003      	beq.n	800452e <HAL_CAN_GetRxMessage+0x24>
 8004526:	7dfb      	ldrb	r3, [r7, #23]
 8004528:	2b02      	cmp	r3, #2
 800452a:	f040 80f3 	bne.w	8004714 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10e      	bne.n	8004552 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d116      	bne.n	8004570 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004546:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e0e7      	b.n	8004722 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	2b00      	cmp	r3, #0
 800455e:	d107      	bne.n	8004570 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004564:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e0d8      	b.n	8004722 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	331b      	adds	r3, #27
 8004578:	011b      	lsls	r3, r3, #4
 800457a:	4413      	add	r3, r2
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0204 	and.w	r2, r3, #4
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10c      	bne.n	80045a8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	331b      	adds	r3, #27
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	4413      	add	r3, r2
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	0d5b      	lsrs	r3, r3, #21
 800459e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	601a      	str	r2, [r3, #0]
 80045a6:	e00b      	b.n	80045c0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	331b      	adds	r3, #27
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	4413      	add	r3, r2
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	08db      	lsrs	r3, r3, #3
 80045b8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	331b      	adds	r3, #27
 80045c8:	011b      	lsls	r3, r3, #4
 80045ca:	4413      	add	r3, r2
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0202 	and.w	r2, r3, #2
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	331b      	adds	r3, #27
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	4413      	add	r3, r2
 80045e2:	3304      	adds	r3, #4
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 020f 	and.w	r2, r3, #15
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	331b      	adds	r3, #27
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	4413      	add	r3, r2
 80045fa:	3304      	adds	r3, #4
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	0a1b      	lsrs	r3, r3, #8
 8004600:	b2da      	uxtb	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	331b      	adds	r3, #27
 800460e:	011b      	lsls	r3, r3, #4
 8004610:	4413      	add	r3, r2
 8004612:	3304      	adds	r3, #4
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	0c1b      	lsrs	r3, r3, #16
 8004618:	b29a      	uxth	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	4413      	add	r3, r2
 8004628:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	b2da      	uxtb	r2, r3
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	4413      	add	r3, r2
 800463e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	0a1a      	lsrs	r2, r3, #8
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	3301      	adds	r3, #1
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	4413      	add	r3, r2
 8004658:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	0c1a      	lsrs	r2, r3, #16
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	3302      	adds	r3, #2
 8004664:	b2d2      	uxtb	r2, r2
 8004666:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	4413      	add	r3, r2
 8004672:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	0e1a      	lsrs	r2, r3, #24
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	3303      	adds	r3, #3
 800467e:	b2d2      	uxtb	r2, r2
 8004680:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	4413      	add	r3, r2
 800468c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	3304      	adds	r3, #4
 8004696:	b2d2      	uxtb	r2, r2
 8004698:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	011b      	lsls	r3, r3, #4
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	0a1a      	lsrs	r2, r3, #8
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	3305      	adds	r3, #5
 80046b0:	b2d2      	uxtb	r2, r2
 80046b2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	4413      	add	r3, r2
 80046be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	0c1a      	lsrs	r2, r3, #16
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	3306      	adds	r3, #6
 80046ca:	b2d2      	uxtb	r2, r2
 80046cc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	011b      	lsls	r3, r3, #4
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	0e1a      	lsrs	r2, r3, #24
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	3307      	adds	r3, #7
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d108      	bne.n	8004700 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68da      	ldr	r2, [r3, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f042 0220 	orr.w	r2, r2, #32
 80046fc:	60da      	str	r2, [r3, #12]
 80046fe:	e007      	b.n	8004710 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	691a      	ldr	r2, [r3, #16]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0220 	orr.w	r2, r2, #32
 800470e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004710:	2300      	movs	r3, #0
 8004712:	e006      	b.n	8004722 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
  }
}
 8004722:	4618      	mov	r0, r3
 8004724:	371c      	adds	r7, #28
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr

0800472e <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800472e:	b480      	push	{r7}
 8004730:	b085      	sub	sp, #20
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
 8004736:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004742:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004744:	7afb      	ldrb	r3, [r7, #11]
 8004746:	2b01      	cmp	r3, #1
 8004748:	d002      	beq.n	8004750 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800474a:	7afb      	ldrb	r3, [r7, #11]
 800474c:	2b02      	cmp	r3, #2
 800474e:	d10f      	bne.n	8004770 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0303 	and.w	r3, r3, #3
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	e005      	b.n	8004770 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	f003 0303 	and.w	r3, r3, #3
 800476e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8004770:	68fb      	ldr	r3, [r7, #12]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
	...

08004780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f003 0307 	and.w	r3, r3, #7
 800478e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004790:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <__NVIC_SetPriorityGrouping+0x40>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800479c:	4013      	ands	r3, r2
 800479e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80047a8:	4b06      	ldr	r3, [pc, #24]	; (80047c4 <__NVIC_SetPriorityGrouping+0x44>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047ae:	4a04      	ldr	r2, [pc, #16]	; (80047c0 <__NVIC_SetPriorityGrouping+0x40>)
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	60d3      	str	r3, [r2, #12]
}
 80047b4:	bf00      	nop
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	e000ed00 	.word	0xe000ed00
 80047c4:	05fa0000 	.word	0x05fa0000

080047c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047cc:	4b04      	ldr	r3, [pc, #16]	; (80047e0 <__NVIC_GetPriorityGrouping+0x18>)
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	0a1b      	lsrs	r3, r3, #8
 80047d2:	f003 0307 	and.w	r3, r3, #7
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr
 80047e0:	e000ed00 	.word	0xe000ed00

080047e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	db0b      	blt.n	800480e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047f6:	79fb      	ldrb	r3, [r7, #7]
 80047f8:	f003 021f 	and.w	r2, r3, #31
 80047fc:	4907      	ldr	r1, [pc, #28]	; (800481c <__NVIC_EnableIRQ+0x38>)
 80047fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004802:	095b      	lsrs	r3, r3, #5
 8004804:	2001      	movs	r0, #1
 8004806:	fa00 f202 	lsl.w	r2, r0, r2
 800480a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	e000e100 	.word	0xe000e100

08004820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	4603      	mov	r3, r0
 8004828:	6039      	str	r1, [r7, #0]
 800482a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800482c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004830:	2b00      	cmp	r3, #0
 8004832:	db0a      	blt.n	800484a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	b2da      	uxtb	r2, r3
 8004838:	490c      	ldr	r1, [pc, #48]	; (800486c <__NVIC_SetPriority+0x4c>)
 800483a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800483e:	0112      	lsls	r2, r2, #4
 8004840:	b2d2      	uxtb	r2, r2
 8004842:	440b      	add	r3, r1
 8004844:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004848:	e00a      	b.n	8004860 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4908      	ldr	r1, [pc, #32]	; (8004870 <__NVIC_SetPriority+0x50>)
 8004850:	79fb      	ldrb	r3, [r7, #7]
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	3b04      	subs	r3, #4
 8004858:	0112      	lsls	r2, r2, #4
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	440b      	add	r3, r1
 800485e:	761a      	strb	r2, [r3, #24]
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr
 800486c:	e000e100 	.word	0xe000e100
 8004870:	e000ed00 	.word	0xe000ed00

08004874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004874:	b480      	push	{r7}
 8004876:	b089      	sub	sp, #36	; 0x24
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	f1c3 0307 	rsb	r3, r3, #7
 800488e:	2b04      	cmp	r3, #4
 8004890:	bf28      	it	cs
 8004892:	2304      	movcs	r3, #4
 8004894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	3304      	adds	r3, #4
 800489a:	2b06      	cmp	r3, #6
 800489c:	d902      	bls.n	80048a4 <NVIC_EncodePriority+0x30>
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	3b03      	subs	r3, #3
 80048a2:	e000      	b.n	80048a6 <NVIC_EncodePriority+0x32>
 80048a4:	2300      	movs	r3, #0
 80048a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	43da      	mvns	r2, r3
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	401a      	ands	r2, r3
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	fa01 f303 	lsl.w	r3, r1, r3
 80048c6:	43d9      	mvns	r1, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048cc:	4313      	orrs	r3, r2
         );
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3724      	adds	r7, #36	; 0x24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b082      	sub	sp, #8
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7ff ff4c 	bl	8004780 <__NVIC_SetPriorityGrouping>
}
 80048e8:	bf00      	nop
 80048ea:	3708      	adds	r7, #8
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	4603      	mov	r3, r0
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048fe:	2300      	movs	r3, #0
 8004900:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004902:	f7ff ff61 	bl	80047c8 <__NVIC_GetPriorityGrouping>
 8004906:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	68b9      	ldr	r1, [r7, #8]
 800490c:	6978      	ldr	r0, [r7, #20]
 800490e:	f7ff ffb1 	bl	8004874 <NVIC_EncodePriority>
 8004912:	4602      	mov	r2, r0
 8004914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004918:	4611      	mov	r1, r2
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff ff80 	bl	8004820 <__NVIC_SetPriority>
}
 8004920:	bf00      	nop
 8004922:	3718      	adds	r7, #24
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff ff54 	bl	80047e4 <__NVIC_EnableIRQ>
}
 800493c:	bf00      	nop
 800493e:	3708      	adds	r7, #8
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004950:	f7fe fde4 	bl	800351c <HAL_GetTick>
 8004954:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e099      	b.n	8004a94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2202      	movs	r2, #2
 800496c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f022 0201 	bic.w	r2, r2, #1
 800497e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004980:	e00f      	b.n	80049a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004982:	f7fe fdcb 	bl	800351c <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	2b05      	cmp	r3, #5
 800498e:	d908      	bls.n	80049a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2220      	movs	r2, #32
 8004994:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2203      	movs	r2, #3
 800499a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e078      	b.n	8004a94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1e8      	bne.n	8004982 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	4b38      	ldr	r3, [pc, #224]	; (8004a9c <HAL_DMA_Init+0x158>)
 80049bc:	4013      	ands	r3, r2
 80049be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80049e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	d107      	bne.n	8004a0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a04:	4313      	orrs	r3, r2
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f023 0307 	bic.w	r3, r3, #7
 8004a22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	2b04      	cmp	r3, #4
 8004a34:	d117      	bne.n	8004a66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00e      	beq.n	8004a66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 fa77 	bl	8004f3c <DMA_CheckFifoParam>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2240      	movs	r2, #64	; 0x40
 8004a58:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004a62:	2301      	movs	r3, #1
 8004a64:	e016      	b.n	8004a94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 fa2e 	bl	8004ed0 <DMA_CalcBaseAndBitshift>
 8004a74:	4603      	mov	r3, r0
 8004a76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a7c:	223f      	movs	r2, #63	; 0x3f
 8004a7e:	409a      	lsls	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3718      	adds	r7, #24
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	e010803f 	.word	0xe010803f

08004aa0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b086      	sub	sp, #24
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	607a      	str	r2, [r7, #4]
 8004aac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d101      	bne.n	8004ac6 <HAL_DMA_Start_IT+0x26>
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	e048      	b.n	8004b58 <HAL_DMA_Start_IT+0xb8>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d137      	bne.n	8004b4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2202      	movs	r2, #2
 8004ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	68b9      	ldr	r1, [r7, #8]
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 f9c0 	bl	8004e74 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af8:	223f      	movs	r2, #63	; 0x3f
 8004afa:	409a      	lsls	r2, r3
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0216 	orr.w	r2, r2, #22
 8004b0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	695a      	ldr	r2, [r3, #20]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004b1e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d007      	beq.n	8004b38 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0208 	orr.w	r2, r2, #8
 8004b36:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f042 0201 	orr.w	r2, r2, #1
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	e005      	b.n	8004b56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004b52:	2302      	movs	r3, #2
 8004b54:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004b56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004b6c:	4b92      	ldr	r3, [pc, #584]	; (8004db8 <HAL_DMA_IRQHandler+0x258>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a92      	ldr	r2, [pc, #584]	; (8004dbc <HAL_DMA_IRQHandler+0x25c>)
 8004b72:	fba2 2303 	umull	r2, r3, r2, r3
 8004b76:	0a9b      	lsrs	r3, r3, #10
 8004b78:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b7e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b8a:	2208      	movs	r2, #8
 8004b8c:	409a      	lsls	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d01a      	beq.n	8004bcc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d013      	beq.n	8004bcc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f022 0204 	bic.w	r2, r2, #4
 8004bb2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb8:	2208      	movs	r2, #8
 8004bba:	409a      	lsls	r2, r3
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc4:	f043 0201 	orr.w	r2, r3, #1
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	409a      	lsls	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d012      	beq.n	8004c02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00b      	beq.n	8004c02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bee:	2201      	movs	r2, #1
 8004bf0:	409a      	lsls	r2, r3
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bfa:	f043 0202 	orr.w	r2, r3, #2
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c06:	2204      	movs	r2, #4
 8004c08:	409a      	lsls	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d012      	beq.n	8004c38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0302 	and.w	r3, r3, #2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00b      	beq.n	8004c38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c24:	2204      	movs	r2, #4
 8004c26:	409a      	lsls	r2, r3
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c30:	f043 0204 	orr.w	r2, r3, #4
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c3c:	2210      	movs	r2, #16
 8004c3e:	409a      	lsls	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4013      	ands	r3, r2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d043      	beq.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d03c      	beq.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c5a:	2210      	movs	r2, #16
 8004c5c:	409a      	lsls	r2, r3
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d018      	beq.n	8004ca2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d108      	bne.n	8004c90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d024      	beq.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	4798      	blx	r3
 8004c8e:	e01f      	b.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d01b      	beq.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	4798      	blx	r3
 8004ca0:	e016      	b.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d107      	bne.n	8004cc0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0208 	bic.w	r2, r2, #8
 8004cbe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d003      	beq.n	8004cd0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cd4:	2220      	movs	r2, #32
 8004cd6:	409a      	lsls	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 808e 	beq.w	8004dfe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0310 	and.w	r3, r3, #16
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 8086 	beq.w	8004dfe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	409a      	lsls	r2, r3
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	2b05      	cmp	r3, #5
 8004d08:	d136      	bne.n	8004d78 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f022 0216 	bic.w	r2, r2, #22
 8004d18:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	695a      	ldr	r2, [r3, #20]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d103      	bne.n	8004d3a <HAL_DMA_IRQHandler+0x1da>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0208 	bic.w	r2, r2, #8
 8004d48:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d4e:	223f      	movs	r2, #63	; 0x3f
 8004d50:	409a      	lsls	r2, r3
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d07d      	beq.n	8004e6a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	4798      	blx	r3
        }
        return;
 8004d76:	e078      	b.n	8004e6a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d01c      	beq.n	8004dc0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d108      	bne.n	8004da6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d030      	beq.n	8004dfe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	4798      	blx	r3
 8004da4:	e02b      	b.n	8004dfe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d027      	beq.n	8004dfe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	4798      	blx	r3
 8004db6:	e022      	b.n	8004dfe <HAL_DMA_IRQHandler+0x29e>
 8004db8:	20000030 	.word	0x20000030
 8004dbc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10f      	bne.n	8004dee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 0210 	bic.w	r2, r2, #16
 8004ddc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d032      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d022      	beq.n	8004e58 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2205      	movs	r2, #5
 8004e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 0201 	bic.w	r2, r2, #1
 8004e28:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	60bb      	str	r3, [r7, #8]
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d307      	bcc.n	8004e46 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f2      	bne.n	8004e2a <HAL_DMA_IRQHandler+0x2ca>
 8004e44:	e000      	b.n	8004e48 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004e46:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	4798      	blx	r3
 8004e68:	e000      	b.n	8004e6c <HAL_DMA_IRQHandler+0x30c>
        return;
 8004e6a:	bf00      	nop
    }
  }
}
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop

08004e74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
 8004e80:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e90:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	683a      	ldr	r2, [r7, #0]
 8004e98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	2b40      	cmp	r3, #64	; 0x40
 8004ea0:	d108      	bne.n	8004eb4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004eb2:	e007      	b.n	8004ec4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	60da      	str	r2, [r3, #12]
}
 8004ec4:	bf00      	nop
 8004ec6:	3714      	adds	r7, #20
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr

08004ed0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	3b10      	subs	r3, #16
 8004ee0:	4a13      	ldr	r2, [pc, #76]	; (8004f30 <DMA_CalcBaseAndBitshift+0x60>)
 8004ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee6:	091b      	lsrs	r3, r3, #4
 8004ee8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004eea:	4a12      	ldr	r2, [pc, #72]	; (8004f34 <DMA_CalcBaseAndBitshift+0x64>)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	4413      	add	r3, r2
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d908      	bls.n	8004f10 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	4b0c      	ldr	r3, [pc, #48]	; (8004f38 <DMA_CalcBaseAndBitshift+0x68>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	1d1a      	adds	r2, r3, #4
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	659a      	str	r2, [r3, #88]	; 0x58
 8004f0e:	e006      	b.n	8004f1e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	4b08      	ldr	r3, [pc, #32]	; (8004f38 <DMA_CalcBaseAndBitshift+0x68>)
 8004f18:	4013      	ands	r3, r2
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	aaaaaaab 	.word	0xaaaaaaab
 8004f34:	0800b9a4 	.word	0x0800b9a4
 8004f38:	fffffc00 	.word	0xfffffc00

08004f3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f44:	2300      	movs	r3, #0
 8004f46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d11f      	bne.n	8004f96 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b03      	cmp	r3, #3
 8004f5a:	d855      	bhi.n	8005008 <DMA_CheckFifoParam+0xcc>
 8004f5c:	a201      	add	r2, pc, #4	; (adr r2, 8004f64 <DMA_CheckFifoParam+0x28>)
 8004f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f62:	bf00      	nop
 8004f64:	08004f75 	.word	0x08004f75
 8004f68:	08004f87 	.word	0x08004f87
 8004f6c:	08004f75 	.word	0x08004f75
 8004f70:	08005009 	.word	0x08005009
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d045      	beq.n	800500c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f84:	e042      	b.n	800500c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f8e:	d13f      	bne.n	8005010 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f94:	e03c      	b.n	8005010 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f9e:	d121      	bne.n	8004fe4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2b03      	cmp	r3, #3
 8004fa4:	d836      	bhi.n	8005014 <DMA_CheckFifoParam+0xd8>
 8004fa6:	a201      	add	r2, pc, #4	; (adr r2, 8004fac <DMA_CheckFifoParam+0x70>)
 8004fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fac:	08004fbd 	.word	0x08004fbd
 8004fb0:	08004fc3 	.word	0x08004fc3
 8004fb4:	08004fbd 	.word	0x08004fbd
 8004fb8:	08004fd5 	.word	0x08004fd5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc0:	e02f      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d024      	beq.n	8005018 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fd2:	e021      	b.n	8005018 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fdc:	d11e      	bne.n	800501c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fe2:	e01b      	b.n	800501c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d902      	bls.n	8004ff0 <DMA_CheckFifoParam+0xb4>
 8004fea:	2b03      	cmp	r3, #3
 8004fec:	d003      	beq.n	8004ff6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fee:	e018      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ff4:	e015      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00e      	beq.n	8005020 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	73fb      	strb	r3, [r7, #15]
      break;
 8005006:	e00b      	b.n	8005020 <DMA_CheckFifoParam+0xe4>
      break;
 8005008:	bf00      	nop
 800500a:	e00a      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      break;
 800500c:	bf00      	nop
 800500e:	e008      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      break;
 8005010:	bf00      	nop
 8005012:	e006      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      break;
 8005014:	bf00      	nop
 8005016:	e004      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      break;
 8005018:	bf00      	nop
 800501a:	e002      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      break;   
 800501c:	bf00      	nop
 800501e:	e000      	b.n	8005022 <DMA_CheckFifoParam+0xe6>
      break;
 8005020:	bf00      	nop
    }
  } 
  
  return status; 
 8005022:	7bfb      	ldrb	r3, [r7, #15]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3714      	adds	r7, #20
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005030:	b480      	push	{r7}
 8005032:	b089      	sub	sp, #36	; 0x24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800503a:	2300      	movs	r3, #0
 800503c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800503e:	2300      	movs	r3, #0
 8005040:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005042:	2300      	movs	r3, #0
 8005044:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005046:	2300      	movs	r3, #0
 8005048:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800504a:	2300      	movs	r3, #0
 800504c:	61fb      	str	r3, [r7, #28]
 800504e:	e175      	b.n	800533c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005050:	2201      	movs	r2, #1
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	4013      	ands	r3, r2
 8005062:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	429a      	cmp	r2, r3
 800506a:	f040 8164 	bne.w	8005336 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d00b      	beq.n	800508e <HAL_GPIO_Init+0x5e>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d007      	beq.n	800508e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005082:	2b11      	cmp	r3, #17
 8005084:	d003      	beq.n	800508e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b12      	cmp	r3, #18
 800508c:	d130      	bne.n	80050f0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	2203      	movs	r2, #3
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	43db      	mvns	r3, r3
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	4013      	ands	r3, r2
 80050a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	69ba      	ldr	r2, [r7, #24]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050c4:	2201      	movs	r2, #1
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	fa02 f303 	lsl.w	r3, r2, r3
 80050cc:	43db      	mvns	r3, r3
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	4013      	ands	r3, r2
 80050d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 0201 	and.w	r2, r3, #1
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	69ba      	ldr	r2, [r7, #24]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	005b      	lsls	r3, r3, #1
 80050fa:	2203      	movs	r2, #3
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	43db      	mvns	r3, r3
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4013      	ands	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	fa02 f303 	lsl.w	r3, r2, r3
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	4313      	orrs	r3, r2
 8005118:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d003      	beq.n	8005130 <HAL_GPIO_Init+0x100>
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	2b12      	cmp	r3, #18
 800512e:	d123      	bne.n	8005178 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	08da      	lsrs	r2, r3, #3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3208      	adds	r2, #8
 8005138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800513c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	220f      	movs	r2, #15
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	43db      	mvns	r3, r3
 800514e:	69ba      	ldr	r2, [r7, #24]
 8005150:	4013      	ands	r3, r2
 8005152:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	691a      	ldr	r2, [r3, #16]
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	f003 0307 	and.w	r3, r3, #7
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	fa02 f303 	lsl.w	r3, r2, r3
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	4313      	orrs	r3, r2
 8005168:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	08da      	lsrs	r2, r3, #3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	3208      	adds	r2, #8
 8005172:	69b9      	ldr	r1, [r7, #24]
 8005174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	2203      	movs	r2, #3
 8005184:	fa02 f303 	lsl.w	r3, r2, r3
 8005188:	43db      	mvns	r3, r3
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	4013      	ands	r3, r2
 800518e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f003 0203 	and.w	r2, r3, #3
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	005b      	lsls	r3, r3, #1
 800519c:	fa02 f303 	lsl.w	r3, r2, r3
 80051a0:	69ba      	ldr	r2, [r7, #24]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 80be 	beq.w	8005336 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ba:	4b65      	ldr	r3, [pc, #404]	; (8005350 <HAL_GPIO_Init+0x320>)
 80051bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051be:	4a64      	ldr	r2, [pc, #400]	; (8005350 <HAL_GPIO_Init+0x320>)
 80051c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051c4:	6453      	str	r3, [r2, #68]	; 0x44
 80051c6:	4b62      	ldr	r3, [pc, #392]	; (8005350 <HAL_GPIO_Init+0x320>)
 80051c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80051d2:	4a60      	ldr	r2, [pc, #384]	; (8005354 <HAL_GPIO_Init+0x324>)
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	089b      	lsrs	r3, r3, #2
 80051d8:	3302      	adds	r3, #2
 80051da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	220f      	movs	r2, #15
 80051ea:	fa02 f303 	lsl.w	r3, r2, r3
 80051ee:	43db      	mvns	r3, r3
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	4013      	ands	r3, r2
 80051f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a57      	ldr	r2, [pc, #348]	; (8005358 <HAL_GPIO_Init+0x328>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d037      	beq.n	800526e <HAL_GPIO_Init+0x23e>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a56      	ldr	r2, [pc, #344]	; (800535c <HAL_GPIO_Init+0x32c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d031      	beq.n	800526a <HAL_GPIO_Init+0x23a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a55      	ldr	r2, [pc, #340]	; (8005360 <HAL_GPIO_Init+0x330>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d02b      	beq.n	8005266 <HAL_GPIO_Init+0x236>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a54      	ldr	r2, [pc, #336]	; (8005364 <HAL_GPIO_Init+0x334>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d025      	beq.n	8005262 <HAL_GPIO_Init+0x232>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a53      	ldr	r2, [pc, #332]	; (8005368 <HAL_GPIO_Init+0x338>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d01f      	beq.n	800525e <HAL_GPIO_Init+0x22e>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a52      	ldr	r2, [pc, #328]	; (800536c <HAL_GPIO_Init+0x33c>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d019      	beq.n	800525a <HAL_GPIO_Init+0x22a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a51      	ldr	r2, [pc, #324]	; (8005370 <HAL_GPIO_Init+0x340>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d013      	beq.n	8005256 <HAL_GPIO_Init+0x226>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a50      	ldr	r2, [pc, #320]	; (8005374 <HAL_GPIO_Init+0x344>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d00d      	beq.n	8005252 <HAL_GPIO_Init+0x222>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a4f      	ldr	r2, [pc, #316]	; (8005378 <HAL_GPIO_Init+0x348>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <HAL_GPIO_Init+0x21e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a4e      	ldr	r2, [pc, #312]	; (800537c <HAL_GPIO_Init+0x34c>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d101      	bne.n	800524a <HAL_GPIO_Init+0x21a>
 8005246:	2309      	movs	r3, #9
 8005248:	e012      	b.n	8005270 <HAL_GPIO_Init+0x240>
 800524a:	230a      	movs	r3, #10
 800524c:	e010      	b.n	8005270 <HAL_GPIO_Init+0x240>
 800524e:	2308      	movs	r3, #8
 8005250:	e00e      	b.n	8005270 <HAL_GPIO_Init+0x240>
 8005252:	2307      	movs	r3, #7
 8005254:	e00c      	b.n	8005270 <HAL_GPIO_Init+0x240>
 8005256:	2306      	movs	r3, #6
 8005258:	e00a      	b.n	8005270 <HAL_GPIO_Init+0x240>
 800525a:	2305      	movs	r3, #5
 800525c:	e008      	b.n	8005270 <HAL_GPIO_Init+0x240>
 800525e:	2304      	movs	r3, #4
 8005260:	e006      	b.n	8005270 <HAL_GPIO_Init+0x240>
 8005262:	2303      	movs	r3, #3
 8005264:	e004      	b.n	8005270 <HAL_GPIO_Init+0x240>
 8005266:	2302      	movs	r3, #2
 8005268:	e002      	b.n	8005270 <HAL_GPIO_Init+0x240>
 800526a:	2301      	movs	r3, #1
 800526c:	e000      	b.n	8005270 <HAL_GPIO_Init+0x240>
 800526e:	2300      	movs	r3, #0
 8005270:	69fa      	ldr	r2, [r7, #28]
 8005272:	f002 0203 	and.w	r2, r2, #3
 8005276:	0092      	lsls	r2, r2, #2
 8005278:	4093      	lsls	r3, r2
 800527a:	69ba      	ldr	r2, [r7, #24]
 800527c:	4313      	orrs	r3, r2
 800527e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005280:	4934      	ldr	r1, [pc, #208]	; (8005354 <HAL_GPIO_Init+0x324>)
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	089b      	lsrs	r3, r3, #2
 8005286:	3302      	adds	r3, #2
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800528e:	4b3c      	ldr	r3, [pc, #240]	; (8005380 <HAL_GPIO_Init+0x350>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	43db      	mvns	r3, r3
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	4013      	ands	r3, r2
 800529c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80052aa:	69ba      	ldr	r2, [r7, #24]
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052b2:	4a33      	ldr	r2, [pc, #204]	; (8005380 <HAL_GPIO_Init+0x350>)
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80052b8:	4b31      	ldr	r3, [pc, #196]	; (8005380 <HAL_GPIO_Init+0x350>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	43db      	mvns	r3, r3
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	4013      	ands	r3, r2
 80052c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d003      	beq.n	80052dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052dc:	4a28      	ldr	r2, [pc, #160]	; (8005380 <HAL_GPIO_Init+0x350>)
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052e2:	4b27      	ldr	r3, [pc, #156]	; (8005380 <HAL_GPIO_Init+0x350>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	43db      	mvns	r3, r3
 80052ec:	69ba      	ldr	r2, [r7, #24]
 80052ee:	4013      	ands	r3, r2
 80052f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80052fe:	69ba      	ldr	r2, [r7, #24]
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	4313      	orrs	r3, r2
 8005304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005306:	4a1e      	ldr	r2, [pc, #120]	; (8005380 <HAL_GPIO_Init+0x350>)
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800530c:	4b1c      	ldr	r3, [pc, #112]	; (8005380 <HAL_GPIO_Init+0x350>)
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	43db      	mvns	r3, r3
 8005316:	69ba      	ldr	r2, [r7, #24]
 8005318:	4013      	ands	r3, r2
 800531a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	4313      	orrs	r3, r2
 800532e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005330:	4a13      	ldr	r2, [pc, #76]	; (8005380 <HAL_GPIO_Init+0x350>)
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	3301      	adds	r3, #1
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	2b0f      	cmp	r3, #15
 8005340:	f67f ae86 	bls.w	8005050 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005344:	bf00      	nop
 8005346:	3724      	adds	r7, #36	; 0x24
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	40023800 	.word	0x40023800
 8005354:	40013800 	.word	0x40013800
 8005358:	40020000 	.word	0x40020000
 800535c:	40020400 	.word	0x40020400
 8005360:	40020800 	.word	0x40020800
 8005364:	40020c00 	.word	0x40020c00
 8005368:	40021000 	.word	0x40021000
 800536c:	40021400 	.word	0x40021400
 8005370:	40021800 	.word	0x40021800
 8005374:	40021c00 	.word	0x40021c00
 8005378:	40022000 	.word	0x40022000
 800537c:	40022400 	.word	0x40022400
 8005380:	40013c00 	.word	0x40013c00

08005384 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	460b      	mov	r3, r1
 800538e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	691a      	ldr	r2, [r3, #16]
 8005394:	887b      	ldrh	r3, [r7, #2]
 8005396:	4013      	ands	r3, r2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d002      	beq.n	80053a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800539c:	2301      	movs	r3, #1
 800539e:	73fb      	strb	r3, [r7, #15]
 80053a0:	e001      	b.n	80053a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053a2:	2300      	movs	r3, #0
 80053a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	460b      	mov	r3, r1
 80053be:	807b      	strh	r3, [r7, #2]
 80053c0:	4613      	mov	r3, r2
 80053c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053c4:	787b      	ldrb	r3, [r7, #1]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053ca:	887a      	ldrh	r2, [r7, #2]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80053d0:	e003      	b.n	80053da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80053d2:	887b      	ldrh	r3, [r7, #2]
 80053d4:	041a      	lsls	r2, r3, #16
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	619a      	str	r2, [r3, #24]
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
	...

080053e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	4603      	mov	r3, r0
 80053f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80053f2:	4b08      	ldr	r3, [pc, #32]	; (8005414 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80053f4:	695a      	ldr	r2, [r3, #20]
 80053f6:	88fb      	ldrh	r3, [r7, #6]
 80053f8:	4013      	ands	r3, r2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d006      	beq.n	800540c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80053fe:	4a05      	ldr	r2, [pc, #20]	; (8005414 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005400:	88fb      	ldrh	r3, [r7, #6]
 8005402:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005404:	88fb      	ldrh	r3, [r7, #6]
 8005406:	4618      	mov	r0, r3
 8005408:	f000 f806 	bl	8005418 <HAL_GPIO_EXTI_Callback>
  }
}
 800540c:	bf00      	nop
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40013c00 	.word	0x40013c00

08005418 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005418:	b480      	push	{r7}
 800541a:	b083      	sub	sp, #12
 800541c:	af00      	add	r7, sp, #0
 800541e:	4603      	mov	r3, r0
 8005420:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
	...

08005430 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b086      	sub	sp, #24
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005438:	2300      	movs	r3, #0
 800543a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e29b      	b.n	800597e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 8087 	beq.w	8005562 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005454:	4b96      	ldr	r3, [pc, #600]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 030c 	and.w	r3, r3, #12
 800545c:	2b04      	cmp	r3, #4
 800545e:	d00c      	beq.n	800547a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005460:	4b93      	ldr	r3, [pc, #588]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f003 030c 	and.w	r3, r3, #12
 8005468:	2b08      	cmp	r3, #8
 800546a:	d112      	bne.n	8005492 <HAL_RCC_OscConfig+0x62>
 800546c:	4b90      	ldr	r3, [pc, #576]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005474:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005478:	d10b      	bne.n	8005492 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800547a:	4b8d      	ldr	r3, [pc, #564]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d06c      	beq.n	8005560 <HAL_RCC_OscConfig+0x130>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d168      	bne.n	8005560 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e275      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800549a:	d106      	bne.n	80054aa <HAL_RCC_OscConfig+0x7a>
 800549c:	4b84      	ldr	r3, [pc, #528]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a83      	ldr	r2, [pc, #524]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	e02e      	b.n	8005508 <HAL_RCC_OscConfig+0xd8>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10c      	bne.n	80054cc <HAL_RCC_OscConfig+0x9c>
 80054b2:	4b7f      	ldr	r3, [pc, #508]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a7e      	ldr	r2, [pc, #504]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	4b7c      	ldr	r3, [pc, #496]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a7b      	ldr	r2, [pc, #492]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054c8:	6013      	str	r3, [r2, #0]
 80054ca:	e01d      	b.n	8005508 <HAL_RCC_OscConfig+0xd8>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054d4:	d10c      	bne.n	80054f0 <HAL_RCC_OscConfig+0xc0>
 80054d6:	4b76      	ldr	r3, [pc, #472]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a75      	ldr	r2, [pc, #468]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054e0:	6013      	str	r3, [r2, #0]
 80054e2:	4b73      	ldr	r3, [pc, #460]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a72      	ldr	r2, [pc, #456]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ec:	6013      	str	r3, [r2, #0]
 80054ee:	e00b      	b.n	8005508 <HAL_RCC_OscConfig+0xd8>
 80054f0:	4b6f      	ldr	r3, [pc, #444]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a6e      	ldr	r2, [pc, #440]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	4b6c      	ldr	r3, [pc, #432]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a6b      	ldr	r2, [pc, #428]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d013      	beq.n	8005538 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005510:	f7fe f804 	bl	800351c <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005518:	f7fe f800 	bl	800351c <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b64      	cmp	r3, #100	; 0x64
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e229      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800552a:	4b61      	ldr	r3, [pc, #388]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0f0      	beq.n	8005518 <HAL_RCC_OscConfig+0xe8>
 8005536:	e014      	b.n	8005562 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005538:	f7fd fff0 	bl	800351c <HAL_GetTick>
 800553c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800553e:	e008      	b.n	8005552 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005540:	f7fd ffec 	bl	800351c <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	2b64      	cmp	r3, #100	; 0x64
 800554c:	d901      	bls.n	8005552 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e215      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005552:	4b57      	ldr	r3, [pc, #348]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1f0      	bne.n	8005540 <HAL_RCC_OscConfig+0x110>
 800555e:	e000      	b.n	8005562 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b00      	cmp	r3, #0
 800556c:	d069      	beq.n	8005642 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800556e:	4b50      	ldr	r3, [pc, #320]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 030c 	and.w	r3, r3, #12
 8005576:	2b00      	cmp	r3, #0
 8005578:	d00b      	beq.n	8005592 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800557a:	4b4d      	ldr	r3, [pc, #308]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 030c 	and.w	r3, r3, #12
 8005582:	2b08      	cmp	r3, #8
 8005584:	d11c      	bne.n	80055c0 <HAL_RCC_OscConfig+0x190>
 8005586:	4b4a      	ldr	r3, [pc, #296]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d116      	bne.n	80055c0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005592:	4b47      	ldr	r3, [pc, #284]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0302 	and.w	r3, r3, #2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <HAL_RCC_OscConfig+0x17a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d001      	beq.n	80055aa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e1e9      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055aa:	4b41      	ldr	r3, [pc, #260]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	00db      	lsls	r3, r3, #3
 80055b8:	493d      	ldr	r1, [pc, #244]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055be:	e040      	b.n	8005642 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d023      	beq.n	8005610 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055c8:	4b39      	ldr	r3, [pc, #228]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a38      	ldr	r2, [pc, #224]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80055ce:	f043 0301 	orr.w	r3, r3, #1
 80055d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d4:	f7fd ffa2 	bl	800351c <HAL_GetTick>
 80055d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055da:	e008      	b.n	80055ee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055dc:	f7fd ff9e 	bl	800351c <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d901      	bls.n	80055ee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e1c7      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ee:	4b30      	ldr	r3, [pc, #192]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d0f0      	beq.n	80055dc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055fa:	4b2d      	ldr	r3, [pc, #180]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	4929      	ldr	r1, [pc, #164]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800560a:	4313      	orrs	r3, r2
 800560c:	600b      	str	r3, [r1, #0]
 800560e:	e018      	b.n	8005642 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005610:	4b27      	ldr	r3, [pc, #156]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a26      	ldr	r2, [pc, #152]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005616:	f023 0301 	bic.w	r3, r3, #1
 800561a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800561c:	f7fd ff7e 	bl	800351c <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005624:	f7fd ff7a 	bl	800351c <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b02      	cmp	r3, #2
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e1a3      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005636:	4b1e      	ldr	r3, [pc, #120]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0302 	and.w	r3, r3, #2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1f0      	bne.n	8005624 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d038      	beq.n	80056c0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d019      	beq.n	800568a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005656:	4b16      	ldr	r3, [pc, #88]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800565a:	4a15      	ldr	r2, [pc, #84]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800565c:	f043 0301 	orr.w	r3, r3, #1
 8005660:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005662:	f7fd ff5b 	bl	800351c <HAL_GetTick>
 8005666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800566a:	f7fd ff57 	bl	800351c <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e180      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800567c:	4b0c      	ldr	r3, [pc, #48]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800567e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0f0      	beq.n	800566a <HAL_RCC_OscConfig+0x23a>
 8005688:	e01a      	b.n	80056c0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800568a:	4b09      	ldr	r3, [pc, #36]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 800568c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800568e:	4a08      	ldr	r2, [pc, #32]	; (80056b0 <HAL_RCC_OscConfig+0x280>)
 8005690:	f023 0301 	bic.w	r3, r3, #1
 8005694:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005696:	f7fd ff41 	bl	800351c <HAL_GetTick>
 800569a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800569c:	e00a      	b.n	80056b4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800569e:	f7fd ff3d 	bl	800351c <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d903      	bls.n	80056b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e166      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
 80056b0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056b4:	4b92      	ldr	r3, [pc, #584]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80056b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1ee      	bne.n	800569e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0304 	and.w	r3, r3, #4
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 80a4 	beq.w	8005816 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ce:	4b8c      	ldr	r3, [pc, #560]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80056d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d10d      	bne.n	80056f6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80056da:	4b89      	ldr	r3, [pc, #548]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80056dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056de:	4a88      	ldr	r2, [pc, #544]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80056e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056e4:	6413      	str	r3, [r2, #64]	; 0x40
 80056e6:	4b86      	ldr	r3, [pc, #536]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056ee:	60bb      	str	r3, [r7, #8]
 80056f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056f2:	2301      	movs	r3, #1
 80056f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056f6:	4b83      	ldr	r3, [pc, #524]	; (8005904 <HAL_RCC_OscConfig+0x4d4>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d118      	bne.n	8005734 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005702:	4b80      	ldr	r3, [pc, #512]	; (8005904 <HAL_RCC_OscConfig+0x4d4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a7f      	ldr	r2, [pc, #508]	; (8005904 <HAL_RCC_OscConfig+0x4d4>)
 8005708:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800570c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800570e:	f7fd ff05 	bl	800351c <HAL_GetTick>
 8005712:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005714:	e008      	b.n	8005728 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005716:	f7fd ff01 	bl	800351c <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b64      	cmp	r3, #100	; 0x64
 8005722:	d901      	bls.n	8005728 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e12a      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005728:	4b76      	ldr	r3, [pc, #472]	; (8005904 <HAL_RCC_OscConfig+0x4d4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0f0      	beq.n	8005716 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d106      	bne.n	800574a <HAL_RCC_OscConfig+0x31a>
 800573c:	4b70      	ldr	r3, [pc, #448]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800573e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005740:	4a6f      	ldr	r2, [pc, #444]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005742:	f043 0301 	orr.w	r3, r3, #1
 8005746:	6713      	str	r3, [r2, #112]	; 0x70
 8005748:	e02d      	b.n	80057a6 <HAL_RCC_OscConfig+0x376>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10c      	bne.n	800576c <HAL_RCC_OscConfig+0x33c>
 8005752:	4b6b      	ldr	r3, [pc, #428]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005756:	4a6a      	ldr	r2, [pc, #424]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005758:	f023 0301 	bic.w	r3, r3, #1
 800575c:	6713      	str	r3, [r2, #112]	; 0x70
 800575e:	4b68      	ldr	r3, [pc, #416]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005762:	4a67      	ldr	r2, [pc, #412]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005764:	f023 0304 	bic.w	r3, r3, #4
 8005768:	6713      	str	r3, [r2, #112]	; 0x70
 800576a:	e01c      	b.n	80057a6 <HAL_RCC_OscConfig+0x376>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	2b05      	cmp	r3, #5
 8005772:	d10c      	bne.n	800578e <HAL_RCC_OscConfig+0x35e>
 8005774:	4b62      	ldr	r3, [pc, #392]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005778:	4a61      	ldr	r2, [pc, #388]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800577a:	f043 0304 	orr.w	r3, r3, #4
 800577e:	6713      	str	r3, [r2, #112]	; 0x70
 8005780:	4b5f      	ldr	r3, [pc, #380]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005784:	4a5e      	ldr	r2, [pc, #376]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005786:	f043 0301 	orr.w	r3, r3, #1
 800578a:	6713      	str	r3, [r2, #112]	; 0x70
 800578c:	e00b      	b.n	80057a6 <HAL_RCC_OscConfig+0x376>
 800578e:	4b5c      	ldr	r3, [pc, #368]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005792:	4a5b      	ldr	r2, [pc, #364]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005794:	f023 0301 	bic.w	r3, r3, #1
 8005798:	6713      	str	r3, [r2, #112]	; 0x70
 800579a:	4b59      	ldr	r3, [pc, #356]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800579c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579e:	4a58      	ldr	r2, [pc, #352]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80057a0:	f023 0304 	bic.w	r3, r3, #4
 80057a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d015      	beq.n	80057da <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ae:	f7fd feb5 	bl	800351c <HAL_GetTick>
 80057b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057b4:	e00a      	b.n	80057cc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057b6:	f7fd feb1 	bl	800351c <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d901      	bls.n	80057cc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e0d8      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057cc:	4b4c      	ldr	r3, [pc, #304]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80057ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0ee      	beq.n	80057b6 <HAL_RCC_OscConfig+0x386>
 80057d8:	e014      	b.n	8005804 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057da:	f7fd fe9f 	bl	800351c <HAL_GetTick>
 80057de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057e0:	e00a      	b.n	80057f8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057e2:	f7fd fe9b 	bl	800351c <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e0c2      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057f8:	4b41      	ldr	r3, [pc, #260]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80057fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1ee      	bne.n	80057e2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005804:	7dfb      	ldrb	r3, [r7, #23]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d105      	bne.n	8005816 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800580a:	4b3d      	ldr	r3, [pc, #244]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	4a3c      	ldr	r2, [pc, #240]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005810:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005814:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 80ae 	beq.w	800597c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005820:	4b37      	ldr	r3, [pc, #220]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 030c 	and.w	r3, r3, #12
 8005828:	2b08      	cmp	r3, #8
 800582a:	d06d      	beq.n	8005908 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	2b02      	cmp	r3, #2
 8005832:	d14b      	bne.n	80058cc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005834:	4b32      	ldr	r3, [pc, #200]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a31      	ldr	r2, [pc, #196]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800583a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800583e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005840:	f7fd fe6c 	bl	800351c <HAL_GetTick>
 8005844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005846:	e008      	b.n	800585a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005848:	f7fd fe68 	bl	800351c <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b02      	cmp	r3, #2
 8005854:	d901      	bls.n	800585a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e091      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800585a:	4b29      	ldr	r3, [pc, #164]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1f0      	bne.n	8005848 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	69da      	ldr	r2, [r3, #28]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005874:	019b      	lsls	r3, r3, #6
 8005876:	431a      	orrs	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587c:	085b      	lsrs	r3, r3, #1
 800587e:	3b01      	subs	r3, #1
 8005880:	041b      	lsls	r3, r3, #16
 8005882:	431a      	orrs	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005888:	061b      	lsls	r3, r3, #24
 800588a:	431a      	orrs	r2, r3
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005890:	071b      	lsls	r3, r3, #28
 8005892:	491b      	ldr	r1, [pc, #108]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 8005894:	4313      	orrs	r3, r2
 8005896:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005898:	4b19      	ldr	r3, [pc, #100]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a18      	ldr	r2, [pc, #96]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 800589e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fd fe3a 	bl	800351c <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ac:	f7fd fe36 	bl	800351c <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e05f      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058be:	4b10      	ldr	r3, [pc, #64]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0f0      	beq.n	80058ac <HAL_RCC_OscConfig+0x47c>
 80058ca:	e057      	b.n	800597c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058cc:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a0b      	ldr	r2, [pc, #44]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80058d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d8:	f7fd fe20 	bl	800351c <HAL_GetTick>
 80058dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058de:	e008      	b.n	80058f2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e0:	f7fd fe1c 	bl	800351c <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e045      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058f2:	4b03      	ldr	r3, [pc, #12]	; (8005900 <HAL_RCC_OscConfig+0x4d0>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1f0      	bne.n	80058e0 <HAL_RCC_OscConfig+0x4b0>
 80058fe:	e03d      	b.n	800597c <HAL_RCC_OscConfig+0x54c>
 8005900:	40023800 	.word	0x40023800
 8005904:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005908:	4b1f      	ldr	r3, [pc, #124]	; (8005988 <HAL_RCC_OscConfig+0x558>)
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d030      	beq.n	8005978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d129      	bne.n	8005978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800592e:	429a      	cmp	r2, r3
 8005930:	d122      	bne.n	8005978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005938:	4013      	ands	r3, r2
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800593e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005940:	4293      	cmp	r3, r2
 8005942:	d119      	bne.n	8005978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	3b01      	subs	r3, #1
 8005952:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005954:	429a      	cmp	r2, r3
 8005956:	d10f      	bne.n	8005978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005962:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005964:	429a      	cmp	r2, r3
 8005966:	d107      	bne.n	8005978 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005972:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005974:	429a      	cmp	r2, r3
 8005976:	d001      	beq.n	800597c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40023800 	.word	0x40023800

0800598c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005996:	2300      	movs	r3, #0
 8005998:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e0d0      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059a4:	4b6a      	ldr	r3, [pc, #424]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 030f 	and.w	r3, r3, #15
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d910      	bls.n	80059d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059b2:	4b67      	ldr	r3, [pc, #412]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f023 020f 	bic.w	r2, r3, #15
 80059ba:	4965      	ldr	r1, [pc, #404]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	4313      	orrs	r3, r2
 80059c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059c2:	4b63      	ldr	r3, [pc, #396]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	683a      	ldr	r2, [r7, #0]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d001      	beq.n	80059d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e0b8      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0302 	and.w	r3, r3, #2
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d020      	beq.n	8005a22 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0304 	and.w	r3, r3, #4
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80059ec:	4b59      	ldr	r3, [pc, #356]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	4a58      	ldr	r2, [pc, #352]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 80059f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a04:	4b53      	ldr	r3, [pc, #332]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	4a52      	ldr	r2, [pc, #328]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a10:	4b50      	ldr	r3, [pc, #320]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	494d      	ldr	r1, [pc, #308]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d040      	beq.n	8005ab0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d107      	bne.n	8005a46 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a36:	4b47      	ldr	r3, [pc, #284]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d115      	bne.n	8005a6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e07f      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d107      	bne.n	8005a5e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a4e:	4b41      	ldr	r3, [pc, #260]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d109      	bne.n	8005a6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e073      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a5e:	4b3d      	ldr	r3, [pc, #244]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e06b      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a6e:	4b39      	ldr	r3, [pc, #228]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	f023 0203 	bic.w	r2, r3, #3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	4936      	ldr	r1, [pc, #216]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a80:	f7fd fd4c 	bl	800351c <HAL_GetTick>
 8005a84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a86:	e00a      	b.n	8005a9e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a88:	f7fd fd48 	bl	800351c <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e053      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a9e:	4b2d      	ldr	r3, [pc, #180]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f003 020c 	and.w	r2, r3, #12
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d1eb      	bne.n	8005a88 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ab0:	4b27      	ldr	r3, [pc, #156]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 030f 	and.w	r3, r3, #15
 8005ab8:	683a      	ldr	r2, [r7, #0]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	d210      	bcs.n	8005ae0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005abe:	4b24      	ldr	r3, [pc, #144]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f023 020f 	bic.w	r2, r3, #15
 8005ac6:	4922      	ldr	r1, [pc, #136]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ace:	4b20      	ldr	r3, [pc, #128]	; (8005b50 <HAL_RCC_ClockConfig+0x1c4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 030f 	and.w	r3, r3, #15
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d001      	beq.n	8005ae0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e032      	b.n	8005b46 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0304 	and.w	r3, r3, #4
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d008      	beq.n	8005afe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005aec:	4b19      	ldr	r3, [pc, #100]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	4916      	ldr	r1, [pc, #88]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0308 	and.w	r3, r3, #8
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d009      	beq.n	8005b1e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b0a:	4b12      	ldr	r3, [pc, #72]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	00db      	lsls	r3, r3, #3
 8005b18:	490e      	ldr	r1, [pc, #56]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b1e:	f000 f821 	bl	8005b64 <HAL_RCC_GetSysClockFreq>
 8005b22:	4601      	mov	r1, r0
 8005b24:	4b0b      	ldr	r3, [pc, #44]	; (8005b54 <HAL_RCC_ClockConfig+0x1c8>)
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	091b      	lsrs	r3, r3, #4
 8005b2a:	f003 030f 	and.w	r3, r3, #15
 8005b2e:	4a0a      	ldr	r2, [pc, #40]	; (8005b58 <HAL_RCC_ClockConfig+0x1cc>)
 8005b30:	5cd3      	ldrb	r3, [r2, r3]
 8005b32:	fa21 f303 	lsr.w	r3, r1, r3
 8005b36:	4a09      	ldr	r2, [pc, #36]	; (8005b5c <HAL_RCC_ClockConfig+0x1d0>)
 8005b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005b3a:	4b09      	ldr	r3, [pc, #36]	; (8005b60 <HAL_RCC_ClockConfig+0x1d4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7fd fb2a 	bl	8003198 <HAL_InitTick>

  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	40023c00 	.word	0x40023c00
 8005b54:	40023800 	.word	0x40023800
 8005b58:	0800b98c 	.word	0x0800b98c
 8005b5c:	20000030 	.word	0x20000030
 8005b60:	20000034 	.word	0x20000034

08005b64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	607b      	str	r3, [r7, #4]
 8005b6e:	2300      	movs	r3, #0
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	2300      	movs	r3, #0
 8005b74:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005b76:	2300      	movs	r3, #0
 8005b78:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b7a:	4b50      	ldr	r3, [pc, #320]	; (8005cbc <HAL_RCC_GetSysClockFreq+0x158>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 030c 	and.w	r3, r3, #12
 8005b82:	2b04      	cmp	r3, #4
 8005b84:	d007      	beq.n	8005b96 <HAL_RCC_GetSysClockFreq+0x32>
 8005b86:	2b08      	cmp	r3, #8
 8005b88:	d008      	beq.n	8005b9c <HAL_RCC_GetSysClockFreq+0x38>
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f040 808d 	bne.w	8005caa <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b90:	4b4b      	ldr	r3, [pc, #300]	; (8005cc0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005b92:	60bb      	str	r3, [r7, #8]
      break;
 8005b94:	e08c      	b.n	8005cb0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b96:	4b4b      	ldr	r3, [pc, #300]	; (8005cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005b98:	60bb      	str	r3, [r7, #8]
      break;
 8005b9a:	e089      	b.n	8005cb0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b9c:	4b47      	ldr	r3, [pc, #284]	; (8005cbc <HAL_RCC_GetSysClockFreq+0x158>)
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ba4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005ba6:	4b45      	ldr	r3, [pc, #276]	; (8005cbc <HAL_RCC_GetSysClockFreq+0x158>)
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d023      	beq.n	8005bfa <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bb2:	4b42      	ldr	r3, [pc, #264]	; (8005cbc <HAL_RCC_GetSysClockFreq+0x158>)
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	099b      	lsrs	r3, r3, #6
 8005bb8:	f04f 0400 	mov.w	r4, #0
 8005bbc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005bc0:	f04f 0200 	mov.w	r2, #0
 8005bc4:	ea03 0501 	and.w	r5, r3, r1
 8005bc8:	ea04 0602 	and.w	r6, r4, r2
 8005bcc:	4a3d      	ldr	r2, [pc, #244]	; (8005cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005bce:	fb02 f106 	mul.w	r1, r2, r6
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	fb02 f205 	mul.w	r2, r2, r5
 8005bd8:	440a      	add	r2, r1
 8005bda:	493a      	ldr	r1, [pc, #232]	; (8005cc4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005bdc:	fba5 0101 	umull	r0, r1, r5, r1
 8005be0:	1853      	adds	r3, r2, r1
 8005be2:	4619      	mov	r1, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f04f 0400 	mov.w	r4, #0
 8005bea:	461a      	mov	r2, r3
 8005bec:	4623      	mov	r3, r4
 8005bee:	f7fa fb7f 	bl	80002f0 <__aeabi_uldivmod>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	60fb      	str	r3, [r7, #12]
 8005bf8:	e049      	b.n	8005c8e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005bfa:	4b30      	ldr	r3, [pc, #192]	; (8005cbc <HAL_RCC_GetSysClockFreq+0x158>)
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	099b      	lsrs	r3, r3, #6
 8005c00:	f04f 0400 	mov.w	r4, #0
 8005c04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c08:	f04f 0200 	mov.w	r2, #0
 8005c0c:	ea03 0501 	and.w	r5, r3, r1
 8005c10:	ea04 0602 	and.w	r6, r4, r2
 8005c14:	4629      	mov	r1, r5
 8005c16:	4632      	mov	r2, r6
 8005c18:	f04f 0300 	mov.w	r3, #0
 8005c1c:	f04f 0400 	mov.w	r4, #0
 8005c20:	0154      	lsls	r4, r2, #5
 8005c22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c26:	014b      	lsls	r3, r1, #5
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4622      	mov	r2, r4
 8005c2c:	1b49      	subs	r1, r1, r5
 8005c2e:	eb62 0206 	sbc.w	r2, r2, r6
 8005c32:	f04f 0300 	mov.w	r3, #0
 8005c36:	f04f 0400 	mov.w	r4, #0
 8005c3a:	0194      	lsls	r4, r2, #6
 8005c3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c40:	018b      	lsls	r3, r1, #6
 8005c42:	1a5b      	subs	r3, r3, r1
 8005c44:	eb64 0402 	sbc.w	r4, r4, r2
 8005c48:	f04f 0100 	mov.w	r1, #0
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	00e2      	lsls	r2, r4, #3
 8005c52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c56:	00d9      	lsls	r1, r3, #3
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4614      	mov	r4, r2
 8005c5c:	195b      	adds	r3, r3, r5
 8005c5e:	eb44 0406 	adc.w	r4, r4, r6
 8005c62:	f04f 0100 	mov.w	r1, #0
 8005c66:	f04f 0200 	mov.w	r2, #0
 8005c6a:	02a2      	lsls	r2, r4, #10
 8005c6c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005c70:	0299      	lsls	r1, r3, #10
 8005c72:	460b      	mov	r3, r1
 8005c74:	4614      	mov	r4, r2
 8005c76:	4618      	mov	r0, r3
 8005c78:	4621      	mov	r1, r4
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f04f 0400 	mov.w	r4, #0
 8005c80:	461a      	mov	r2, r3
 8005c82:	4623      	mov	r3, r4
 8005c84:	f7fa fb34 	bl	80002f0 <__aeabi_uldivmod>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	460c      	mov	r4, r1
 8005c8c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005c8e:	4b0b      	ldr	r3, [pc, #44]	; (8005cbc <HAL_RCC_GetSysClockFreq+0x158>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	0c1b      	lsrs	r3, r3, #16
 8005c94:	f003 0303 	and.w	r3, r3, #3
 8005c98:	3301      	adds	r3, #1
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ca6:	60bb      	str	r3, [r7, #8]
      break;
 8005ca8:	e002      	b.n	8005cb0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005caa:	4b05      	ldr	r3, [pc, #20]	; (8005cc0 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005cac:	60bb      	str	r3, [r7, #8]
      break;
 8005cae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	40023800 	.word	0x40023800
 8005cc0:	00f42400 	.word	0x00f42400
 8005cc4:	017d7840 	.word	0x017d7840

08005cc8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ccc:	4b03      	ldr	r3, [pc, #12]	; (8005cdc <HAL_RCC_GetHCLKFreq+0x14>)
 8005cce:	681b      	ldr	r3, [r3, #0]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	20000030 	.word	0x20000030

08005ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ce4:	f7ff fff0 	bl	8005cc8 <HAL_RCC_GetHCLKFreq>
 8005ce8:	4601      	mov	r1, r0
 8005cea:	4b05      	ldr	r3, [pc, #20]	; (8005d00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	0a9b      	lsrs	r3, r3, #10
 8005cf0:	f003 0307 	and.w	r3, r3, #7
 8005cf4:	4a03      	ldr	r2, [pc, #12]	; (8005d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cf6:	5cd3      	ldrb	r3, [r2, r3]
 8005cf8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	40023800 	.word	0x40023800
 8005d04:	0800b99c 	.word	0x0800b99c

08005d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d0c:	f7ff ffdc 	bl	8005cc8 <HAL_RCC_GetHCLKFreq>
 8005d10:	4601      	mov	r1, r0
 8005d12:	4b05      	ldr	r3, [pc, #20]	; (8005d28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	0b5b      	lsrs	r3, r3, #13
 8005d18:	f003 0307 	and.w	r3, r3, #7
 8005d1c:	4a03      	ldr	r2, [pc, #12]	; (8005d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d1e:	5cd3      	ldrb	r3, [r2, r3]
 8005d20:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	0800b99c 	.word	0x0800b99c

08005d30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b083      	sub	sp, #12
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	220f      	movs	r2, #15
 8005d3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005d40:	4b12      	ldr	r3, [pc, #72]	; (8005d8c <HAL_RCC_GetClockConfig+0x5c>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f003 0203 	and.w	r2, r3, #3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005d4c:	4b0f      	ldr	r3, [pc, #60]	; (8005d8c <HAL_RCC_GetClockConfig+0x5c>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005d58:	4b0c      	ldr	r3, [pc, #48]	; (8005d8c <HAL_RCC_GetClockConfig+0x5c>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005d64:	4b09      	ldr	r3, [pc, #36]	; (8005d8c <HAL_RCC_GetClockConfig+0x5c>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	08db      	lsrs	r3, r3, #3
 8005d6a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005d72:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <HAL_RCC_GetClockConfig+0x60>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 020f 	and.w	r2, r3, #15
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	601a      	str	r2, [r3, #0]
}
 8005d7e:	bf00      	nop
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	40023800 	.word	0x40023800
 8005d90:	40023c00 	.word	0x40023c00

08005d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b088      	sub	sp, #32
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005da0:	2300      	movs	r3, #0
 8005da2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005da4:	2300      	movs	r3, #0
 8005da6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005dac:	2300      	movs	r3, #0
 8005dae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d012      	beq.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005dbc:	4b69      	ldr	r3, [pc, #420]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	4a68      	ldr	r2, [pc, #416]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dc2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005dc6:	6093      	str	r3, [r2, #8]
 8005dc8:	4b66      	ldr	r3, [pc, #408]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dca:	689a      	ldr	r2, [r3, #8]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dd0:	4964      	ldr	r1, [pc, #400]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005dde:	2301      	movs	r3, #1
 8005de0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d017      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005dee:	4b5d      	ldr	r3, [pc, #372]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005df4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dfc:	4959      	ldr	r1, [pc, #356]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e0c:	d101      	bne.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d017      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e2a:	4b4e      	ldr	r3, [pc, #312]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e30:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e38:	494a      	ldr	r1, [pc, #296]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e48:	d101      	bne.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005e56:	2301      	movs	r3, #1
 8005e58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005e66:	2301      	movs	r3, #1
 8005e68:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0320 	and.w	r3, r3, #32
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 808b 	beq.w	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e78:	4b3a      	ldr	r3, [pc, #232]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7c:	4a39      	ldr	r2, [pc, #228]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e82:	6413      	str	r3, [r2, #64]	; 0x40
 8005e84:	4b37      	ldr	r3, [pc, #220]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e8c:	60bb      	str	r3, [r7, #8]
 8005e8e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005e90:	4b35      	ldr	r3, [pc, #212]	; (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a34      	ldr	r2, [pc, #208]	; (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e9c:	f7fd fb3e 	bl	800351c <HAL_GetTick>
 8005ea0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ea4:	f7fd fb3a 	bl	800351c <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b64      	cmp	r3, #100	; 0x64
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e356      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005eb6:	4b2c      	ldr	r3, [pc, #176]	; (8005f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d0f0      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ec2:	4b28      	ldr	r3, [pc, #160]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d035      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ed6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d02e      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ee0:	4b20      	ldr	r3, [pc, #128]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ee8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005eea:	4b1e      	ldr	r3, [pc, #120]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eee:	4a1d      	ldr	r2, [pc, #116]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ef0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ef4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ef6:	4b1b      	ldr	r3, [pc, #108]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005efa:	4a1a      	ldr	r2, [pc, #104]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f00:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005f02:	4a18      	ldr	r2, [pc, #96]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f08:	4b16      	ldr	r3, [pc, #88]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f0c:	f003 0301 	and.w	r3, r3, #1
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d114      	bne.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f14:	f7fd fb02 	bl	800351c <HAL_GetTick>
 8005f18:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f1a:	e00a      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f1c:	f7fd fafe 	bl	800351c <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d901      	bls.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005f2e:	2303      	movs	r3, #3
 8005f30:	e318      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f32:	4b0c      	ldr	r3, [pc, #48]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f36:	f003 0302 	and.w	r3, r3, #2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d0ee      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f4a:	d111      	bne.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005f4c:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005f58:	4b04      	ldr	r3, [pc, #16]	; (8005f6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005f5a:	400b      	ands	r3, r1
 8005f5c:	4901      	ldr	r1, [pc, #4]	; (8005f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	608b      	str	r3, [r1, #8]
 8005f62:	e00b      	b.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005f64:	40023800 	.word	0x40023800
 8005f68:	40007000 	.word	0x40007000
 8005f6c:	0ffffcff 	.word	0x0ffffcff
 8005f70:	4bb1      	ldr	r3, [pc, #708]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	4ab0      	ldr	r2, [pc, #704]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f76:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005f7a:	6093      	str	r3, [r2, #8]
 8005f7c:	4bae      	ldr	r3, [pc, #696]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f88:	49ab      	ldr	r1, [pc, #684]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0310 	and.w	r3, r3, #16
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d010      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f9a:	4ba7      	ldr	r3, [pc, #668]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fa0:	4aa5      	ldr	r2, [pc, #660]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fa2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005fa6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005faa:	4ba3      	ldr	r3, [pc, #652]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb4:	49a0      	ldr	r1, [pc, #640]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fc8:	4b9b      	ldr	r3, [pc, #620]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fd6:	4998      	ldr	r1, [pc, #608]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005fea:	4b93      	ldr	r3, [pc, #588]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ff8:	498f      	ldr	r1, [pc, #572]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800600c:	4b8a      	ldr	r3, [pc, #552]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800600e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006012:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800601a:	4987      	ldr	r1, [pc, #540]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800601c:	4313      	orrs	r3, r2
 800601e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800602e:	4b82      	ldr	r3, [pc, #520]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006034:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603c:	497e      	ldr	r1, [pc, #504]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800603e:	4313      	orrs	r3, r2
 8006040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006050:	4b79      	ldr	r3, [pc, #484]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006056:	f023 0203 	bic.w	r2, r3, #3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800605e:	4976      	ldr	r1, [pc, #472]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006060:	4313      	orrs	r3, r2
 8006062:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006072:	4b71      	ldr	r3, [pc, #452]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006078:	f023 020c 	bic.w	r2, r3, #12
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006080:	496d      	ldr	r1, [pc, #436]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006082:	4313      	orrs	r3, r2
 8006084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006094:	4b68      	ldr	r3, [pc, #416]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060a2:	4965      	ldr	r1, [pc, #404]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060a4:	4313      	orrs	r3, r2
 80060a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060b6:	4b60      	ldr	r3, [pc, #384]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060c4:	495c      	ldr	r1, [pc, #368]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00a      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060d8:	4b57      	ldr	r3, [pc, #348]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e6:	4954      	ldr	r1, [pc, #336]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00a      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80060fa:	4b4f      	ldr	r3, [pc, #316]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006100:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006108:	494b      	ldr	r1, [pc, #300]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800610a:	4313      	orrs	r3, r2
 800610c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00a      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800611c:	4b46      	ldr	r3, [pc, #280]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800611e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006122:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800612a:	4943      	ldr	r1, [pc, #268]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800612c:	4313      	orrs	r3, r2
 800612e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800613e:	4b3e      	ldr	r3, [pc, #248]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006144:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800614c:	493a      	ldr	r1, [pc, #232]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800614e:	4313      	orrs	r3, r2
 8006150:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d00a      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006160:	4b35      	ldr	r3, [pc, #212]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006166:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800616e:	4932      	ldr	r1, [pc, #200]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006170:	4313      	orrs	r3, r2
 8006172:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d011      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006182:	4b2d      	ldr	r3, [pc, #180]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006188:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006190:	4929      	ldr	r1, [pc, #164]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006192:	4313      	orrs	r3, r2
 8006194:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800619c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061a0:	d101      	bne.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80061a2:	2301      	movs	r3, #1
 80061a4:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00a      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80061b2:	4b21      	ldr	r3, [pc, #132]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80061b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061b8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c0:	491d      	ldr	r1, [pc, #116]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80061c2:	4313      	orrs	r3, r2
 80061c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00b      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80061d4:	4b18      	ldr	r3, [pc, #96]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80061d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061da:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80061e4:	4914      	ldr	r1, [pc, #80]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00b      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80061f8:	4b0f      	ldr	r3, [pc, #60]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80061fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061fe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006208:	490b      	ldr	r1, [pc, #44]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00f      	beq.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800621c:	4b06      	ldr	r3, [pc, #24]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800621e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006222:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800622c:	4902      	ldr	r1, [pc, #8]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800622e:	4313      	orrs	r3, r2
 8006230:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8006234:	e002      	b.n	800623c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006236:	bf00      	nop
 8006238:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00b      	beq.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006248:	4b80      	ldr	r3, [pc, #512]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800624a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800624e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006258:	497c      	ldr	r1, [pc, #496]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800625a:	4313      	orrs	r3, r2
 800625c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d005      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800626e:	f040 80d6 	bne.w	800641e <HAL_RCCEx_PeriphCLKConfig+0x68a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006272:	4b76      	ldr	r3, [pc, #472]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a75      	ldr	r2, [pc, #468]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006278:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800627c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800627e:	f7fd f94d 	bl	800351c <HAL_GetTick>
 8006282:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006284:	e008      	b.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006286:	f7fd f949 	bl	800351c <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	2b64      	cmp	r3, #100	; 0x64
 8006292:	d901      	bls.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e165      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006298:	4b6c      	ldr	r3, [pc, #432]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1f0      	bne.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x4f2>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0301 	and.w	r3, r3, #1
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d021      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x560>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d11d      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x560>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80062b8:	4b64      	ldr	r3, [pc, #400]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80062ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062be:	0c1b      	lsrs	r3, r3, #16
 80062c0:	f003 0303 	and.w	r3, r3, #3
 80062c4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80062c6:	4b61      	ldr	r3, [pc, #388]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80062c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062cc:	0e1b      	lsrs	r3, r3, #24
 80062ce:	f003 030f 	and.w	r3, r3, #15
 80062d2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	019a      	lsls	r2, r3, #6
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	041b      	lsls	r3, r3, #16
 80062de:	431a      	orrs	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	061b      	lsls	r3, r3, #24
 80062e4:	431a      	orrs	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	071b      	lsls	r3, r3, #28
 80062ec:	4957      	ldr	r1, [pc, #348]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d004      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x576>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006304:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006308:	d00a      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x58c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006312:	2b00      	cmp	r3, #0
 8006314:	d02e      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800631e:	d129      	bne.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006320:	4b4a      	ldr	r3, [pc, #296]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006322:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006326:	0c1b      	lsrs	r3, r3, #16
 8006328:	f003 0303 	and.w	r3, r3, #3
 800632c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800632e:	4b47      	ldr	r3, [pc, #284]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006330:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006334:	0f1b      	lsrs	r3, r3, #28
 8006336:	f003 0307 	and.w	r3, r3, #7
 800633a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	019a      	lsls	r2, r3, #6
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	041b      	lsls	r3, r3, #16
 8006346:	431a      	orrs	r2, r3
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	061b      	lsls	r3, r3, #24
 800634e:	431a      	orrs	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	071b      	lsls	r3, r3, #28
 8006354:	493d      	ldr	r1, [pc, #244]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006356:	4313      	orrs	r3, r2
 8006358:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800635c:	4b3b      	ldr	r3, [pc, #236]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800635e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006362:	f023 021f 	bic.w	r2, r3, #31
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636a:	3b01      	subs	r3, #1
 800636c:	4937      	ldr	r1, [pc, #220]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01d      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006380:	4b32      	ldr	r3, [pc, #200]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006382:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006386:	0e1b      	lsrs	r3, r3, #24
 8006388:	f003 030f 	and.w	r3, r3, #15
 800638c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800638e:	4b2f      	ldr	r3, [pc, #188]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006390:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006394:	0f1b      	lsrs	r3, r3, #28
 8006396:	f003 0307 	and.w	r3, r3, #7
 800639a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	019a      	lsls	r2, r3, #6
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	041b      	lsls	r3, r3, #16
 80063a8:	431a      	orrs	r2, r3
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	061b      	lsls	r3, r3, #24
 80063ae:	431a      	orrs	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	071b      	lsls	r3, r3, #28
 80063b4:	4925      	ldr	r1, [pc, #148]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d011      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x658>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	019a      	lsls	r2, r3, #6
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	041b      	lsls	r3, r3, #16
 80063d4:	431a      	orrs	r2, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	061b      	lsls	r3, r3, #24
 80063dc:	431a      	orrs	r2, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	071b      	lsls	r3, r3, #28
 80063e4:	4919      	ldr	r1, [pc, #100]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80063ec:	4b17      	ldr	r3, [pc, #92]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a16      	ldr	r2, [pc, #88]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 80063f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80063f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063f8:	f7fd f890 	bl	800351c <HAL_GetTick>
 80063fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063fe:	e008      	b.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006400:	f7fd f88c 	bl	800351c <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	2b64      	cmp	r3, #100	; 0x64
 800640c:	d901      	bls.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e0a8      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006412:	4b0e      	ldr	r3, [pc, #56]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800641a:	2b00      	cmp	r3, #0
 800641c:	d0f0      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	2b01      	cmp	r3, #1
 8006422:	f040 809e 	bne.w	8006562 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006426:	4b09      	ldr	r3, [pc, #36]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a08      	ldr	r2, [pc, #32]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
 800642c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006432:	f7fd f873 	bl	800351c <HAL_GetTick>
 8006436:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006438:	e00a      	b.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800643a:	f7fd f86f 	bl	800351c <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	2b64      	cmp	r3, #100	; 0x64
 8006446:	d903      	bls.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e08b      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 800644c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006450:	4b46      	ldr	r3, [pc, #280]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006458:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800645c:	d0ed      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x6a6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646e:	2b00      	cmp	r3, #0
 8006470:	d009      	beq.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800647a:	2b00      	cmp	r3, #0
 800647c:	d02e      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x748>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006482:	2b00      	cmp	r3, #0
 8006484:	d12a      	bne.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x748>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006486:	4b39      	ldr	r3, [pc, #228]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006488:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800648c:	0c1b      	lsrs	r3, r3, #16
 800648e:	f003 0303 	and.w	r3, r3, #3
 8006492:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006494:	4b35      	ldr	r3, [pc, #212]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800649a:	0f1b      	lsrs	r3, r3, #28
 800649c:	f003 0307 	and.w	r3, r3, #7
 80064a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	019a      	lsls	r2, r3, #6
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	041b      	lsls	r3, r3, #16
 80064ac:	431a      	orrs	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	061b      	lsls	r3, r3, #24
 80064b4:	431a      	orrs	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	071b      	lsls	r3, r3, #28
 80064ba:	492c      	ldr	r1, [pc, #176]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80064bc:	4313      	orrs	r3, r2
 80064be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80064c2:	4b2a      	ldr	r3, [pc, #168]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80064c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064c8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d0:	3b01      	subs	r3, #1
 80064d2:	021b      	lsls	r3, r3, #8
 80064d4:	4925      	ldr	r1, [pc, #148]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d022      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x79a>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064f0:	d11d      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x79a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80064f2:	4b1e      	ldr	r3, [pc, #120]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80064f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f8:	0e1b      	lsrs	r3, r3, #24
 80064fa:	f003 030f 	and.w	r3, r3, #15
 80064fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006500:	4b1a      	ldr	r3, [pc, #104]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006506:	0f1b      	lsrs	r3, r3, #28
 8006508:	f003 0307 	and.w	r3, r3, #7
 800650c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	019a      	lsls	r2, r3, #6
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	041b      	lsls	r3, r3, #16
 800651a:	431a      	orrs	r2, r3
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	061b      	lsls	r3, r3, #24
 8006520:	431a      	orrs	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	071b      	lsls	r3, r3, #28
 8006526:	4911      	ldr	r1, [pc, #68]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006528:	4313      	orrs	r3, r2
 800652a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800652e:	4b0f      	ldr	r3, [pc, #60]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a0e      	ldr	r2, [pc, #56]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006538:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800653a:	f7fc ffef 	bl	800351c <HAL_GetTick>
 800653e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006540:	e008      	b.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006542:	f7fc ffeb 	bl	800351c <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	2b64      	cmp	r3, #100	; 0x64
 800654e:	d901      	bls.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e007      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006554:	4b05      	ldr	r3, [pc, #20]	; (800656c <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800655c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006560:	d1ef      	bne.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      }
    }
  }
  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3720      	adds	r7, #32
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	40023800 	.word	0x40023800

08006570 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d101      	bne.n	8006582 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e01d      	b.n	80065be <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006588:	b2db      	uxtb	r3, r3
 800658a:	2b00      	cmp	r3, #0
 800658c:	d106      	bne.n	800659c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f815 	bl	80065c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	3304      	adds	r3, #4
 80065ac:	4619      	mov	r1, r3
 80065ae:	4610      	mov	r0, r2
 80065b0:	f000 f986 	bl	80068c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3708      	adds	r7, #8
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b083      	sub	sp, #12
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80065ce:	bf00      	nop
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
	...

080065dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065dc:	b480      	push	{r7}
 80065de:	b085      	sub	sp, #20
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68da      	ldr	r2, [r3, #12]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f042 0201 	orr.w	r2, r2, #1
 80065f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689a      	ldr	r2, [r3, #8]
 80065fa:	4b0c      	ldr	r3, [pc, #48]	; (800662c <HAL_TIM_Base_Start_IT+0x50>)
 80065fc:	4013      	ands	r3, r2
 80065fe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2b06      	cmp	r3, #6
 8006604:	d00b      	beq.n	800661e <HAL_TIM_Base_Start_IT+0x42>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800660c:	d007      	beq.n	800661e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0201 	orr.w	r2, r2, #1
 800661c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3714      	adds	r7, #20
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr
 800662c:	00010007 	.word	0x00010007

08006630 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f003 0302 	and.w	r3, r3, #2
 8006642:	2b02      	cmp	r3, #2
 8006644:	d122      	bne.n	800668c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f003 0302 	and.w	r3, r3, #2
 8006650:	2b02      	cmp	r3, #2
 8006652:	d11b      	bne.n	800668c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f06f 0202 	mvn.w	r2, #2
 800665c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	f003 0303 	and.w	r3, r3, #3
 800666e:	2b00      	cmp	r3, #0
 8006670:	d003      	beq.n	800667a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f905 	bl	8006882 <HAL_TIM_IC_CaptureCallback>
 8006678:	e005      	b.n	8006686 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f8f7 	bl	800686e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f908 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	f003 0304 	and.w	r3, r3, #4
 8006696:	2b04      	cmp	r3, #4
 8006698:	d122      	bne.n	80066e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f003 0304 	and.w	r3, r3, #4
 80066a4:	2b04      	cmp	r3, #4
 80066a6:	d11b      	bne.n	80066e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f06f 0204 	mvn.w	r2, #4
 80066b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2202      	movs	r2, #2
 80066b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d003      	beq.n	80066ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f8db 	bl	8006882 <HAL_TIM_IC_CaptureCallback>
 80066cc:	e005      	b.n	80066da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f8cd 	bl	800686e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f8de 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0308 	and.w	r3, r3, #8
 80066ea:	2b08      	cmp	r3, #8
 80066ec:	d122      	bne.n	8006734 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	d11b      	bne.n	8006734 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0208 	mvn.w	r2, #8
 8006704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2204      	movs	r2, #4
 800670a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	69db      	ldr	r3, [r3, #28]
 8006712:	f003 0303 	and.w	r3, r3, #3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f8b1 	bl	8006882 <HAL_TIM_IC_CaptureCallback>
 8006720:	e005      	b.n	800672e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f8a3 	bl	800686e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f8b4 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	f003 0310 	and.w	r3, r3, #16
 800673e:	2b10      	cmp	r3, #16
 8006740:	d122      	bne.n	8006788 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	f003 0310 	and.w	r3, r3, #16
 800674c:	2b10      	cmp	r3, #16
 800674e:	d11b      	bne.n	8006788 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f06f 0210 	mvn.w	r2, #16
 8006758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2208      	movs	r2, #8
 800675e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800676a:	2b00      	cmp	r3, #0
 800676c:	d003      	beq.n	8006776 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f887 	bl	8006882 <HAL_TIM_IC_CaptureCallback>
 8006774:	e005      	b.n	8006782 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f879 	bl	800686e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f88a 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2200      	movs	r2, #0
 8006786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	f003 0301 	and.w	r3, r3, #1
 8006792:	2b01      	cmp	r3, #1
 8006794:	d10e      	bne.n	80067b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f003 0301 	and.w	r3, r3, #1
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d107      	bne.n	80067b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f06f 0201 	mvn.w	r2, #1
 80067ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f7fc fcb4 	bl	800311c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067be:	2b80      	cmp	r3, #128	; 0x80
 80067c0:	d10e      	bne.n	80067e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067cc:	2b80      	cmp	r3, #128	; 0x80
 80067ce:	d107      	bne.n	80067e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 f91a 	bl	8006a14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067ee:	d10e      	bne.n	800680e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067fa:	2b80      	cmp	r3, #128	; 0x80
 80067fc:	d107      	bne.n	800680e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006806:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 f90d 	bl	8006a28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006818:	2b40      	cmp	r3, #64	; 0x40
 800681a:	d10e      	bne.n	800683a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006826:	2b40      	cmp	r3, #64	; 0x40
 8006828:	d107      	bne.n	800683a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 f838 	bl	80068aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	f003 0320 	and.w	r3, r3, #32
 8006844:	2b20      	cmp	r3, #32
 8006846:	d10e      	bne.n	8006866 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b20      	cmp	r3, #32
 8006854:	d107      	bne.n	8006866 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f06f 0220 	mvn.w	r2, #32
 800685e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 f8cd 	bl	8006a00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006866:	bf00      	nop
 8006868:	3708      	adds	r7, #8
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800686e:	b480      	push	{r7}
 8006870:	b083      	sub	sp, #12
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006876:	bf00      	nop
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800689e:	bf00      	nop
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068b2:	bf00      	nop
 80068b4:	370c      	adds	r7, #12
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
	...

080068c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a40      	ldr	r2, [pc, #256]	; (80069d4 <TIM_Base_SetConfig+0x114>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d013      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068de:	d00f      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a3d      	ldr	r2, [pc, #244]	; (80069d8 <TIM_Base_SetConfig+0x118>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00b      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a3c      	ldr	r2, [pc, #240]	; (80069dc <TIM_Base_SetConfig+0x11c>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d007      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a3b      	ldr	r2, [pc, #236]	; (80069e0 <TIM_Base_SetConfig+0x120>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a3a      	ldr	r2, [pc, #232]	; (80069e4 <TIM_Base_SetConfig+0x124>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d108      	bne.n	8006912 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006906:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	4313      	orrs	r3, r2
 8006910:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a2f      	ldr	r2, [pc, #188]	; (80069d4 <TIM_Base_SetConfig+0x114>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d02b      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006920:	d027      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a2c      	ldr	r2, [pc, #176]	; (80069d8 <TIM_Base_SetConfig+0x118>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d023      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a2b      	ldr	r2, [pc, #172]	; (80069dc <TIM_Base_SetConfig+0x11c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d01f      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a2a      	ldr	r2, [pc, #168]	; (80069e0 <TIM_Base_SetConfig+0x120>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d01b      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a29      	ldr	r2, [pc, #164]	; (80069e4 <TIM_Base_SetConfig+0x124>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d017      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a28      	ldr	r2, [pc, #160]	; (80069e8 <TIM_Base_SetConfig+0x128>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d013      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a27      	ldr	r2, [pc, #156]	; (80069ec <TIM_Base_SetConfig+0x12c>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d00f      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a26      	ldr	r2, [pc, #152]	; (80069f0 <TIM_Base_SetConfig+0x130>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d00b      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a25      	ldr	r2, [pc, #148]	; (80069f4 <TIM_Base_SetConfig+0x134>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d007      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a24      	ldr	r2, [pc, #144]	; (80069f8 <TIM_Base_SetConfig+0x138>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d003      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a23      	ldr	r2, [pc, #140]	; (80069fc <TIM_Base_SetConfig+0x13c>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d108      	bne.n	8006984 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	4313      	orrs	r3, r2
 8006982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a0a      	ldr	r2, [pc, #40]	; (80069d4 <TIM_Base_SetConfig+0x114>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d003      	beq.n	80069b8 <TIM_Base_SetConfig+0xf8>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a0c      	ldr	r2, [pc, #48]	; (80069e4 <TIM_Base_SetConfig+0x124>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d103      	bne.n	80069c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	691a      	ldr	r2, [r3, #16]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	615a      	str	r2, [r3, #20]
}
 80069c6:	bf00      	nop
 80069c8:	3714      	adds	r7, #20
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	40010000 	.word	0x40010000
 80069d8:	40000400 	.word	0x40000400
 80069dc:	40000800 	.word	0x40000800
 80069e0:	40000c00 	.word	0x40000c00
 80069e4:	40010400 	.word	0x40010400
 80069e8:	40014000 	.word	0x40014000
 80069ec:	40014400 	.word	0x40014400
 80069f0:	40014800 	.word	0x40014800
 80069f4:	40001800 	.word	0x40001800
 80069f8:	40001c00 	.word	0x40001c00
 80069fc:	40002000 	.word	0x40002000

08006a00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b083      	sub	sp, #12
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d101      	bne.n	8006a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e040      	b.n	8006ad0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d106      	bne.n	8006a64 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	f7fc fcce 	bl	8003400 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2224      	movs	r2, #36	; 0x24
 8006a68:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f022 0201 	bic.w	r2, r2, #1
 8006a78:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 f8be 	bl	8006bfc <UART_SetConfig>
 8006a80:	4603      	mov	r3, r0
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d101      	bne.n	8006a8a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e022      	b.n	8006ad0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d002      	beq.n	8006a98 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fb5c 	bl	8007150 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006aa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	689a      	ldr	r2, [r3, #8]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ab6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 0201 	orr.w	r2, r2, #1
 8006ac6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 fbe3 	bl	8007294 <UART_CheckIdleState>
 8006ace:	4603      	mov	r3, r0
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3708      	adds	r7, #8
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}

08006ad8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b08a      	sub	sp, #40	; 0x28
 8006adc:	af02      	add	r7, sp, #8
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	603b      	str	r3, [r7, #0]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aec:	2b20      	cmp	r3, #32
 8006aee:	d17f      	bne.n	8006bf0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d002      	beq.n	8006afc <HAL_UART_Transmit+0x24>
 8006af6:	88fb      	ldrh	r3, [r7, #6]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d101      	bne.n	8006b00 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e078      	b.n	8006bf2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d101      	bne.n	8006b0e <HAL_UART_Transmit+0x36>
 8006b0a:	2302      	movs	r3, #2
 8006b0c:	e071      	b.n	8006bf2 <HAL_UART_Transmit+0x11a>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2221      	movs	r2, #33	; 0x21
 8006b20:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006b22:	f7fc fcfb 	bl	800351c <HAL_GetTick>
 8006b26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	88fa      	ldrh	r2, [r7, #6]
 8006b2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	88fa      	ldrh	r2, [r7, #6]
 8006b34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b40:	d108      	bne.n	8006b54 <HAL_UART_Transmit+0x7c>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d104      	bne.n	8006b54 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	61bb      	str	r3, [r7, #24]
 8006b52:	e003      	b.n	8006b5c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8006b64:	e02c      	b.n	8006bc0 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	9300      	str	r3, [sp, #0]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	2180      	movs	r1, #128	; 0x80
 8006b70:	68f8      	ldr	r0, [r7, #12]
 8006b72:	f000 fbd4 	bl	800731e <UART_WaitOnFlagUntilTimeout>
 8006b76:	4603      	mov	r3, r0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d001      	beq.n	8006b80 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e038      	b.n	8006bf2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10b      	bne.n	8006b9e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b94:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006b96:	69bb      	ldr	r3, [r7, #24]
 8006b98:	3302      	adds	r3, #2
 8006b9a:	61bb      	str	r3, [r7, #24]
 8006b9c:	e007      	b.n	8006bae <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	781a      	ldrb	r2, [r3, #0]
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	3301      	adds	r3, #1
 8006bac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	b29a      	uxth	r2, r3
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d1cc      	bne.n	8006b66 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	2140      	movs	r1, #64	; 0x40
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f000 fba1 	bl	800731e <UART_WaitOnFlagUntilTimeout>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d001      	beq.n	8006be6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e005      	b.n	8006bf2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2220      	movs	r2, #32
 8006bea:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006bec:	2300      	movs	r3, #0
 8006bee:	e000      	b.n	8006bf2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8006bf0:	2302      	movs	r3, #2
  }
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3720      	adds	r7, #32
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
	...

08006bfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	431a      	orrs	r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	4bb1      	ldr	r3, [pc, #708]	; (8006ef0 <UART_SetConfig+0x2f4>)
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	6812      	ldr	r2, [r2, #0]
 8006c32:	6939      	ldr	r1, [r7, #16]
 8006c34:	430b      	orrs	r3, r1
 8006c36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	68da      	ldr	r2, [r3, #12]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	693a      	ldr	r2, [r7, #16]
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a9f      	ldr	r2, [pc, #636]	; (8006ef4 <UART_SetConfig+0x2f8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d121      	bne.n	8006cc0 <UART_SetConfig+0xc4>
 8006c7c:	4b9e      	ldr	r3, [pc, #632]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c82:	f003 0303 	and.w	r3, r3, #3
 8006c86:	2b03      	cmp	r3, #3
 8006c88:	d816      	bhi.n	8006cb8 <UART_SetConfig+0xbc>
 8006c8a:	a201      	add	r2, pc, #4	; (adr r2, 8006c90 <UART_SetConfig+0x94>)
 8006c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c90:	08006ca1 	.word	0x08006ca1
 8006c94:	08006cad 	.word	0x08006cad
 8006c98:	08006ca7 	.word	0x08006ca7
 8006c9c:	08006cb3 	.word	0x08006cb3
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	77fb      	strb	r3, [r7, #31]
 8006ca4:	e151      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	77fb      	strb	r3, [r7, #31]
 8006caa:	e14e      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006cac:	2304      	movs	r3, #4
 8006cae:	77fb      	strb	r3, [r7, #31]
 8006cb0:	e14b      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006cb2:	2308      	movs	r3, #8
 8006cb4:	77fb      	strb	r3, [r7, #31]
 8006cb6:	e148      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006cb8:	2310      	movs	r3, #16
 8006cba:	77fb      	strb	r3, [r7, #31]
 8006cbc:	bf00      	nop
 8006cbe:	e144      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a8d      	ldr	r2, [pc, #564]	; (8006efc <UART_SetConfig+0x300>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d134      	bne.n	8006d34 <UART_SetConfig+0x138>
 8006cca:	4b8b      	ldr	r3, [pc, #556]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cd0:	f003 030c 	and.w	r3, r3, #12
 8006cd4:	2b0c      	cmp	r3, #12
 8006cd6:	d829      	bhi.n	8006d2c <UART_SetConfig+0x130>
 8006cd8:	a201      	add	r2, pc, #4	; (adr r2, 8006ce0 <UART_SetConfig+0xe4>)
 8006cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cde:	bf00      	nop
 8006ce0:	08006d15 	.word	0x08006d15
 8006ce4:	08006d2d 	.word	0x08006d2d
 8006ce8:	08006d2d 	.word	0x08006d2d
 8006cec:	08006d2d 	.word	0x08006d2d
 8006cf0:	08006d21 	.word	0x08006d21
 8006cf4:	08006d2d 	.word	0x08006d2d
 8006cf8:	08006d2d 	.word	0x08006d2d
 8006cfc:	08006d2d 	.word	0x08006d2d
 8006d00:	08006d1b 	.word	0x08006d1b
 8006d04:	08006d2d 	.word	0x08006d2d
 8006d08:	08006d2d 	.word	0x08006d2d
 8006d0c:	08006d2d 	.word	0x08006d2d
 8006d10:	08006d27 	.word	0x08006d27
 8006d14:	2300      	movs	r3, #0
 8006d16:	77fb      	strb	r3, [r7, #31]
 8006d18:	e117      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	77fb      	strb	r3, [r7, #31]
 8006d1e:	e114      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d20:	2304      	movs	r3, #4
 8006d22:	77fb      	strb	r3, [r7, #31]
 8006d24:	e111      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d26:	2308      	movs	r3, #8
 8006d28:	77fb      	strb	r3, [r7, #31]
 8006d2a:	e10e      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d2c:	2310      	movs	r3, #16
 8006d2e:	77fb      	strb	r3, [r7, #31]
 8006d30:	bf00      	nop
 8006d32:	e10a      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a71      	ldr	r2, [pc, #452]	; (8006f00 <UART_SetConfig+0x304>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d120      	bne.n	8006d80 <UART_SetConfig+0x184>
 8006d3e:	4b6e      	ldr	r3, [pc, #440]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d44:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d48:	2b10      	cmp	r3, #16
 8006d4a:	d00f      	beq.n	8006d6c <UART_SetConfig+0x170>
 8006d4c:	2b10      	cmp	r3, #16
 8006d4e:	d802      	bhi.n	8006d56 <UART_SetConfig+0x15a>
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d005      	beq.n	8006d60 <UART_SetConfig+0x164>
 8006d54:	e010      	b.n	8006d78 <UART_SetConfig+0x17c>
 8006d56:	2b20      	cmp	r3, #32
 8006d58:	d005      	beq.n	8006d66 <UART_SetConfig+0x16a>
 8006d5a:	2b30      	cmp	r3, #48	; 0x30
 8006d5c:	d009      	beq.n	8006d72 <UART_SetConfig+0x176>
 8006d5e:	e00b      	b.n	8006d78 <UART_SetConfig+0x17c>
 8006d60:	2300      	movs	r3, #0
 8006d62:	77fb      	strb	r3, [r7, #31]
 8006d64:	e0f1      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d66:	2302      	movs	r3, #2
 8006d68:	77fb      	strb	r3, [r7, #31]
 8006d6a:	e0ee      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d6c:	2304      	movs	r3, #4
 8006d6e:	77fb      	strb	r3, [r7, #31]
 8006d70:	e0eb      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d72:	2308      	movs	r3, #8
 8006d74:	77fb      	strb	r3, [r7, #31]
 8006d76:	e0e8      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d78:	2310      	movs	r3, #16
 8006d7a:	77fb      	strb	r3, [r7, #31]
 8006d7c:	bf00      	nop
 8006d7e:	e0e4      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a5f      	ldr	r2, [pc, #380]	; (8006f04 <UART_SetConfig+0x308>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d120      	bne.n	8006dcc <UART_SetConfig+0x1d0>
 8006d8a:	4b5b      	ldr	r3, [pc, #364]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d90:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d94:	2b40      	cmp	r3, #64	; 0x40
 8006d96:	d00f      	beq.n	8006db8 <UART_SetConfig+0x1bc>
 8006d98:	2b40      	cmp	r3, #64	; 0x40
 8006d9a:	d802      	bhi.n	8006da2 <UART_SetConfig+0x1a6>
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d005      	beq.n	8006dac <UART_SetConfig+0x1b0>
 8006da0:	e010      	b.n	8006dc4 <UART_SetConfig+0x1c8>
 8006da2:	2b80      	cmp	r3, #128	; 0x80
 8006da4:	d005      	beq.n	8006db2 <UART_SetConfig+0x1b6>
 8006da6:	2bc0      	cmp	r3, #192	; 0xc0
 8006da8:	d009      	beq.n	8006dbe <UART_SetConfig+0x1c2>
 8006daa:	e00b      	b.n	8006dc4 <UART_SetConfig+0x1c8>
 8006dac:	2300      	movs	r3, #0
 8006dae:	77fb      	strb	r3, [r7, #31]
 8006db0:	e0cb      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006db2:	2302      	movs	r3, #2
 8006db4:	77fb      	strb	r3, [r7, #31]
 8006db6:	e0c8      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006db8:	2304      	movs	r3, #4
 8006dba:	77fb      	strb	r3, [r7, #31]
 8006dbc:	e0c5      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006dbe:	2308      	movs	r3, #8
 8006dc0:	77fb      	strb	r3, [r7, #31]
 8006dc2:	e0c2      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006dc4:	2310      	movs	r3, #16
 8006dc6:	77fb      	strb	r3, [r7, #31]
 8006dc8:	bf00      	nop
 8006dca:	e0be      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a4d      	ldr	r2, [pc, #308]	; (8006f08 <UART_SetConfig+0x30c>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d124      	bne.n	8006e20 <UART_SetConfig+0x224>
 8006dd6:	4b48      	ldr	r3, [pc, #288]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ddc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006de4:	d012      	beq.n	8006e0c <UART_SetConfig+0x210>
 8006de6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dea:	d802      	bhi.n	8006df2 <UART_SetConfig+0x1f6>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d007      	beq.n	8006e00 <UART_SetConfig+0x204>
 8006df0:	e012      	b.n	8006e18 <UART_SetConfig+0x21c>
 8006df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006df6:	d006      	beq.n	8006e06 <UART_SetConfig+0x20a>
 8006df8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dfc:	d009      	beq.n	8006e12 <UART_SetConfig+0x216>
 8006dfe:	e00b      	b.n	8006e18 <UART_SetConfig+0x21c>
 8006e00:	2300      	movs	r3, #0
 8006e02:	77fb      	strb	r3, [r7, #31]
 8006e04:	e0a1      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e06:	2302      	movs	r3, #2
 8006e08:	77fb      	strb	r3, [r7, #31]
 8006e0a:	e09e      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e0c:	2304      	movs	r3, #4
 8006e0e:	77fb      	strb	r3, [r7, #31]
 8006e10:	e09b      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e12:	2308      	movs	r3, #8
 8006e14:	77fb      	strb	r3, [r7, #31]
 8006e16:	e098      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e18:	2310      	movs	r3, #16
 8006e1a:	77fb      	strb	r3, [r7, #31]
 8006e1c:	bf00      	nop
 8006e1e:	e094      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a39      	ldr	r2, [pc, #228]	; (8006f0c <UART_SetConfig+0x310>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d124      	bne.n	8006e74 <UART_SetConfig+0x278>
 8006e2a:	4b33      	ldr	r3, [pc, #204]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e38:	d012      	beq.n	8006e60 <UART_SetConfig+0x264>
 8006e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e3e:	d802      	bhi.n	8006e46 <UART_SetConfig+0x24a>
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d007      	beq.n	8006e54 <UART_SetConfig+0x258>
 8006e44:	e012      	b.n	8006e6c <UART_SetConfig+0x270>
 8006e46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e4a:	d006      	beq.n	8006e5a <UART_SetConfig+0x25e>
 8006e4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e50:	d009      	beq.n	8006e66 <UART_SetConfig+0x26a>
 8006e52:	e00b      	b.n	8006e6c <UART_SetConfig+0x270>
 8006e54:	2301      	movs	r3, #1
 8006e56:	77fb      	strb	r3, [r7, #31]
 8006e58:	e077      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e5a:	2302      	movs	r3, #2
 8006e5c:	77fb      	strb	r3, [r7, #31]
 8006e5e:	e074      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e60:	2304      	movs	r3, #4
 8006e62:	77fb      	strb	r3, [r7, #31]
 8006e64:	e071      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e66:	2308      	movs	r3, #8
 8006e68:	77fb      	strb	r3, [r7, #31]
 8006e6a:	e06e      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e6c:	2310      	movs	r3, #16
 8006e6e:	77fb      	strb	r3, [r7, #31]
 8006e70:	bf00      	nop
 8006e72:	e06a      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a25      	ldr	r2, [pc, #148]	; (8006f10 <UART_SetConfig+0x314>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d124      	bne.n	8006ec8 <UART_SetConfig+0x2cc>
 8006e7e:	4b1e      	ldr	r3, [pc, #120]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e84:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e8c:	d012      	beq.n	8006eb4 <UART_SetConfig+0x2b8>
 8006e8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e92:	d802      	bhi.n	8006e9a <UART_SetConfig+0x29e>
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d007      	beq.n	8006ea8 <UART_SetConfig+0x2ac>
 8006e98:	e012      	b.n	8006ec0 <UART_SetConfig+0x2c4>
 8006e9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e9e:	d006      	beq.n	8006eae <UART_SetConfig+0x2b2>
 8006ea0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ea4:	d009      	beq.n	8006eba <UART_SetConfig+0x2be>
 8006ea6:	e00b      	b.n	8006ec0 <UART_SetConfig+0x2c4>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	77fb      	strb	r3, [r7, #31]
 8006eac:	e04d      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006eae:	2302      	movs	r3, #2
 8006eb0:	77fb      	strb	r3, [r7, #31]
 8006eb2:	e04a      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006eb4:	2304      	movs	r3, #4
 8006eb6:	77fb      	strb	r3, [r7, #31]
 8006eb8:	e047      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006eba:	2308      	movs	r3, #8
 8006ebc:	77fb      	strb	r3, [r7, #31]
 8006ebe:	e044      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006ec0:	2310      	movs	r3, #16
 8006ec2:	77fb      	strb	r3, [r7, #31]
 8006ec4:	bf00      	nop
 8006ec6:	e040      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a11      	ldr	r2, [pc, #68]	; (8006f14 <UART_SetConfig+0x318>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d139      	bne.n	8006f46 <UART_SetConfig+0x34a>
 8006ed2:	4b09      	ldr	r3, [pc, #36]	; (8006ef8 <UART_SetConfig+0x2fc>)
 8006ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ed8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006edc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ee0:	d027      	beq.n	8006f32 <UART_SetConfig+0x336>
 8006ee2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ee6:	d817      	bhi.n	8006f18 <UART_SetConfig+0x31c>
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d01c      	beq.n	8006f26 <UART_SetConfig+0x32a>
 8006eec:	e027      	b.n	8006f3e <UART_SetConfig+0x342>
 8006eee:	bf00      	nop
 8006ef0:	efff69f3 	.word	0xefff69f3
 8006ef4:	40011000 	.word	0x40011000
 8006ef8:	40023800 	.word	0x40023800
 8006efc:	40004400 	.word	0x40004400
 8006f00:	40004800 	.word	0x40004800
 8006f04:	40004c00 	.word	0x40004c00
 8006f08:	40005000 	.word	0x40005000
 8006f0c:	40011400 	.word	0x40011400
 8006f10:	40007800 	.word	0x40007800
 8006f14:	40007c00 	.word	0x40007c00
 8006f18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f1c:	d006      	beq.n	8006f2c <UART_SetConfig+0x330>
 8006f1e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006f22:	d009      	beq.n	8006f38 <UART_SetConfig+0x33c>
 8006f24:	e00b      	b.n	8006f3e <UART_SetConfig+0x342>
 8006f26:	2300      	movs	r3, #0
 8006f28:	77fb      	strb	r3, [r7, #31]
 8006f2a:	e00e      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	77fb      	strb	r3, [r7, #31]
 8006f30:	e00b      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006f32:	2304      	movs	r3, #4
 8006f34:	77fb      	strb	r3, [r7, #31]
 8006f36:	e008      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006f38:	2308      	movs	r3, #8
 8006f3a:	77fb      	strb	r3, [r7, #31]
 8006f3c:	e005      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006f3e:	2310      	movs	r3, #16
 8006f40:	77fb      	strb	r3, [r7, #31]
 8006f42:	bf00      	nop
 8006f44:	e001      	b.n	8006f4a <UART_SetConfig+0x34e>
 8006f46:	2310      	movs	r3, #16
 8006f48:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f52:	d17f      	bne.n	8007054 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8006f54:	7ffb      	ldrb	r3, [r7, #31]
 8006f56:	2b08      	cmp	r3, #8
 8006f58:	d85c      	bhi.n	8007014 <UART_SetConfig+0x418>
 8006f5a:	a201      	add	r2, pc, #4	; (adr r2, 8006f60 <UART_SetConfig+0x364>)
 8006f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f60:	08006f85 	.word	0x08006f85
 8006f64:	08006fa5 	.word	0x08006fa5
 8006f68:	08006fc5 	.word	0x08006fc5
 8006f6c:	08007015 	.word	0x08007015
 8006f70:	08006fdd 	.word	0x08006fdd
 8006f74:	08007015 	.word	0x08007015
 8006f78:	08007015 	.word	0x08007015
 8006f7c:	08007015 	.word	0x08007015
 8006f80:	08006ffd 	.word	0x08006ffd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f84:	f7fe feac 	bl	8005ce0 <HAL_RCC_GetPCLK1Freq>
 8006f88:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	005a      	lsls	r2, r3, #1
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	085b      	lsrs	r3, r3, #1
 8006f94:	441a      	add	r2, r3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	61bb      	str	r3, [r7, #24]
        break;
 8006fa2:	e03a      	b.n	800701a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fa4:	f7fe feb0 	bl	8005d08 <HAL_RCC_GetPCLK2Freq>
 8006fa8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	005a      	lsls	r2, r3, #1
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	085b      	lsrs	r3, r3, #1
 8006fb4:	441a      	add	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	61bb      	str	r3, [r7, #24]
        break;
 8006fc2:	e02a      	b.n	800701a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	085a      	lsrs	r2, r3, #1
 8006fca:	4b5f      	ldr	r3, [pc, #380]	; (8007148 <UART_SetConfig+0x54c>)
 8006fcc:	4413      	add	r3, r2
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	6852      	ldr	r2, [r2, #4]
 8006fd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	61bb      	str	r3, [r7, #24]
        break;
 8006fda:	e01e      	b.n	800701a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fdc:	f7fe fdc2 	bl	8005b64 <HAL_RCC_GetSysClockFreq>
 8006fe0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	005a      	lsls	r2, r3, #1
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	085b      	lsrs	r3, r3, #1
 8006fec:	441a      	add	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff6:	b29b      	uxth	r3, r3
 8006ff8:	61bb      	str	r3, [r7, #24]
        break;
 8006ffa:	e00e      	b.n	800701a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	085b      	lsrs	r3, r3, #1
 8007002:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	fbb2 f3f3 	udiv	r3, r2, r3
 800700e:	b29b      	uxth	r3, r3
 8007010:	61bb      	str	r3, [r7, #24]
        break;
 8007012:	e002      	b.n	800701a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	75fb      	strb	r3, [r7, #23]
        break;
 8007018:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	2b0f      	cmp	r3, #15
 800701e:	d916      	bls.n	800704e <UART_SetConfig+0x452>
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007026:	d212      	bcs.n	800704e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	b29b      	uxth	r3, r3
 800702c:	f023 030f 	bic.w	r3, r3, #15
 8007030:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	085b      	lsrs	r3, r3, #1
 8007036:	b29b      	uxth	r3, r3
 8007038:	f003 0307 	and.w	r3, r3, #7
 800703c:	b29a      	uxth	r2, r3
 800703e:	897b      	ldrh	r3, [r7, #10]
 8007040:	4313      	orrs	r3, r2
 8007042:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	897a      	ldrh	r2, [r7, #10]
 800704a:	60da      	str	r2, [r3, #12]
 800704c:	e070      	b.n	8007130 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	75fb      	strb	r3, [r7, #23]
 8007052:	e06d      	b.n	8007130 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8007054:	7ffb      	ldrb	r3, [r7, #31]
 8007056:	2b08      	cmp	r3, #8
 8007058:	d859      	bhi.n	800710e <UART_SetConfig+0x512>
 800705a:	a201      	add	r2, pc, #4	; (adr r2, 8007060 <UART_SetConfig+0x464>)
 800705c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007060:	08007085 	.word	0x08007085
 8007064:	080070a3 	.word	0x080070a3
 8007068:	080070c1 	.word	0x080070c1
 800706c:	0800710f 	.word	0x0800710f
 8007070:	080070d9 	.word	0x080070d9
 8007074:	0800710f 	.word	0x0800710f
 8007078:	0800710f 	.word	0x0800710f
 800707c:	0800710f 	.word	0x0800710f
 8007080:	080070f7 	.word	0x080070f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007084:	f7fe fe2c 	bl	8005ce0 <HAL_RCC_GetPCLK1Freq>
 8007088:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	085a      	lsrs	r2, r3, #1
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	441a      	add	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	fbb2 f3f3 	udiv	r3, r2, r3
 800709c:	b29b      	uxth	r3, r3
 800709e:	61bb      	str	r3, [r7, #24]
        break;
 80070a0:	e038      	b.n	8007114 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070a2:	f7fe fe31 	bl	8005d08 <HAL_RCC_GetPCLK2Freq>
 80070a6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	085a      	lsrs	r2, r3, #1
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	441a      	add	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	61bb      	str	r3, [r7, #24]
        break;
 80070be:	e029      	b.n	8007114 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	085a      	lsrs	r2, r3, #1
 80070c6:	4b21      	ldr	r3, [pc, #132]	; (800714c <UART_SetConfig+0x550>)
 80070c8:	4413      	add	r3, r2
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	6852      	ldr	r2, [r2, #4]
 80070ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	61bb      	str	r3, [r7, #24]
        break;
 80070d6:	e01d      	b.n	8007114 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070d8:	f7fe fd44 	bl	8005b64 <HAL_RCC_GetSysClockFreq>
 80070dc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	085a      	lsrs	r2, r3, #1
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	441a      	add	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	61bb      	str	r3, [r7, #24]
        break;
 80070f4:	e00e      	b.n	8007114 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	085b      	lsrs	r3, r3, #1
 80070fc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	fbb2 f3f3 	udiv	r3, r2, r3
 8007108:	b29b      	uxth	r3, r3
 800710a:	61bb      	str	r3, [r7, #24]
        break;
 800710c:	e002      	b.n	8007114 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	75fb      	strb	r3, [r7, #23]
        break;
 8007112:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	2b0f      	cmp	r3, #15
 8007118:	d908      	bls.n	800712c <UART_SetConfig+0x530>
 800711a:	69bb      	ldr	r3, [r7, #24]
 800711c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007120:	d204      	bcs.n	800712c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	69ba      	ldr	r2, [r7, #24]
 8007128:	60da      	str	r2, [r3, #12]
 800712a:	e001      	b.n	8007130 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800713c:	7dfb      	ldrb	r3, [r7, #23]
}
 800713e:	4618      	mov	r0, r3
 8007140:	3720      	adds	r7, #32
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	01e84800 	.word	0x01e84800
 800714c:	00f42400 	.word	0x00f42400

08007150 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715c:	f003 0301 	and.w	r3, r3, #1
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00a      	beq.n	800717a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	430a      	orrs	r2, r1
 8007178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00a      	beq.n	800719c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	430a      	orrs	r2, r1
 800719a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a0:	f003 0304 	and.w	r3, r3, #4
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00a      	beq.n	80071be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	430a      	orrs	r2, r1
 80071bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c2:	f003 0308 	and.w	r3, r3, #8
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00a      	beq.n	80071e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	430a      	orrs	r2, r1
 80071de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e4:	f003 0310 	and.w	r3, r3, #16
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00a      	beq.n	8007202 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00a      	beq.n	8007224 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	430a      	orrs	r2, r1
 8007222:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d01a      	beq.n	8007266 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800724e:	d10a      	bne.n	8007266 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	430a      	orrs	r2, r1
 8007264:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00a      	beq.n	8007288 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	430a      	orrs	r2, r1
 8007286:	605a      	str	r2, [r3, #4]
  }
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b086      	sub	sp, #24
 8007298:	af02      	add	r7, sp, #8
 800729a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80072a2:	f7fc f93b 	bl	800351c <HAL_GetTick>
 80072a6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b08      	cmp	r3, #8
 80072b4:	d10e      	bne.n	80072d4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 f82a 	bl	800731e <UART_WaitOnFlagUntilTimeout>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d001      	beq.n	80072d4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e020      	b.n	8007316 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f003 0304 	and.w	r3, r3, #4
 80072de:	2b04      	cmp	r3, #4
 80072e0:	d10e      	bne.n	8007300 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072e2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072e6:	9300      	str	r3, [sp, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 f814 	bl	800731e <UART_WaitOnFlagUntilTimeout>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e00a      	b.n	8007316 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2220      	movs	r2, #32
 8007304:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2220      	movs	r2, #32
 800730a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	3710      	adds	r7, #16
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b084      	sub	sp, #16
 8007322:	af00      	add	r7, sp, #0
 8007324:	60f8      	str	r0, [r7, #12]
 8007326:	60b9      	str	r1, [r7, #8]
 8007328:	603b      	str	r3, [r7, #0]
 800732a:	4613      	mov	r3, r2
 800732c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800732e:	e05d      	b.n	80073ec <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007336:	d059      	beq.n	80073ec <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007338:	f7fc f8f0 	bl	800351c <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	69ba      	ldr	r2, [r7, #24]
 8007344:	429a      	cmp	r2, r3
 8007346:	d302      	bcc.n	800734e <UART_WaitOnFlagUntilTimeout+0x30>
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d11b      	bne.n	8007386 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800735c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689a      	ldr	r2, [r3, #8]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0201 	bic.w	r2, r2, #1
 800736c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2220      	movs	r2, #32
 8007372:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2220      	movs	r2, #32
 8007378:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e042      	b.n	800740c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0304 	and.w	r3, r3, #4
 8007390:	2b00      	cmp	r3, #0
 8007392:	d02b      	beq.n	80073ec <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	69db      	ldr	r3, [r3, #28]
 800739a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800739e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073a2:	d123      	bne.n	80073ec <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80073ac:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80073bc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f022 0201 	bic.w	r2, r2, #1
 80073cc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2220      	movs	r2, #32
 80073d2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2220      	movs	r2, #32
 80073d8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2220      	movs	r2, #32
 80073de:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e00f      	b.n	800740c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	69da      	ldr	r2, [r3, #28]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	4013      	ands	r3, r2
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	429a      	cmp	r2, r3
 80073fa:	bf0c      	ite	eq
 80073fc:	2301      	moveq	r3, #1
 80073fe:	2300      	movne	r3, #0
 8007400:	b2db      	uxtb	r3, r3
 8007402:	461a      	mov	r2, r3
 8007404:	79fb      	ldrb	r3, [r7, #7]
 8007406:	429a      	cmp	r2, r3
 8007408:	d092      	beq.n	8007330 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3710      	adds	r7, #16
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007414:	b480      	push	{r7}
 8007416:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007418:	bf00      	nop
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
	...

08007424 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800742a:	f3ef 8305 	mrs	r3, IPSR
 800742e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007430:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10f      	bne.n	8007456 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007436:	f3ef 8310 	mrs	r3, PRIMASK
 800743a:	607b      	str	r3, [r7, #4]
  return(result);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d105      	bne.n	800744e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007442:	f3ef 8311 	mrs	r3, BASEPRI
 8007446:	603b      	str	r3, [r7, #0]
  return(result);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d007      	beq.n	800745e <osKernelInitialize+0x3a>
 800744e:	4b0e      	ldr	r3, [pc, #56]	; (8007488 <osKernelInitialize+0x64>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2b02      	cmp	r3, #2
 8007454:	d103      	bne.n	800745e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007456:	f06f 0305 	mvn.w	r3, #5
 800745a:	60fb      	str	r3, [r7, #12]
 800745c:	e00c      	b.n	8007478 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800745e:	4b0a      	ldr	r3, [pc, #40]	; (8007488 <osKernelInitialize+0x64>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d105      	bne.n	8007472 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007466:	4b08      	ldr	r3, [pc, #32]	; (8007488 <osKernelInitialize+0x64>)
 8007468:	2201      	movs	r2, #1
 800746a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800746c:	2300      	movs	r3, #0
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	e002      	b.n	8007478 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007472:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007476:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007478:	68fb      	ldr	r3, [r7, #12]
}
 800747a:	4618      	mov	r0, r3
 800747c:	3714      	adds	r7, #20
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr
 8007486:	bf00      	nop
 8007488:	200000d0 	.word	0x200000d0

0800748c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007492:	f3ef 8305 	mrs	r3, IPSR
 8007496:	60bb      	str	r3, [r7, #8]
  return(result);
 8007498:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800749a:	2b00      	cmp	r3, #0
 800749c:	d10f      	bne.n	80074be <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800749e:	f3ef 8310 	mrs	r3, PRIMASK
 80074a2:	607b      	str	r3, [r7, #4]
  return(result);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d105      	bne.n	80074b6 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80074aa:	f3ef 8311 	mrs	r3, BASEPRI
 80074ae:	603b      	str	r3, [r7, #0]
  return(result);
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d007      	beq.n	80074c6 <osKernelStart+0x3a>
 80074b6:	4b0f      	ldr	r3, [pc, #60]	; (80074f4 <osKernelStart+0x68>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d103      	bne.n	80074c6 <osKernelStart+0x3a>
    stat = osErrorISR;
 80074be:	f06f 0305 	mvn.w	r3, #5
 80074c2:	60fb      	str	r3, [r7, #12]
 80074c4:	e010      	b.n	80074e8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80074c6:	4b0b      	ldr	r3, [pc, #44]	; (80074f4 <osKernelStart+0x68>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d109      	bne.n	80074e2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80074ce:	f7ff ffa1 	bl	8007414 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80074d2:	4b08      	ldr	r3, [pc, #32]	; (80074f4 <osKernelStart+0x68>)
 80074d4:	2202      	movs	r2, #2
 80074d6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80074d8:	f001 ff10 	bl	80092fc <vTaskStartScheduler>
      stat = osOK;
 80074dc:	2300      	movs	r3, #0
 80074de:	60fb      	str	r3, [r7, #12]
 80074e0:	e002      	b.n	80074e8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80074e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80074e6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80074e8:	68fb      	ldr	r3, [r7, #12]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	200000d0 	.word	0x200000d0

080074f8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b090      	sub	sp, #64	; 0x40
 80074fc:	af04      	add	r7, sp, #16
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007504:	2300      	movs	r3, #0
 8007506:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007508:	f3ef 8305 	mrs	r3, IPSR
 800750c:	61fb      	str	r3, [r7, #28]
  return(result);
 800750e:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 808f 	bne.w	8007634 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007516:	f3ef 8310 	mrs	r3, PRIMASK
 800751a:	61bb      	str	r3, [r7, #24]
  return(result);
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d105      	bne.n	800752e <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007522:	f3ef 8311 	mrs	r3, BASEPRI
 8007526:	617b      	str	r3, [r7, #20]
  return(result);
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d003      	beq.n	8007536 <osThreadNew+0x3e>
 800752e:	4b44      	ldr	r3, [pc, #272]	; (8007640 <osThreadNew+0x148>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b02      	cmp	r3, #2
 8007534:	d07e      	beq.n	8007634 <osThreadNew+0x13c>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d07b      	beq.n	8007634 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800753c:	2380      	movs	r3, #128	; 0x80
 800753e:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007540:	2318      	movs	r3, #24
 8007542:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007544:	2300      	movs	r3, #0
 8007546:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007548:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800754c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d045      	beq.n	80075e0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <osThreadNew+0x6a>
        name = attr->name;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d002      	beq.n	8007570 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	699b      	ldr	r3, [r3, #24]
 800756e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007572:	2b00      	cmp	r3, #0
 8007574:	d008      	beq.n	8007588 <osThreadNew+0x90>
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	2b38      	cmp	r3, #56	; 0x38
 800757a:	d805      	bhi.n	8007588 <osThreadNew+0x90>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	2b00      	cmp	r3, #0
 8007586:	d001      	beq.n	800758c <osThreadNew+0x94>
        return (NULL);
 8007588:	2300      	movs	r3, #0
 800758a:	e054      	b.n	8007636 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	695b      	ldr	r3, [r3, #20]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	695b      	ldr	r3, [r3, #20]
 8007598:	089b      	lsrs	r3, r3, #2
 800759a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d00e      	beq.n	80075c2 <osThreadNew+0xca>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	2b5b      	cmp	r3, #91	; 0x5b
 80075aa:	d90a      	bls.n	80075c2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d006      	beq.n	80075c2 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	695b      	ldr	r3, [r3, #20]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d002      	beq.n	80075c2 <osThreadNew+0xca>
        mem = 1;
 80075bc:	2301      	movs	r3, #1
 80075be:	623b      	str	r3, [r7, #32]
 80075c0:	e010      	b.n	80075e4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d10c      	bne.n	80075e4 <osThreadNew+0xec>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d108      	bne.n	80075e4 <osThreadNew+0xec>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <osThreadNew+0xec>
          mem = 0;
 80075da:	2300      	movs	r3, #0
 80075dc:	623b      	str	r3, [r7, #32]
 80075de:	e001      	b.n	80075e4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80075e0:	2300      	movs	r3, #0
 80075e2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80075e4:	6a3b      	ldr	r3, [r7, #32]
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d110      	bne.n	800760c <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80075f2:	9202      	str	r2, [sp, #8]
 80075f4:	9301      	str	r3, [sp, #4]
 80075f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007600:	68f8      	ldr	r0, [r7, #12]
 8007602:	f001 fc9f 	bl	8008f44 <xTaskCreateStatic>
 8007606:	4603      	mov	r3, r0
 8007608:	613b      	str	r3, [r7, #16]
 800760a:	e013      	b.n	8007634 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800760c:	6a3b      	ldr	r3, [r7, #32]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d110      	bne.n	8007634 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007614:	b29a      	uxth	r2, r3
 8007616:	f107 0310 	add.w	r3, r7, #16
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f001 fced 	bl	8009004 <xTaskCreate>
 800762a:	4603      	mov	r3, r0
 800762c:	2b01      	cmp	r3, #1
 800762e:	d001      	beq.n	8007634 <osThreadNew+0x13c>
          hTask = NULL;
 8007630:	2300      	movs	r3, #0
 8007632:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007634:	693b      	ldr	r3, [r7, #16]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3730      	adds	r7, #48	; 0x30
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	200000d0 	.word	0x200000d0

08007644 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800764c:	f3ef 8305 	mrs	r3, IPSR
 8007650:	613b      	str	r3, [r7, #16]
  return(result);
 8007652:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007654:	2b00      	cmp	r3, #0
 8007656:	d10f      	bne.n	8007678 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007658:	f3ef 8310 	mrs	r3, PRIMASK
 800765c:	60fb      	str	r3, [r7, #12]
  return(result);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d105      	bne.n	8007670 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007664:	f3ef 8311 	mrs	r3, BASEPRI
 8007668:	60bb      	str	r3, [r7, #8]
  return(result);
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d007      	beq.n	8007680 <osDelay+0x3c>
 8007670:	4b0a      	ldr	r3, [pc, #40]	; (800769c <osDelay+0x58>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b02      	cmp	r3, #2
 8007676:	d103      	bne.n	8007680 <osDelay+0x3c>
    stat = osErrorISR;
 8007678:	f06f 0305 	mvn.w	r3, #5
 800767c:	617b      	str	r3, [r7, #20]
 800767e:	e007      	b.n	8007690 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007680:	2300      	movs	r3, #0
 8007682:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d002      	beq.n	8007690 <osDelay+0x4c>
      vTaskDelay(ticks);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f001 fe00 	bl	8009290 <vTaskDelay>
    }
  }

  return (stat);
 8007690:	697b      	ldr	r3, [r7, #20]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3718      	adds	r7, #24
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	200000d0 	.word	0x200000d0

080076a0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b08c      	sub	sp, #48	; 0x30
 80076a4:	af02      	add	r7, sp, #8
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80076ac:	2300      	movs	r3, #0
 80076ae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076b0:	f3ef 8305 	mrs	r3, IPSR
 80076b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80076b6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f040 8087 	bne.w	80077cc <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076be:	f3ef 8310 	mrs	r3, PRIMASK
 80076c2:	617b      	str	r3, [r7, #20]
  return(result);
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d105      	bne.n	80076d6 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80076ca:	f3ef 8311 	mrs	r3, BASEPRI
 80076ce:	613b      	str	r3, [r7, #16]
  return(result);
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d003      	beq.n	80076de <osSemaphoreNew+0x3e>
 80076d6:	4b40      	ldr	r3, [pc, #256]	; (80077d8 <osSemaphoreNew+0x138>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2b02      	cmp	r3, #2
 80076dc:	d076      	beq.n	80077cc <osSemaphoreNew+0x12c>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d073      	beq.n	80077cc <osSemaphoreNew+0x12c>
 80076e4:	68ba      	ldr	r2, [r7, #8]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d86f      	bhi.n	80077cc <osSemaphoreNew+0x12c>
    mem = -1;
 80076ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076f0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d015      	beq.n	8007724 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d006      	beq.n	800770e <osSemaphoreNew+0x6e>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	2b4f      	cmp	r3, #79	; 0x4f
 8007706:	d902      	bls.n	800770e <osSemaphoreNew+0x6e>
        mem = 1;
 8007708:	2301      	movs	r3, #1
 800770a:	623b      	str	r3, [r7, #32]
 800770c:	e00c      	b.n	8007728 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d108      	bne.n	8007728 <osSemaphoreNew+0x88>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d104      	bne.n	8007728 <osSemaphoreNew+0x88>
          mem = 0;
 800771e:	2300      	movs	r3, #0
 8007720:	623b      	str	r3, [r7, #32]
 8007722:	e001      	b.n	8007728 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8007724:	2300      	movs	r3, #0
 8007726:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800772e:	d04d      	beq.n	80077cc <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d129      	bne.n	800778a <osSemaphoreNew+0xea>
        if (mem == 1) {
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	2b01      	cmp	r3, #1
 800773a:	d10b      	bne.n	8007754 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	689a      	ldr	r2, [r3, #8]
 8007740:	2303      	movs	r3, #3
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	4613      	mov	r3, r2
 8007746:	2200      	movs	r2, #0
 8007748:	2100      	movs	r1, #0
 800774a:	2001      	movs	r0, #1
 800774c:	f000 fbf4 	bl	8007f38 <xQueueGenericCreateStatic>
 8007750:	6278      	str	r0, [r7, #36]	; 0x24
 8007752:	e005      	b.n	8007760 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8007754:	2203      	movs	r2, #3
 8007756:	2100      	movs	r1, #0
 8007758:	2001      	movs	r0, #1
 800775a:	f000 fc6a 	bl	8008032 <xQueueGenericCreate>
 800775e:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	2b00      	cmp	r3, #0
 8007764:	d022      	beq.n	80077ac <osSemaphoreNew+0x10c>
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01f      	beq.n	80077ac <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800776c:	2300      	movs	r3, #0
 800776e:	2200      	movs	r2, #0
 8007770:	2100      	movs	r1, #0
 8007772:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007774:	f000 fd30 	bl	80081d8 <xQueueGenericSend>
 8007778:	4603      	mov	r3, r0
 800777a:	2b01      	cmp	r3, #1
 800777c:	d016      	beq.n	80077ac <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800777e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007780:	f001 fa0d 	bl	8008b9e <vQueueDelete>
            hSemaphore = NULL;
 8007784:	2300      	movs	r3, #0
 8007786:	627b      	str	r3, [r7, #36]	; 0x24
 8007788:	e010      	b.n	80077ac <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d108      	bne.n	80077a2 <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	461a      	mov	r2, r3
 8007796:	68b9      	ldr	r1, [r7, #8]
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f000 fcae 	bl	80080fa <xQueueCreateCountingSemaphoreStatic>
 800779e:	6278      	str	r0, [r7, #36]	; 0x24
 80077a0:	e004      	b.n	80077ac <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80077a2:	68b9      	ldr	r1, [r7, #8]
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 fce1 	bl	800816c <xQueueCreateCountingSemaphore>
 80077aa:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80077ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d00c      	beq.n	80077cc <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d003      	beq.n	80077c0 <osSemaphoreNew+0x120>
          name = attr->name;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	61fb      	str	r3, [r7, #28]
 80077be:	e001      	b.n	80077c4 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 80077c0:	2300      	movs	r3, #0
 80077c2:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80077c4:	69f9      	ldr	r1, [r7, #28]
 80077c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80077c8:	f001 fb36 	bl	8008e38 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80077cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3728      	adds	r7, #40	; 0x28
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	bf00      	nop
 80077d8:	200000d0 	.word	0x200000d0

080077dc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80077ea:	2300      	movs	r3, #0
 80077ec:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d103      	bne.n	80077fc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80077f4:	f06f 0303 	mvn.w	r3, #3
 80077f8:	61fb      	str	r3, [r7, #28]
 80077fa:	e04b      	b.n	8007894 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077fc:	f3ef 8305 	mrs	r3, IPSR
 8007800:	617b      	str	r3, [r7, #20]
  return(result);
 8007802:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10f      	bne.n	8007828 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007808:	f3ef 8310 	mrs	r3, PRIMASK
 800780c:	613b      	str	r3, [r7, #16]
  return(result);
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d105      	bne.n	8007820 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007814:	f3ef 8311 	mrs	r3, BASEPRI
 8007818:	60fb      	str	r3, [r7, #12]
  return(result);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d026      	beq.n	800786e <osSemaphoreAcquire+0x92>
 8007820:	4b1f      	ldr	r3, [pc, #124]	; (80078a0 <osSemaphoreAcquire+0xc4>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b02      	cmp	r3, #2
 8007826:	d122      	bne.n	800786e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800782e:	f06f 0303 	mvn.w	r3, #3
 8007832:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8007834:	e02d      	b.n	8007892 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8007836:	2300      	movs	r3, #0
 8007838:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800783a:	f107 0308 	add.w	r3, r7, #8
 800783e:	461a      	mov	r2, r3
 8007840:	2100      	movs	r1, #0
 8007842:	69b8      	ldr	r0, [r7, #24]
 8007844:	f001 f8ea 	bl	8008a1c <xQueueReceiveFromISR>
 8007848:	4603      	mov	r3, r0
 800784a:	2b01      	cmp	r3, #1
 800784c:	d003      	beq.n	8007856 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800784e:	f06f 0302 	mvn.w	r3, #2
 8007852:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8007854:	e01d      	b.n	8007892 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d01a      	beq.n	8007892 <osSemaphoreAcquire+0xb6>
 800785c:	4b11      	ldr	r3, [pc, #68]	; (80078a4 <osSemaphoreAcquire+0xc8>)
 800785e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007862:	601a      	str	r2, [r3, #0]
 8007864:	f3bf 8f4f 	dsb	sy
 8007868:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800786c:	e011      	b.n	8007892 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800786e:	6839      	ldr	r1, [r7, #0]
 8007870:	69b8      	ldr	r0, [r7, #24]
 8007872:	f000 ffc3 	bl	80087fc <xQueueSemaphoreTake>
 8007876:	4603      	mov	r3, r0
 8007878:	2b01      	cmp	r3, #1
 800787a:	d00b      	beq.n	8007894 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8007882:	f06f 0301 	mvn.w	r3, #1
 8007886:	61fb      	str	r3, [r7, #28]
 8007888:	e004      	b.n	8007894 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800788a:	f06f 0302 	mvn.w	r3, #2
 800788e:	61fb      	str	r3, [r7, #28]
 8007890:	e000      	b.n	8007894 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8007892:	bf00      	nop
      }
    }
  }

  return (stat);
 8007894:	69fb      	ldr	r3, [r7, #28]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3720      	adds	r7, #32
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
 800789e:	bf00      	nop
 80078a0:	200000d0 	.word	0x200000d0
 80078a4:	e000ed04 	.word	0xe000ed04

080078a8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b088      	sub	sp, #32
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80078b4:	2300      	movs	r3, #0
 80078b6:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d103      	bne.n	80078c6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80078be:	f06f 0303 	mvn.w	r3, #3
 80078c2:	61fb      	str	r3, [r7, #28]
 80078c4:	e03e      	b.n	8007944 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078c6:	f3ef 8305 	mrs	r3, IPSR
 80078ca:	617b      	str	r3, [r7, #20]
  return(result);
 80078cc:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10f      	bne.n	80078f2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078d2:	f3ef 8310 	mrs	r3, PRIMASK
 80078d6:	613b      	str	r3, [r7, #16]
  return(result);
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d105      	bne.n	80078ea <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80078de:	f3ef 8311 	mrs	r3, BASEPRI
 80078e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d01e      	beq.n	8007928 <osSemaphoreRelease+0x80>
 80078ea:	4b19      	ldr	r3, [pc, #100]	; (8007950 <osSemaphoreRelease+0xa8>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d11a      	bne.n	8007928 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 80078f2:	2300      	movs	r3, #0
 80078f4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80078f6:	f107 0308 	add.w	r3, r7, #8
 80078fa:	4619      	mov	r1, r3
 80078fc:	69b8      	ldr	r0, [r7, #24]
 80078fe:	f000 fe09 	bl	8008514 <xQueueGiveFromISR>
 8007902:	4603      	mov	r3, r0
 8007904:	2b01      	cmp	r3, #1
 8007906:	d003      	beq.n	8007910 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8007908:	f06f 0302 	mvn.w	r3, #2
 800790c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800790e:	e018      	b.n	8007942 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d015      	beq.n	8007942 <osSemaphoreRelease+0x9a>
 8007916:	4b0f      	ldr	r3, [pc, #60]	; (8007954 <osSemaphoreRelease+0xac>)
 8007918:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800791c:	601a      	str	r2, [r3, #0]
 800791e:	f3bf 8f4f 	dsb	sy
 8007922:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007926:	e00c      	b.n	8007942 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007928:	2300      	movs	r3, #0
 800792a:	2200      	movs	r2, #0
 800792c:	2100      	movs	r1, #0
 800792e:	69b8      	ldr	r0, [r7, #24]
 8007930:	f000 fc52 	bl	80081d8 <xQueueGenericSend>
 8007934:	4603      	mov	r3, r0
 8007936:	2b01      	cmp	r3, #1
 8007938:	d004      	beq.n	8007944 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800793a:	f06f 0302 	mvn.w	r3, #2
 800793e:	61fb      	str	r3, [r7, #28]
 8007940:	e000      	b.n	8007944 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007942:	bf00      	nop
    }
  }

  return (stat);
 8007944:	69fb      	ldr	r3, [r7, #28]
}
 8007946:	4618      	mov	r0, r3
 8007948:	3720      	adds	r7, #32
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	200000d0 	.word	0x200000d0
 8007954:	e000ed04 	.word	0xe000ed04

08007958 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007958:	b580      	push	{r7, lr}
 800795a:	b08c      	sub	sp, #48	; 0x30
 800795c:	af02      	add	r7, sp, #8
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	60b9      	str	r1, [r7, #8]
 8007962:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007964:	2300      	movs	r3, #0
 8007966:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007968:	f3ef 8305 	mrs	r3, IPSR
 800796c:	61bb      	str	r3, [r7, #24]
  return(result);
 800796e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007970:	2b00      	cmp	r3, #0
 8007972:	d170      	bne.n	8007a56 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007974:	f3ef 8310 	mrs	r3, PRIMASK
 8007978:	617b      	str	r3, [r7, #20]
  return(result);
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d105      	bne.n	800798c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007980:	f3ef 8311 	mrs	r3, BASEPRI
 8007984:	613b      	str	r3, [r7, #16]
  return(result);
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d003      	beq.n	8007994 <osMessageQueueNew+0x3c>
 800798c:	4b34      	ldr	r3, [pc, #208]	; (8007a60 <osMessageQueueNew+0x108>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2b02      	cmp	r3, #2
 8007992:	d060      	beq.n	8007a56 <osMessageQueueNew+0xfe>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d05d      	beq.n	8007a56 <osMessageQueueNew+0xfe>
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d05a      	beq.n	8007a56 <osMessageQueueNew+0xfe>
    mem = -1;
 80079a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079a4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d029      	beq.n	8007a00 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d012      	beq.n	80079da <osMessageQueueNew+0x82>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	2b4f      	cmp	r3, #79	; 0x4f
 80079ba:	d90e      	bls.n	80079da <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00a      	beq.n	80079da <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	695a      	ldr	r2, [r3, #20]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	68b9      	ldr	r1, [r7, #8]
 80079cc:	fb01 f303 	mul.w	r3, r1, r3
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d302      	bcc.n	80079da <osMessageQueueNew+0x82>
        mem = 1;
 80079d4:	2301      	movs	r3, #1
 80079d6:	623b      	str	r3, [r7, #32]
 80079d8:	e014      	b.n	8007a04 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d110      	bne.n	8007a04 <osMessageQueueNew+0xac>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	68db      	ldr	r3, [r3, #12]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10c      	bne.n	8007a04 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d108      	bne.n	8007a04 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d104      	bne.n	8007a04 <osMessageQueueNew+0xac>
          mem = 0;
 80079fa:	2300      	movs	r3, #0
 80079fc:	623b      	str	r3, [r7, #32]
 80079fe:	e001      	b.n	8007a04 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8007a00:	2300      	movs	r3, #0
 8007a02:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007a04:	6a3b      	ldr	r3, [r7, #32]
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d10c      	bne.n	8007a24 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	691a      	ldr	r2, [r3, #16]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6899      	ldr	r1, [r3, #8]
 8007a12:	2300      	movs	r3, #0
 8007a14:	9300      	str	r3, [sp, #0]
 8007a16:	460b      	mov	r3, r1
 8007a18:	68b9      	ldr	r1, [r7, #8]
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f000 fa8c 	bl	8007f38 <xQueueGenericCreateStatic>
 8007a20:	6278      	str	r0, [r7, #36]	; 0x24
 8007a22:	e008      	b.n	8007a36 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d105      	bne.n	8007a36 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	68b9      	ldr	r1, [r7, #8]
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f000 faff 	bl	8008032 <xQueueGenericCreate>
 8007a34:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00c      	beq.n	8007a56 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d003      	beq.n	8007a4a <osMessageQueueNew+0xf2>
        name = attr->name;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	61fb      	str	r3, [r7, #28]
 8007a48:	e001      	b.n	8007a4e <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8007a4e:	69f9      	ldr	r1, [r7, #28]
 8007a50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007a52:	f001 f9f1 	bl	8008e38 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3728      	adds	r7, #40	; 0x28
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	200000d0 	.word	0x200000d0

08007a64 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b08a      	sub	sp, #40	; 0x28
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	60b9      	str	r1, [r7, #8]
 8007a6e:	603b      	str	r3, [r7, #0]
 8007a70:	4613      	mov	r3, r2
 8007a72:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a7c:	f3ef 8305 	mrs	r3, IPSR
 8007a80:	61fb      	str	r3, [r7, #28]
  return(result);
 8007a82:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d10f      	bne.n	8007aa8 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a88:	f3ef 8310 	mrs	r3, PRIMASK
 8007a8c:	61bb      	str	r3, [r7, #24]
  return(result);
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d105      	bne.n	8007aa0 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a94:	f3ef 8311 	mrs	r3, BASEPRI
 8007a98:	617b      	str	r3, [r7, #20]
  return(result);
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d02c      	beq.n	8007afa <osMessageQueuePut+0x96>
 8007aa0:	4b28      	ldr	r3, [pc, #160]	; (8007b44 <osMessageQueuePut+0xe0>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d128      	bne.n	8007afa <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007aa8:	6a3b      	ldr	r3, [r7, #32]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d005      	beq.n	8007aba <osMessageQueuePut+0x56>
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <osMessageQueuePut+0x56>
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8007aba:	f06f 0303 	mvn.w	r3, #3
 8007abe:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ac0:	e039      	b.n	8007b36 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007ac6:	f107 0210 	add.w	r2, r7, #16
 8007aca:	2300      	movs	r3, #0
 8007acc:	68b9      	ldr	r1, [r7, #8]
 8007ace:	6a38      	ldr	r0, [r7, #32]
 8007ad0:	f000 fc84 	bl	80083dc <xQueueGenericSendFromISR>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d003      	beq.n	8007ae2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8007ada:	f06f 0302 	mvn.w	r3, #2
 8007ade:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ae0:	e029      	b.n	8007b36 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d026      	beq.n	8007b36 <osMessageQueuePut+0xd2>
 8007ae8:	4b17      	ldr	r3, [pc, #92]	; (8007b48 <osMessageQueuePut+0xe4>)
 8007aea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007af8:	e01d      	b.n	8007b36 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d002      	beq.n	8007b06 <osMessageQueuePut+0xa2>
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d103      	bne.n	8007b0e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8007b06:	f06f 0303 	mvn.w	r3, #3
 8007b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b0c:	e014      	b.n	8007b38 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007b0e:	2300      	movs	r3, #0
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	68b9      	ldr	r1, [r7, #8]
 8007b14:	6a38      	ldr	r0, [r7, #32]
 8007b16:	f000 fb5f 	bl	80081d8 <xQueueGenericSend>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d00b      	beq.n	8007b38 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d003      	beq.n	8007b2e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8007b26:	f06f 0301 	mvn.w	r3, #1
 8007b2a:	627b      	str	r3, [r7, #36]	; 0x24
 8007b2c:	e004      	b.n	8007b38 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8007b2e:	f06f 0302 	mvn.w	r3, #2
 8007b32:	627b      	str	r3, [r7, #36]	; 0x24
 8007b34:	e000      	b.n	8007b38 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007b36:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8007b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3728      	adds	r7, #40	; 0x28
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	200000d0 	.word	0x200000d0
 8007b48:	e000ed04 	.word	0xe000ed04

08007b4c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b08a      	sub	sp, #40	; 0x28
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	607a      	str	r2, [r7, #4]
 8007b58:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b62:	f3ef 8305 	mrs	r3, IPSR
 8007b66:	61fb      	str	r3, [r7, #28]
  return(result);
 8007b68:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10f      	bne.n	8007b8e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8007b72:	61bb      	str	r3, [r7, #24]
  return(result);
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d105      	bne.n	8007b86 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007b7a:	f3ef 8311 	mrs	r3, BASEPRI
 8007b7e:	617b      	str	r3, [r7, #20]
  return(result);
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d02c      	beq.n	8007be0 <osMessageQueueGet+0x94>
 8007b86:	4b28      	ldr	r3, [pc, #160]	; (8007c28 <osMessageQueueGet+0xdc>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b02      	cmp	r3, #2
 8007b8c:	d128      	bne.n	8007be0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007b8e:	6a3b      	ldr	r3, [r7, #32]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d005      	beq.n	8007ba0 <osMessageQueueGet+0x54>
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d002      	beq.n	8007ba0 <osMessageQueueGet+0x54>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d003      	beq.n	8007ba8 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8007ba0:	f06f 0303 	mvn.w	r3, #3
 8007ba4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ba6:	e038      	b.n	8007c1a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007bac:	f107 0310 	add.w	r3, r7, #16
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	68b9      	ldr	r1, [r7, #8]
 8007bb4:	6a38      	ldr	r0, [r7, #32]
 8007bb6:	f000 ff31 	bl	8008a1c <xQueueReceiveFromISR>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d003      	beq.n	8007bc8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8007bc0:	f06f 0302 	mvn.w	r3, #2
 8007bc4:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007bc6:	e028      	b.n	8007c1a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d025      	beq.n	8007c1a <osMessageQueueGet+0xce>
 8007bce:	4b17      	ldr	r3, [pc, #92]	; (8007c2c <osMessageQueueGet+0xe0>)
 8007bd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bd4:	601a      	str	r2, [r3, #0]
 8007bd6:	f3bf 8f4f 	dsb	sy
 8007bda:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007bde:	e01c      	b.n	8007c1a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007be0:	6a3b      	ldr	r3, [r7, #32]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <osMessageQueueGet+0xa0>
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d103      	bne.n	8007bf4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8007bec:	f06f 0303 	mvn.w	r3, #3
 8007bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8007bf2:	e013      	b.n	8007c1c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	68b9      	ldr	r1, [r7, #8]
 8007bf8:	6a38      	ldr	r0, [r7, #32]
 8007bfa:	f000 fd1d 	bl	8008638 <xQueueReceive>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d00b      	beq.n	8007c1c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d003      	beq.n	8007c12 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8007c0a:	f06f 0301 	mvn.w	r3, #1
 8007c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8007c10:	e004      	b.n	8007c1c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8007c12:	f06f 0302 	mvn.w	r3, #2
 8007c16:	627b      	str	r3, [r7, #36]	; 0x24
 8007c18:	e000      	b.n	8007c1c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007c1a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3728      	adds	r7, #40	; 0x28
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	200000d0 	.word	0x200000d0
 8007c2c:	e000ed04 	.word	0xe000ed04

08007c30 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b088      	sub	sp, #32
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d102      	bne.n	8007c48 <osMessageQueueGetCount+0x18>
    count = 0U;
 8007c42:	2300      	movs	r3, #0
 8007c44:	61fb      	str	r3, [r7, #28]
 8007c46:	e01e      	b.n	8007c86 <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c48:	f3ef 8305 	mrs	r3, IPSR
 8007c4c:	617b      	str	r3, [r7, #20]
  return(result);
 8007c4e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d10f      	bne.n	8007c74 <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c54:	f3ef 8310 	mrs	r3, PRIMASK
 8007c58:	613b      	str	r3, [r7, #16]
  return(result);
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d105      	bne.n	8007c6c <osMessageQueueGetCount+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007c60:	f3ef 8311 	mrs	r3, BASEPRI
 8007c64:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d008      	beq.n	8007c7e <osMessageQueueGetCount+0x4e>
 8007c6c:	4b08      	ldr	r3, [pc, #32]	; (8007c90 <osMessageQueueGetCount+0x60>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b02      	cmp	r3, #2
 8007c72:	d104      	bne.n	8007c7e <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8007c74:	69b8      	ldr	r0, [r7, #24]
 8007c76:	f000 ff73 	bl	8008b60 <uxQueueMessagesWaitingFromISR>
 8007c7a:	61f8      	str	r0, [r7, #28]
 8007c7c:	e003      	b.n	8007c86 <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8007c7e:	69b8      	ldr	r0, [r7, #24]
 8007c80:	f000 ff4f 	bl	8008b22 <uxQueueMessagesWaiting>
 8007c84:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 8007c86:	69fb      	ldr	r3, [r7, #28]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3720      	adds	r7, #32
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}
 8007c90:	200000d0 	.word	0x200000d0

08007c94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	4a07      	ldr	r2, [pc, #28]	; (8007cc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8007ca4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	4a06      	ldr	r2, [pc, #24]	; (8007cc4 <vApplicationGetIdleTaskMemory+0x30>)
 8007caa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2280      	movs	r2, #128	; 0x80
 8007cb0:	601a      	str	r2, [r3, #0]
}
 8007cb2:	bf00      	nop
 8007cb4:	3714      	adds	r7, #20
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	200000d4 	.word	0x200000d4
 8007cc4:	20000130 	.word	0x20000130

08007cc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007cc8:	b480      	push	{r7}
 8007cca:	b085      	sub	sp, #20
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4a07      	ldr	r2, [pc, #28]	; (8007cf4 <vApplicationGetTimerTaskMemory+0x2c>)
 8007cd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	4a06      	ldr	r2, [pc, #24]	; (8007cf8 <vApplicationGetTimerTaskMemory+0x30>)
 8007cde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ce6:	601a      	str	r2, [r3, #0]
}
 8007ce8:	bf00      	nop
 8007cea:	3714      	adds	r7, #20
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	20000330 	.word	0x20000330
 8007cf8:	2000038c 	.word	0x2000038c

08007cfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f103 0208 	add.w	r2, r3, #8
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f103 0208 	add.w	r2, r3, #8
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f103 0208 	add.w	r2, r3, #8
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d4a:	bf00      	nop
 8007d4c:	370c      	adds	r7, #12
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr

08007d56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d56:	b480      	push	{r7}
 8007d58:	b085      	sub	sp, #20
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
 8007d5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	689a      	ldr	r2, [r3, #8]
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	683a      	ldr	r2, [r7, #0]
 8007d7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	683a      	ldr	r2, [r7, #0]
 8007d80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	1c5a      	adds	r2, r3, #1
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	601a      	str	r2, [r3, #0]
}
 8007d92:	bf00      	nop
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr

08007d9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d9e:	b480      	push	{r7}
 8007da0:	b085      	sub	sp, #20
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007db4:	d103      	bne.n	8007dbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	60fb      	str	r3, [r7, #12]
 8007dbc:	e00c      	b.n	8007dd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	3308      	adds	r3, #8
 8007dc2:	60fb      	str	r3, [r7, #12]
 8007dc4:	e002      	b.n	8007dcc <vListInsert+0x2e>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	60fb      	str	r3, [r7, #12]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d2f6      	bcs.n	8007dc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	685a      	ldr	r2, [r3, #4]
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	68fa      	ldr	r2, [r7, #12]
 8007dec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	1c5a      	adds	r2, r3, #1
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	601a      	str	r2, [r3, #0]
}
 8007e04:	bf00      	nop
 8007e06:	3714      	adds	r7, #20
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	6892      	ldr	r2, [r2, #8]
 8007e26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	6852      	ldr	r2, [r2, #4]
 8007e30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d103      	bne.n	8007e44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	1e5a      	subs	r2, r3, #1
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3714      	adds	r7, #20
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d10b      	bne.n	8007e90 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e7c:	b672      	cpsid	i
 8007e7e:	f383 8811 	msr	BASEPRI, r3
 8007e82:	f3bf 8f6f 	isb	sy
 8007e86:	f3bf 8f4f 	dsb	sy
 8007e8a:	b662      	cpsie	i
 8007e8c:	60bb      	str	r3, [r7, #8]
 8007e8e:	e7fe      	b.n	8007e8e <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8007e90:	f002 fcc2 	bl	800a818 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e9c:	68f9      	ldr	r1, [r7, #12]
 8007e9e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ea0:	fb01 f303 	mul.w	r3, r1, r3
 8007ea4:	441a      	add	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	68f9      	ldr	r1, [r7, #12]
 8007ec4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ec6:	fb01 f303 	mul.w	r3, r1, r3
 8007eca:	441a      	add	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	22ff      	movs	r2, #255	; 0xff
 8007ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	22ff      	movs	r2, #255	; 0xff
 8007edc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d114      	bne.n	8007f10 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	691b      	ldr	r3, [r3, #16]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d01a      	beq.n	8007f24 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3310      	adds	r3, #16
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f001 fc90 	bl	8009818 <xTaskRemoveFromEventList>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d012      	beq.n	8007f24 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007efe:	4b0d      	ldr	r3, [pc, #52]	; (8007f34 <xQueueGenericReset+0xd0>)
 8007f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f04:	601a      	str	r2, [r3, #0]
 8007f06:	f3bf 8f4f 	dsb	sy
 8007f0a:	f3bf 8f6f 	isb	sy
 8007f0e:	e009      	b.n	8007f24 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	3310      	adds	r3, #16
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7ff fef1 	bl	8007cfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	3324      	adds	r3, #36	; 0x24
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff feec 	bl	8007cfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f24:	f002 fcaa 	bl	800a87c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f28:	2301      	movs	r3, #1
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	3710      	adds	r7, #16
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	bf00      	nop
 8007f34:	e000ed04 	.word	0xe000ed04

08007f38 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b08e      	sub	sp, #56	; 0x38
 8007f3c:	af02      	add	r7, sp, #8
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10b      	bne.n	8007f64 <xQueueGenericCreateStatic+0x2c>
 8007f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f50:	b672      	cpsid	i
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	b662      	cpsie	i
 8007f60:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f62:	e7fe      	b.n	8007f62 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d10b      	bne.n	8007f82 <xQueueGenericCreateStatic+0x4a>
 8007f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6e:	b672      	cpsid	i
 8007f70:	f383 8811 	msr	BASEPRI, r3
 8007f74:	f3bf 8f6f 	isb	sy
 8007f78:	f3bf 8f4f 	dsb	sy
 8007f7c:	b662      	cpsie	i
 8007f7e:	627b      	str	r3, [r7, #36]	; 0x24
 8007f80:	e7fe      	b.n	8007f80 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d002      	beq.n	8007f8e <xQueueGenericCreateStatic+0x56>
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d001      	beq.n	8007f92 <xQueueGenericCreateStatic+0x5a>
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e000      	b.n	8007f94 <xQueueGenericCreateStatic+0x5c>
 8007f92:	2300      	movs	r3, #0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d10b      	bne.n	8007fb0 <xQueueGenericCreateStatic+0x78>
 8007f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f9c:	b672      	cpsid	i
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	b662      	cpsie	i
 8007fac:	623b      	str	r3, [r7, #32]
 8007fae:	e7fe      	b.n	8007fae <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d102      	bne.n	8007fbc <xQueueGenericCreateStatic+0x84>
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d101      	bne.n	8007fc0 <xQueueGenericCreateStatic+0x88>
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e000      	b.n	8007fc2 <xQueueGenericCreateStatic+0x8a>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10b      	bne.n	8007fde <xQueueGenericCreateStatic+0xa6>
 8007fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fca:	b672      	cpsid	i
 8007fcc:	f383 8811 	msr	BASEPRI, r3
 8007fd0:	f3bf 8f6f 	isb	sy
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	b662      	cpsie	i
 8007fda:	61fb      	str	r3, [r7, #28]
 8007fdc:	e7fe      	b.n	8007fdc <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007fde:	2350      	movs	r3, #80	; 0x50
 8007fe0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	2b50      	cmp	r3, #80	; 0x50
 8007fe6:	d00b      	beq.n	8008000 <xQueueGenericCreateStatic+0xc8>
 8007fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fec:	b672      	cpsid	i
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	b662      	cpsie	i
 8007ffc:	61bb      	str	r3, [r7, #24]
 8007ffe:	e7fe      	b.n	8007ffe <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008000:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00d      	beq.n	8008028 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800800c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008014:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	4613      	mov	r3, r2
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	68b9      	ldr	r1, [r7, #8]
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 f846 	bl	80080b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800802a:	4618      	mov	r0, r3
 800802c:	3730      	adds	r7, #48	; 0x30
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}

08008032 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008032:	b580      	push	{r7, lr}
 8008034:	b08a      	sub	sp, #40	; 0x28
 8008036:	af02      	add	r7, sp, #8
 8008038:	60f8      	str	r0, [r7, #12]
 800803a:	60b9      	str	r1, [r7, #8]
 800803c:	4613      	mov	r3, r2
 800803e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10b      	bne.n	800805e <xQueueGenericCreate+0x2c>
 8008046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804a:	b672      	cpsid	i
 800804c:	f383 8811 	msr	BASEPRI, r3
 8008050:	f3bf 8f6f 	isb	sy
 8008054:	f3bf 8f4f 	dsb	sy
 8008058:	b662      	cpsie	i
 800805a:	613b      	str	r3, [r7, #16]
 800805c:	e7fe      	b.n	800805c <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d102      	bne.n	800806a <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008064:	2300      	movs	r3, #0
 8008066:	61fb      	str	r3, [r7, #28]
 8008068:	e004      	b.n	8008074 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	68ba      	ldr	r2, [r7, #8]
 800806e:	fb02 f303 	mul.w	r3, r2, r3
 8008072:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	3350      	adds	r3, #80	; 0x50
 8008078:	4618      	mov	r0, r3
 800807a:	f002 fcef 	bl	800aa5c <pvPortMalloc>
 800807e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d011      	beq.n	80080aa <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	3350      	adds	r3, #80	; 0x50
 800808e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008098:	79fa      	ldrb	r2, [r7, #7]
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	4613      	mov	r3, r2
 80080a0:	697a      	ldr	r2, [r7, #20]
 80080a2:	68b9      	ldr	r1, [r7, #8]
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f000 f805 	bl	80080b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80080aa:	69bb      	ldr	r3, [r7, #24]
	}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3720      	adds	r7, #32
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
 80080c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d103      	bne.n	80080d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	69ba      	ldr	r2, [r7, #24]
 80080cc:	601a      	str	r2, [r3, #0]
 80080ce:	e002      	b.n	80080d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80080d0:	69bb      	ldr	r3, [r7, #24]
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80080dc:	69bb      	ldr	r3, [r7, #24]
 80080de:	68ba      	ldr	r2, [r7, #8]
 80080e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80080e2:	2101      	movs	r1, #1
 80080e4:	69b8      	ldr	r0, [r7, #24]
 80080e6:	f7ff febd 	bl	8007e64 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	78fa      	ldrb	r2, [r7, #3]
 80080ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80080f2:	bf00      	nop
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80080fa:	b580      	push	{r7, lr}
 80080fc:	b08a      	sub	sp, #40	; 0x28
 80080fe:	af02      	add	r7, sp, #8
 8008100:	60f8      	str	r0, [r7, #12]
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d10b      	bne.n	8008124 <xQueueCreateCountingSemaphoreStatic+0x2a>
 800810c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008110:	b672      	cpsid	i
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	b662      	cpsie	i
 8008120:	61bb      	str	r3, [r7, #24]
 8008122:	e7fe      	b.n	8008122 <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	429a      	cmp	r2, r3
 800812a:	d90b      	bls.n	8008144 <xQueueCreateCountingSemaphoreStatic+0x4a>
 800812c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008130:	b672      	cpsid	i
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	b662      	cpsie	i
 8008140:	617b      	str	r3, [r7, #20]
 8008142:	e7fe      	b.n	8008142 <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008144:	2302      	movs	r3, #2
 8008146:	9300      	str	r3, [sp, #0]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	2100      	movs	r1, #0
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f7ff fef2 	bl	8007f38 <xQueueGenericCreateStatic>
 8008154:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d002      	beq.n	8008162 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	68ba      	ldr	r2, [r7, #8]
 8008160:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008162:	69fb      	ldr	r3, [r7, #28]
	}
 8008164:	4618      	mov	r0, r3
 8008166:	3720      	adds	r7, #32
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}

0800816c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800816c:	b580      	push	{r7, lr}
 800816e:	b086      	sub	sp, #24
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d10b      	bne.n	8008194 <xQueueCreateCountingSemaphore+0x28>
 800817c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008180:	b672      	cpsid	i
 8008182:	f383 8811 	msr	BASEPRI, r3
 8008186:	f3bf 8f6f 	isb	sy
 800818a:	f3bf 8f4f 	dsb	sy
 800818e:	b662      	cpsie	i
 8008190:	613b      	str	r3, [r7, #16]
 8008192:	e7fe      	b.n	8008192 <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008194:	683a      	ldr	r2, [r7, #0]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	429a      	cmp	r2, r3
 800819a:	d90b      	bls.n	80081b4 <xQueueCreateCountingSemaphore+0x48>
 800819c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081a0:	b672      	cpsid	i
 80081a2:	f383 8811 	msr	BASEPRI, r3
 80081a6:	f3bf 8f6f 	isb	sy
 80081aa:	f3bf 8f4f 	dsb	sy
 80081ae:	b662      	cpsie	i
 80081b0:	60fb      	str	r3, [r7, #12]
 80081b2:	e7fe      	b.n	80081b2 <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80081b4:	2202      	movs	r2, #2
 80081b6:	2100      	movs	r1, #0
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7ff ff3a 	bl	8008032 <xQueueGenericCreate>
 80081be:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d002      	beq.n	80081cc <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	683a      	ldr	r2, [r7, #0]
 80081ca:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80081cc:	697b      	ldr	r3, [r7, #20]
	}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3718      	adds	r7, #24
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
	...

080081d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b08e      	sub	sp, #56	; 0x38
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]
 80081e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80081e6:	2300      	movs	r3, #0
 80081e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80081ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d10b      	bne.n	800820c <xQueueGenericSend+0x34>
 80081f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f8:	b672      	cpsid	i
 80081fa:	f383 8811 	msr	BASEPRI, r3
 80081fe:	f3bf 8f6f 	isb	sy
 8008202:	f3bf 8f4f 	dsb	sy
 8008206:	b662      	cpsie	i
 8008208:	62bb      	str	r3, [r7, #40]	; 0x28
 800820a:	e7fe      	b.n	800820a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d103      	bne.n	800821a <xQueueGenericSend+0x42>
 8008212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <xQueueGenericSend+0x46>
 800821a:	2301      	movs	r3, #1
 800821c:	e000      	b.n	8008220 <xQueueGenericSend+0x48>
 800821e:	2300      	movs	r3, #0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d10b      	bne.n	800823c <xQueueGenericSend+0x64>
 8008224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008228:	b672      	cpsid	i
 800822a:	f383 8811 	msr	BASEPRI, r3
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	b662      	cpsie	i
 8008238:	627b      	str	r3, [r7, #36]	; 0x24
 800823a:	e7fe      	b.n	800823a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	2b02      	cmp	r3, #2
 8008240:	d103      	bne.n	800824a <xQueueGenericSend+0x72>
 8008242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008246:	2b01      	cmp	r3, #1
 8008248:	d101      	bne.n	800824e <xQueueGenericSend+0x76>
 800824a:	2301      	movs	r3, #1
 800824c:	e000      	b.n	8008250 <xQueueGenericSend+0x78>
 800824e:	2300      	movs	r3, #0
 8008250:	2b00      	cmp	r3, #0
 8008252:	d10b      	bne.n	800826c <xQueueGenericSend+0x94>
 8008254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008258:	b672      	cpsid	i
 800825a:	f383 8811 	msr	BASEPRI, r3
 800825e:	f3bf 8f6f 	isb	sy
 8008262:	f3bf 8f4f 	dsb	sy
 8008266:	b662      	cpsie	i
 8008268:	623b      	str	r3, [r7, #32]
 800826a:	e7fe      	b.n	800826a <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800826c:	f001 fc92 	bl	8009b94 <xTaskGetSchedulerState>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d102      	bne.n	800827c <xQueueGenericSend+0xa4>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d101      	bne.n	8008280 <xQueueGenericSend+0xa8>
 800827c:	2301      	movs	r3, #1
 800827e:	e000      	b.n	8008282 <xQueueGenericSend+0xaa>
 8008280:	2300      	movs	r3, #0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d10b      	bne.n	800829e <xQueueGenericSend+0xc6>
 8008286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800828a:	b672      	cpsid	i
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	b662      	cpsie	i
 800829a:	61fb      	str	r3, [r7, #28]
 800829c:	e7fe      	b.n	800829c <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800829e:	f002 fabb 	bl	800a818 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80082a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d302      	bcc.n	80082b4 <xQueueGenericSend+0xdc>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	2b02      	cmp	r3, #2
 80082b2:	d129      	bne.n	8008308 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80082b4:	683a      	ldr	r2, [r7, #0]
 80082b6:	68b9      	ldr	r1, [r7, #8]
 80082b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80082ba:	f000 fcac 	bl	8008c16 <prvCopyDataToQueue>
 80082be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d010      	beq.n	80082ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ca:	3324      	adds	r3, #36	; 0x24
 80082cc:	4618      	mov	r0, r3
 80082ce:	f001 faa3 	bl	8009818 <xTaskRemoveFromEventList>
 80082d2:	4603      	mov	r3, r0
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d013      	beq.n	8008300 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80082d8:	4b3f      	ldr	r3, [pc, #252]	; (80083d8 <xQueueGenericSend+0x200>)
 80082da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082de:	601a      	str	r2, [r3, #0]
 80082e0:	f3bf 8f4f 	dsb	sy
 80082e4:	f3bf 8f6f 	isb	sy
 80082e8:	e00a      	b.n	8008300 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80082ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d007      	beq.n	8008300 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80082f0:	4b39      	ldr	r3, [pc, #228]	; (80083d8 <xQueueGenericSend+0x200>)
 80082f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082f6:	601a      	str	r2, [r3, #0]
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008300:	f002 fabc 	bl	800a87c <vPortExitCritical>
				return pdPASS;
 8008304:	2301      	movs	r3, #1
 8008306:	e063      	b.n	80083d0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d103      	bne.n	8008316 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800830e:	f002 fab5 	bl	800a87c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008312:	2300      	movs	r3, #0
 8008314:	e05c      	b.n	80083d0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008318:	2b00      	cmp	r3, #0
 800831a:	d106      	bne.n	800832a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800831c:	f107 0314 	add.w	r3, r7, #20
 8008320:	4618      	mov	r0, r3
 8008322:	f001 fadd 	bl	80098e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008326:	2301      	movs	r3, #1
 8008328:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800832a:	f002 faa7 	bl	800a87c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800832e:	f001 f84d 	bl	80093cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008332:	f002 fa71 	bl	800a818 <vPortEnterCritical>
 8008336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008338:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800833c:	b25b      	sxtb	r3, r3
 800833e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008342:	d103      	bne.n	800834c <xQueueGenericSend+0x174>
 8008344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008346:	2200      	movs	r2, #0
 8008348:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800834c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800834e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008352:	b25b      	sxtb	r3, r3
 8008354:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008358:	d103      	bne.n	8008362 <xQueueGenericSend+0x18a>
 800835a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008362:	f002 fa8b 	bl	800a87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008366:	1d3a      	adds	r2, r7, #4
 8008368:	f107 0314 	add.w	r3, r7, #20
 800836c:	4611      	mov	r1, r2
 800836e:	4618      	mov	r0, r3
 8008370:	f001 facc 	bl	800990c <xTaskCheckForTimeOut>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d124      	bne.n	80083c4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800837a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800837c:	f000 fd43 	bl	8008e06 <prvIsQueueFull>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d018      	beq.n	80083b8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008388:	3310      	adds	r3, #16
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	4611      	mov	r1, r2
 800838e:	4618      	mov	r0, r3
 8008390:	f001 f9f0 	bl	8009774 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008394:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008396:	f000 fcce 	bl	8008d36 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800839a:	f001 f825 	bl	80093e8 <xTaskResumeAll>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	f47f af7c 	bne.w	800829e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80083a6:	4b0c      	ldr	r3, [pc, #48]	; (80083d8 <xQueueGenericSend+0x200>)
 80083a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	f3bf 8f6f 	isb	sy
 80083b6:	e772      	b.n	800829e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80083b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083ba:	f000 fcbc 	bl	8008d36 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083be:	f001 f813 	bl	80093e8 <xTaskResumeAll>
 80083c2:	e76c      	b.n	800829e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80083c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083c6:	f000 fcb6 	bl	8008d36 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083ca:	f001 f80d 	bl	80093e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80083ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80083d0:	4618      	mov	r0, r3
 80083d2:	3738      	adds	r7, #56	; 0x38
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	e000ed04 	.word	0xe000ed04

080083dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b08e      	sub	sp, #56	; 0x38
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	607a      	str	r2, [r7, #4]
 80083e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80083ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10b      	bne.n	800840c <xQueueGenericSendFromISR+0x30>
 80083f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083f8:	b672      	cpsid	i
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	b662      	cpsie	i
 8008408:	627b      	str	r3, [r7, #36]	; 0x24
 800840a:	e7fe      	b.n	800840a <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d103      	bne.n	800841a <xQueueGenericSendFromISR+0x3e>
 8008412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <xQueueGenericSendFromISR+0x42>
 800841a:	2301      	movs	r3, #1
 800841c:	e000      	b.n	8008420 <xQueueGenericSendFromISR+0x44>
 800841e:	2300      	movs	r3, #0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d10b      	bne.n	800843c <xQueueGenericSendFromISR+0x60>
 8008424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008428:	b672      	cpsid	i
 800842a:	f383 8811 	msr	BASEPRI, r3
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	f3bf 8f4f 	dsb	sy
 8008436:	b662      	cpsie	i
 8008438:	623b      	str	r3, [r7, #32]
 800843a:	e7fe      	b.n	800843a <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	2b02      	cmp	r3, #2
 8008440:	d103      	bne.n	800844a <xQueueGenericSendFromISR+0x6e>
 8008442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008446:	2b01      	cmp	r3, #1
 8008448:	d101      	bne.n	800844e <xQueueGenericSendFromISR+0x72>
 800844a:	2301      	movs	r3, #1
 800844c:	e000      	b.n	8008450 <xQueueGenericSendFromISR+0x74>
 800844e:	2300      	movs	r3, #0
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10b      	bne.n	800846c <xQueueGenericSendFromISR+0x90>
 8008454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008458:	b672      	cpsid	i
 800845a:	f383 8811 	msr	BASEPRI, r3
 800845e:	f3bf 8f6f 	isb	sy
 8008462:	f3bf 8f4f 	dsb	sy
 8008466:	b662      	cpsie	i
 8008468:	61fb      	str	r3, [r7, #28]
 800846a:	e7fe      	b.n	800846a <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800846c:	f002 fab4 	bl	800a9d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008470:	f3ef 8211 	mrs	r2, BASEPRI
 8008474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008478:	b672      	cpsid	i
 800847a:	f383 8811 	msr	BASEPRI, r3
 800847e:	f3bf 8f6f 	isb	sy
 8008482:	f3bf 8f4f 	dsb	sy
 8008486:	b662      	cpsie	i
 8008488:	61ba      	str	r2, [r7, #24]
 800848a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800848c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800848e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008492:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008498:	429a      	cmp	r2, r3
 800849a:	d302      	bcc.n	80084a2 <xQueueGenericSendFromISR+0xc6>
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	2b02      	cmp	r3, #2
 80084a0:	d12c      	bne.n	80084fc <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80084a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80084ac:	683a      	ldr	r2, [r7, #0]
 80084ae:	68b9      	ldr	r1, [r7, #8]
 80084b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084b2:	f000 fbb0 	bl	8008c16 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80084b6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80084ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084be:	d112      	bne.n	80084e6 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d016      	beq.n	80084f6 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084ca:	3324      	adds	r3, #36	; 0x24
 80084cc:	4618      	mov	r0, r3
 80084ce:	f001 f9a3 	bl	8009818 <xTaskRemoveFromEventList>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00e      	beq.n	80084f6 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00b      	beq.n	80084f6 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	e007      	b.n	80084f6 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80084e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80084ea:	3301      	adds	r3, #1
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	b25a      	sxtb	r2, r3
 80084f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80084f6:	2301      	movs	r3, #1
 80084f8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80084fa:	e001      	b.n	8008500 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80084fc:	2300      	movs	r3, #0
 80084fe:	637b      	str	r3, [r7, #52]	; 0x34
 8008500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008502:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800850a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800850c:	4618      	mov	r0, r3
 800850e:	3738      	adds	r7, #56	; 0x38
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b08e      	sub	sp, #56	; 0x38
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
 800851c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008524:	2b00      	cmp	r3, #0
 8008526:	d10b      	bne.n	8008540 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852c:	b672      	cpsid	i
 800852e:	f383 8811 	msr	BASEPRI, r3
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	f3bf 8f4f 	dsb	sy
 800853a:	b662      	cpsie	i
 800853c:	623b      	str	r3, [r7, #32]
 800853e:	e7fe      	b.n	800853e <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00b      	beq.n	8008560 <xQueueGiveFromISR+0x4c>
 8008548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800854c:	b672      	cpsid	i
 800854e:	f383 8811 	msr	BASEPRI, r3
 8008552:	f3bf 8f6f 	isb	sy
 8008556:	f3bf 8f4f 	dsb	sy
 800855a:	b662      	cpsie	i
 800855c:	61fb      	str	r3, [r7, #28]
 800855e:	e7fe      	b.n	800855e <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d103      	bne.n	8008570 <xQueueGiveFromISR+0x5c>
 8008568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <xQueueGiveFromISR+0x60>
 8008570:	2301      	movs	r3, #1
 8008572:	e000      	b.n	8008576 <xQueueGiveFromISR+0x62>
 8008574:	2300      	movs	r3, #0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10b      	bne.n	8008592 <xQueueGiveFromISR+0x7e>
 800857a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800857e:	b672      	cpsid	i
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	b662      	cpsie	i
 800858e:	61bb      	str	r3, [r7, #24]
 8008590:	e7fe      	b.n	8008590 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008592:	f002 fa21 	bl	800a9d8 <vPortValidateInterruptPriority>
	__asm volatile
 8008596:	f3ef 8211 	mrs	r2, BASEPRI
 800859a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859e:	b672      	cpsid	i
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	b662      	cpsie	i
 80085ae:	617a      	str	r2, [r7, #20]
 80085b0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80085b2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80085b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80085b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80085bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d22b      	bcs.n	800861e <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80085d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80085dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085e0:	d112      	bne.n	8008608 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d016      	beq.n	8008618 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	3324      	adds	r3, #36	; 0x24
 80085ee:	4618      	mov	r0, r3
 80085f0:	f001 f912 	bl	8009818 <xTaskRemoveFromEventList>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00e      	beq.n	8008618 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d00b      	beq.n	8008618 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	2201      	movs	r2, #1
 8008604:	601a      	str	r2, [r3, #0]
 8008606:	e007      	b.n	8008618 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008608:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800860c:	3301      	adds	r3, #1
 800860e:	b2db      	uxtb	r3, r3
 8008610:	b25a      	sxtb	r2, r3
 8008612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008614:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008618:	2301      	movs	r3, #1
 800861a:	637b      	str	r3, [r7, #52]	; 0x34
 800861c:	e001      	b.n	8008622 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800861e:	2300      	movs	r3, #0
 8008620:	637b      	str	r3, [r7, #52]	; 0x34
 8008622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008624:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800862c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800862e:	4618      	mov	r0, r3
 8008630:	3738      	adds	r7, #56	; 0x38
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b08c      	sub	sp, #48	; 0x30
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008644:	2300      	movs	r3, #0
 8008646:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800864c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864e:	2b00      	cmp	r3, #0
 8008650:	d10b      	bne.n	800866a <xQueueReceive+0x32>
	__asm volatile
 8008652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008656:	b672      	cpsid	i
 8008658:	f383 8811 	msr	BASEPRI, r3
 800865c:	f3bf 8f6f 	isb	sy
 8008660:	f3bf 8f4f 	dsb	sy
 8008664:	b662      	cpsie	i
 8008666:	623b      	str	r3, [r7, #32]
 8008668:	e7fe      	b.n	8008668 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d103      	bne.n	8008678 <xQueueReceive+0x40>
 8008670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008674:	2b00      	cmp	r3, #0
 8008676:	d101      	bne.n	800867c <xQueueReceive+0x44>
 8008678:	2301      	movs	r3, #1
 800867a:	e000      	b.n	800867e <xQueueReceive+0x46>
 800867c:	2300      	movs	r3, #0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d10b      	bne.n	800869a <xQueueReceive+0x62>
 8008682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008686:	b672      	cpsid	i
 8008688:	f383 8811 	msr	BASEPRI, r3
 800868c:	f3bf 8f6f 	isb	sy
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	b662      	cpsie	i
 8008696:	61fb      	str	r3, [r7, #28]
 8008698:	e7fe      	b.n	8008698 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800869a:	f001 fa7b 	bl	8009b94 <xTaskGetSchedulerState>
 800869e:	4603      	mov	r3, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d102      	bne.n	80086aa <xQueueReceive+0x72>
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <xQueueReceive+0x76>
 80086aa:	2301      	movs	r3, #1
 80086ac:	e000      	b.n	80086b0 <xQueueReceive+0x78>
 80086ae:	2300      	movs	r3, #0
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10b      	bne.n	80086cc <xQueueReceive+0x94>
 80086b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b8:	b672      	cpsid	i
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	b662      	cpsie	i
 80086c8:	61bb      	str	r3, [r7, #24]
 80086ca:	e7fe      	b.n	80086ca <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086cc:	f002 f8a4 	bl	800a818 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80086d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80086d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d01f      	beq.n	800871c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80086dc:	68b9      	ldr	r1, [r7, #8]
 80086de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086e0:	f000 fb03 	bl	8008cea <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80086e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e6:	1e5a      	subs	r2, r3, #1
 80086e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ea:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00f      	beq.n	8008714 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f6:	3310      	adds	r3, #16
 80086f8:	4618      	mov	r0, r3
 80086fa:	f001 f88d 	bl	8009818 <xTaskRemoveFromEventList>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d007      	beq.n	8008714 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008704:	4b3c      	ldr	r3, [pc, #240]	; (80087f8 <xQueueReceive+0x1c0>)
 8008706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800870a:	601a      	str	r2, [r3, #0]
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008714:	f002 f8b2 	bl	800a87c <vPortExitCritical>
				return pdPASS;
 8008718:	2301      	movs	r3, #1
 800871a:	e069      	b.n	80087f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d103      	bne.n	800872a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008722:	f002 f8ab 	bl	800a87c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008726:	2300      	movs	r3, #0
 8008728:	e062      	b.n	80087f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800872a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800872c:	2b00      	cmp	r3, #0
 800872e:	d106      	bne.n	800873e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008730:	f107 0310 	add.w	r3, r7, #16
 8008734:	4618      	mov	r0, r3
 8008736:	f001 f8d3 	bl	80098e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800873a:	2301      	movs	r3, #1
 800873c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800873e:	f002 f89d 	bl	800a87c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008742:	f000 fe43 	bl	80093cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008746:	f002 f867 	bl	800a818 <vPortEnterCritical>
 800874a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800874c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008750:	b25b      	sxtb	r3, r3
 8008752:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008756:	d103      	bne.n	8008760 <xQueueReceive+0x128>
 8008758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800875a:	2200      	movs	r2, #0
 800875c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008762:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008766:	b25b      	sxtb	r3, r3
 8008768:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800876c:	d103      	bne.n	8008776 <xQueueReceive+0x13e>
 800876e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008776:	f002 f881 	bl	800a87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800877a:	1d3a      	adds	r2, r7, #4
 800877c:	f107 0310 	add.w	r3, r7, #16
 8008780:	4611      	mov	r1, r2
 8008782:	4618      	mov	r0, r3
 8008784:	f001 f8c2 	bl	800990c <xTaskCheckForTimeOut>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d123      	bne.n	80087d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800878e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008790:	f000 fb23 	bl	8008dda <prvIsQueueEmpty>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d017      	beq.n	80087ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800879a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800879c:	3324      	adds	r3, #36	; 0x24
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	4611      	mov	r1, r2
 80087a2:	4618      	mov	r0, r3
 80087a4:	f000 ffe6 	bl	8009774 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80087a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087aa:	f000 fac4 	bl	8008d36 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80087ae:	f000 fe1b 	bl	80093e8 <xTaskResumeAll>
 80087b2:	4603      	mov	r3, r0
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d189      	bne.n	80086cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80087b8:	4b0f      	ldr	r3, [pc, #60]	; (80087f8 <xQueueReceive+0x1c0>)
 80087ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087be:	601a      	str	r2, [r3, #0]
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	f3bf 8f6f 	isb	sy
 80087c8:	e780      	b.n	80086cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80087ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087cc:	f000 fab3 	bl	8008d36 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80087d0:	f000 fe0a 	bl	80093e8 <xTaskResumeAll>
 80087d4:	e77a      	b.n	80086cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80087d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087d8:	f000 faad 	bl	8008d36 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80087dc:	f000 fe04 	bl	80093e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087e2:	f000 fafa 	bl	8008dda <prvIsQueueEmpty>
 80087e6:	4603      	mov	r3, r0
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f43f af6f 	beq.w	80086cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80087ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3730      	adds	r7, #48	; 0x30
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	e000ed04 	.word	0xe000ed04

080087fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b08e      	sub	sp, #56	; 0x38
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008806:	2300      	movs	r3, #0
 8008808:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800880e:	2300      	movs	r3, #0
 8008810:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10b      	bne.n	8008830 <xQueueSemaphoreTake+0x34>
 8008818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800881c:	b672      	cpsid	i
 800881e:	f383 8811 	msr	BASEPRI, r3
 8008822:	f3bf 8f6f 	isb	sy
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	b662      	cpsie	i
 800882c:	623b      	str	r3, [r7, #32]
 800882e:	e7fe      	b.n	800882e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00b      	beq.n	8008850 <xQueueSemaphoreTake+0x54>
 8008838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883c:	b672      	cpsid	i
 800883e:	f383 8811 	msr	BASEPRI, r3
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	f3bf 8f4f 	dsb	sy
 800884a:	b662      	cpsie	i
 800884c:	61fb      	str	r3, [r7, #28]
 800884e:	e7fe      	b.n	800884e <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008850:	f001 f9a0 	bl	8009b94 <xTaskGetSchedulerState>
 8008854:	4603      	mov	r3, r0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d102      	bne.n	8008860 <xQueueSemaphoreTake+0x64>
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d101      	bne.n	8008864 <xQueueSemaphoreTake+0x68>
 8008860:	2301      	movs	r3, #1
 8008862:	e000      	b.n	8008866 <xQueueSemaphoreTake+0x6a>
 8008864:	2300      	movs	r3, #0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10b      	bne.n	8008882 <xQueueSemaphoreTake+0x86>
 800886a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886e:	b672      	cpsid	i
 8008870:	f383 8811 	msr	BASEPRI, r3
 8008874:	f3bf 8f6f 	isb	sy
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	b662      	cpsie	i
 800887e:	61bb      	str	r3, [r7, #24]
 8008880:	e7fe      	b.n	8008880 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008882:	f001 ffc9 	bl	800a818 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800888a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800888c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800888e:	2b00      	cmp	r3, #0
 8008890:	d024      	beq.n	80088dc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008894:	1e5a      	subs	r2, r3, #1
 8008896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008898:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800889a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d104      	bne.n	80088ac <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80088a2:	f001 faf1 	bl	8009e88 <pvTaskIncrementMutexHeldCount>
 80088a6:	4602      	mov	r2, r0
 80088a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088aa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00f      	beq.n	80088d4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088b6:	3310      	adds	r3, #16
 80088b8:	4618      	mov	r0, r3
 80088ba:	f000 ffad 	bl	8009818 <xTaskRemoveFromEventList>
 80088be:	4603      	mov	r3, r0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d007      	beq.n	80088d4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80088c4:	4b54      	ldr	r3, [pc, #336]	; (8008a18 <xQueueSemaphoreTake+0x21c>)
 80088c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088ca:	601a      	str	r2, [r3, #0]
 80088cc:	f3bf 8f4f 	dsb	sy
 80088d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80088d4:	f001 ffd2 	bl	800a87c <vPortExitCritical>
				return pdPASS;
 80088d8:	2301      	movs	r3, #1
 80088da:	e098      	b.n	8008a0e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d112      	bne.n	8008908 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80088e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d00b      	beq.n	8008900 <xQueueSemaphoreTake+0x104>
 80088e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ec:	b672      	cpsid	i
 80088ee:	f383 8811 	msr	BASEPRI, r3
 80088f2:	f3bf 8f6f 	isb	sy
 80088f6:	f3bf 8f4f 	dsb	sy
 80088fa:	b662      	cpsie	i
 80088fc:	617b      	str	r3, [r7, #20]
 80088fe:	e7fe      	b.n	80088fe <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008900:	f001 ffbc 	bl	800a87c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008904:	2300      	movs	r3, #0
 8008906:	e082      	b.n	8008a0e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008908:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800890a:	2b00      	cmp	r3, #0
 800890c:	d106      	bne.n	800891c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800890e:	f107 030c 	add.w	r3, r7, #12
 8008912:	4618      	mov	r0, r3
 8008914:	f000 ffe4 	bl	80098e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008918:	2301      	movs	r3, #1
 800891a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800891c:	f001 ffae 	bl	800a87c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008920:	f000 fd54 	bl	80093cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008924:	f001 ff78 	bl	800a818 <vPortEnterCritical>
 8008928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800892a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800892e:	b25b      	sxtb	r3, r3
 8008930:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008934:	d103      	bne.n	800893e <xQueueSemaphoreTake+0x142>
 8008936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008938:	2200      	movs	r2, #0
 800893a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800893e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008940:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008944:	b25b      	sxtb	r3, r3
 8008946:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800894a:	d103      	bne.n	8008954 <xQueueSemaphoreTake+0x158>
 800894c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800894e:	2200      	movs	r2, #0
 8008950:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008954:	f001 ff92 	bl	800a87c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008958:	463a      	mov	r2, r7
 800895a:	f107 030c 	add.w	r3, r7, #12
 800895e:	4611      	mov	r1, r2
 8008960:	4618      	mov	r0, r3
 8008962:	f000 ffd3 	bl	800990c <xTaskCheckForTimeOut>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d132      	bne.n	80089d2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800896c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800896e:	f000 fa34 	bl	8008dda <prvIsQueueEmpty>
 8008972:	4603      	mov	r3, r0
 8008974:	2b00      	cmp	r3, #0
 8008976:	d026      	beq.n	80089c6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d109      	bne.n	8008994 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008980:	f001 ff4a 	bl	800a818 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	4618      	mov	r0, r3
 800898a:	f001 f921 	bl	8009bd0 <xTaskPriorityInherit>
 800898e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008990:	f001 ff74 	bl	800a87c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008996:	3324      	adds	r3, #36	; 0x24
 8008998:	683a      	ldr	r2, [r7, #0]
 800899a:	4611      	mov	r1, r2
 800899c:	4618      	mov	r0, r3
 800899e:	f000 fee9 	bl	8009774 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80089a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089a4:	f000 f9c7 	bl	8008d36 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80089a8:	f000 fd1e 	bl	80093e8 <xTaskResumeAll>
 80089ac:	4603      	mov	r3, r0
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f47f af67 	bne.w	8008882 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80089b4:	4b18      	ldr	r3, [pc, #96]	; (8008a18 <xQueueSemaphoreTake+0x21c>)
 80089b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089ba:	601a      	str	r2, [r3, #0]
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	f3bf 8f6f 	isb	sy
 80089c4:	e75d      	b.n	8008882 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80089c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089c8:	f000 f9b5 	bl	8008d36 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80089cc:	f000 fd0c 	bl	80093e8 <xTaskResumeAll>
 80089d0:	e757      	b.n	8008882 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80089d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089d4:	f000 f9af 	bl	8008d36 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80089d8:	f000 fd06 	bl	80093e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089de:	f000 f9fc 	bl	8008dda <prvIsQueueEmpty>
 80089e2:	4603      	mov	r3, r0
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f43f af4c 	beq.w	8008882 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80089ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d00d      	beq.n	8008a0c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80089f0:	f001 ff12 	bl	800a818 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80089f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089f6:	f000 f8f6 	bl	8008be6 <prvGetDisinheritPriorityAfterTimeout>
 80089fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80089fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008a02:	4618      	mov	r0, r3
 8008a04:	f001 f9bc 	bl	8009d80 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008a08:	f001 ff38 	bl	800a87c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a0c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3738      	adds	r7, #56	; 0x38
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	e000ed04 	.word	0xe000ed04

08008a1c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b08e      	sub	sp, #56	; 0x38
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	60f8      	str	r0, [r7, #12]
 8008a24:	60b9      	str	r1, [r7, #8]
 8008a26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d10b      	bne.n	8008a4a <xQueueReceiveFromISR+0x2e>
 8008a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a36:	b672      	cpsid	i
 8008a38:	f383 8811 	msr	BASEPRI, r3
 8008a3c:	f3bf 8f6f 	isb	sy
 8008a40:	f3bf 8f4f 	dsb	sy
 8008a44:	b662      	cpsie	i
 8008a46:	623b      	str	r3, [r7, #32]
 8008a48:	e7fe      	b.n	8008a48 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d103      	bne.n	8008a58 <xQueueReceiveFromISR+0x3c>
 8008a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <xQueueReceiveFromISR+0x40>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	e000      	b.n	8008a5e <xQueueReceiveFromISR+0x42>
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10b      	bne.n	8008a7a <xQueueReceiveFromISR+0x5e>
 8008a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a66:	b672      	cpsid	i
 8008a68:	f383 8811 	msr	BASEPRI, r3
 8008a6c:	f3bf 8f6f 	isb	sy
 8008a70:	f3bf 8f4f 	dsb	sy
 8008a74:	b662      	cpsie	i
 8008a76:	61fb      	str	r3, [r7, #28]
 8008a78:	e7fe      	b.n	8008a78 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a7a:	f001 ffad 	bl	800a9d8 <vPortValidateInterruptPriority>
	__asm volatile
 8008a7e:	f3ef 8211 	mrs	r2, BASEPRI
 8008a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a86:	b672      	cpsid	i
 8008a88:	f383 8811 	msr	BASEPRI, r3
 8008a8c:	f3bf 8f6f 	isb	sy
 8008a90:	f3bf 8f4f 	dsb	sy
 8008a94:	b662      	cpsie	i
 8008a96:	61ba      	str	r2, [r7, #24]
 8008a98:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008a9a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aa2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d02f      	beq.n	8008b0a <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ab0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ab4:	68b9      	ldr	r1, [r7, #8]
 8008ab6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ab8:	f000 f917 	bl	8008cea <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008abe:	1e5a      	subs	r2, r3, #1
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008ac4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008ac8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008acc:	d112      	bne.n	8008af4 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d016      	beq.n	8008b04 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ad8:	3310      	adds	r3, #16
 8008ada:	4618      	mov	r0, r3
 8008adc:	f000 fe9c 	bl	8009818 <xTaskRemoveFromEventList>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00e      	beq.n	8008b04 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d00b      	beq.n	8008b04 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	601a      	str	r2, [r3, #0]
 8008af2:	e007      	b.n	8008b04 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008af4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008af8:	3301      	adds	r3, #1
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	b25a      	sxtb	r2, r3
 8008afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008b04:	2301      	movs	r3, #1
 8008b06:	637b      	str	r3, [r7, #52]	; 0x34
 8008b08:	e001      	b.n	8008b0e <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b10:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3738      	adds	r7, #56	; 0x38
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b084      	sub	sp, #16
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10b      	bne.n	8008b48 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b34:	b672      	cpsid	i
 8008b36:	f383 8811 	msr	BASEPRI, r3
 8008b3a:	f3bf 8f6f 	isb	sy
 8008b3e:	f3bf 8f4f 	dsb	sy
 8008b42:	b662      	cpsie	i
 8008b44:	60bb      	str	r3, [r7, #8]
 8008b46:	e7fe      	b.n	8008b46 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 8008b48:	f001 fe66 	bl	800a818 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b50:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008b52:	f001 fe93 	bl	800a87c <vPortExitCritical>

	return uxReturn;
 8008b56:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008b60:	b480      	push	{r7}
 8008b62:	b087      	sub	sp, #28
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d10b      	bne.n	8008b8a <uxQueueMessagesWaitingFromISR+0x2a>
 8008b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b76:	b672      	cpsid	i
 8008b78:	f383 8811 	msr	BASEPRI, r3
 8008b7c:	f3bf 8f6f 	isb	sy
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	b662      	cpsie	i
 8008b86:	60fb      	str	r3, [r7, #12]
 8008b88:	e7fe      	b.n	8008b88 <uxQueueMessagesWaitingFromISR+0x28>
	uxReturn = pxQueue->uxMessagesWaiting;
 8008b8a:	697b      	ldr	r3, [r7, #20]
 8008b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b8e:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8008b90:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008b92:	4618      	mov	r0, r3
 8008b94:	371c      	adds	r7, #28
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b084      	sub	sp, #16
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10b      	bne.n	8008bc8 <vQueueDelete+0x2a>
 8008bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb4:	b672      	cpsid	i
 8008bb6:	f383 8811 	msr	BASEPRI, r3
 8008bba:	f3bf 8f6f 	isb	sy
 8008bbe:	f3bf 8f4f 	dsb	sy
 8008bc2:	b662      	cpsie	i
 8008bc4:	60bb      	str	r3, [r7, #8]
 8008bc6:	e7fe      	b.n	8008bc6 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	f000 f95d 	bl	8008e88 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d102      	bne.n	8008bde <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008bd8:	68f8      	ldr	r0, [r7, #12]
 8008bda:	f002 f807 	bl	800abec <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008bde:	bf00      	nop
 8008be0:	3710      	adds	r7, #16
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008be6:	b480      	push	{r7}
 8008be8:	b085      	sub	sp, #20
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d006      	beq.n	8008c04 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008c00:	60fb      	str	r3, [r7, #12]
 8008c02:	e001      	b.n	8008c08 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008c04:	2300      	movs	r3, #0
 8008c06:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008c08:	68fb      	ldr	r3, [r7, #12]
	}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3714      	adds	r7, #20
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b086      	sub	sp, #24
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	60f8      	str	r0, [r7, #12]
 8008c1e:	60b9      	str	r1, [r7, #8]
 8008c20:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c22:	2300      	movs	r3, #0
 8008c24:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d10d      	bne.n	8008c50 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d14d      	bne.n	8008cd8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f001 f82d 	bl	8009ca0 <xTaskPriorityDisinherit>
 8008c46:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	609a      	str	r2, [r3, #8]
 8008c4e:	e043      	b.n	8008cd8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d119      	bne.n	8008c8a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6858      	ldr	r0, [r3, #4]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c5e:	461a      	mov	r2, r3
 8008c60:	68b9      	ldr	r1, [r7, #8]
 8008c62:	f002 f90d 	bl	800ae80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	685a      	ldr	r2, [r3, #4]
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6e:	441a      	add	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	685a      	ldr	r2, [r3, #4]
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d32b      	bcc.n	8008cd8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	605a      	str	r2, [r3, #4]
 8008c88:	e026      	b.n	8008cd8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	68d8      	ldr	r0, [r3, #12]
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c92:	461a      	mov	r2, r3
 8008c94:	68b9      	ldr	r1, [r7, #8]
 8008c96:	f002 f8f3 	bl	800ae80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	68da      	ldr	r2, [r3, #12]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ca2:	425b      	negs	r3, r3
 8008ca4:	441a      	add	r2, r3
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	68da      	ldr	r2, [r3, #12]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d207      	bcs.n	8008cc6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	689a      	ldr	r2, [r3, #8]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cbe:	425b      	negs	r3, r3
 8008cc0:	441a      	add	r2, r3
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d105      	bne.n	8008cd8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d002      	beq.n	8008cd8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	1c5a      	adds	r2, r3, #1
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008ce0:	697b      	ldr	r3, [r7, #20]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3718      	adds	r7, #24
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}

08008cea <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b082      	sub	sp, #8
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
 8008cf2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d018      	beq.n	8008d2e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	68da      	ldr	r2, [r3, #12]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d04:	441a      	add	r2, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	68da      	ldr	r2, [r3, #12]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d303      	bcc.n	8008d1e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	68d9      	ldr	r1, [r3, #12]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d26:	461a      	mov	r2, r3
 8008d28:	6838      	ldr	r0, [r7, #0]
 8008d2a:	f002 f8a9 	bl	800ae80 <memcpy>
	}
}
 8008d2e:	bf00      	nop
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b084      	sub	sp, #16
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d3e:	f001 fd6b 	bl	800a818 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d48:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d4a:	e011      	b.n	8008d70 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d012      	beq.n	8008d7a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	3324      	adds	r3, #36	; 0x24
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f000 fd5d 	bl	8009818 <xTaskRemoveFromEventList>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008d64:	f000 fe36 	bl	80099d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008d68:	7bfb      	ldrb	r3, [r7, #15]
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	dce9      	bgt.n	8008d4c <prvUnlockQueue+0x16>
 8008d78:	e000      	b.n	8008d7c <prvUnlockQueue+0x46>
					break;
 8008d7a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	22ff      	movs	r2, #255	; 0xff
 8008d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008d84:	f001 fd7a 	bl	800a87c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008d88:	f001 fd46 	bl	800a818 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d92:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d94:	e011      	b.n	8008dba <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	691b      	ldr	r3, [r3, #16]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d012      	beq.n	8008dc4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	3310      	adds	r3, #16
 8008da2:	4618      	mov	r0, r3
 8008da4:	f000 fd38 	bl	8009818 <xTaskRemoveFromEventList>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008dae:	f000 fe11 	bl	80099d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008db2:	7bbb      	ldrb	r3, [r7, #14]
 8008db4:	3b01      	subs	r3, #1
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008dba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	dce9      	bgt.n	8008d96 <prvUnlockQueue+0x60>
 8008dc2:	e000      	b.n	8008dc6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008dc4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	22ff      	movs	r2, #255	; 0xff
 8008dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008dce:	f001 fd55 	bl	800a87c <vPortExitCritical>
}
 8008dd2:	bf00      	nop
 8008dd4:	3710      	adds	r7, #16
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	bd80      	pop	{r7, pc}

08008dda <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008dda:	b580      	push	{r7, lr}
 8008ddc:	b084      	sub	sp, #16
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008de2:	f001 fd19 	bl	800a818 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d102      	bne.n	8008df4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008dee:	2301      	movs	r3, #1
 8008df0:	60fb      	str	r3, [r7, #12]
 8008df2:	e001      	b.n	8008df8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008df4:	2300      	movs	r3, #0
 8008df6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008df8:	f001 fd40 	bl	800a87c <vPortExitCritical>

	return xReturn;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b084      	sub	sp, #16
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e0e:	f001 fd03 	bl	800a818 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d102      	bne.n	8008e24 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	60fb      	str	r3, [r7, #12]
 8008e22:	e001      	b.n	8008e28 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e24:	2300      	movs	r3, #0
 8008e26:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e28:	f001 fd28 	bl	800a87c <vPortExitCritical>

	return xReturn;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3710      	adds	r7, #16
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
	...

08008e38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e42:	2300      	movs	r3, #0
 8008e44:	60fb      	str	r3, [r7, #12]
 8008e46:	e014      	b.n	8008e72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e48:	4a0e      	ldr	r2, [pc, #56]	; (8008e84 <vQueueAddToRegistry+0x4c>)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10b      	bne.n	8008e6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e54:	490b      	ldr	r1, [pc, #44]	; (8008e84 <vQueueAddToRegistry+0x4c>)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	683a      	ldr	r2, [r7, #0]
 8008e5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e5e:	4a09      	ldr	r2, [pc, #36]	; (8008e84 <vQueueAddToRegistry+0x4c>)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	00db      	lsls	r3, r3, #3
 8008e64:	4413      	add	r3, r2
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008e6a:	e005      	b.n	8008e78 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	3301      	adds	r3, #1
 8008e70:	60fb      	str	r3, [r7, #12]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b07      	cmp	r3, #7
 8008e76:	d9e7      	bls.n	8008e48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008e78:	bf00      	nop
 8008e7a:	3714      	adds	r7, #20
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr
 8008e84:	20004cbc 	.word	0x20004cbc

08008e88 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e90:	2300      	movs	r3, #0
 8008e92:	60fb      	str	r3, [r7, #12]
 8008e94:	e016      	b.n	8008ec4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008e96:	4a10      	ldr	r2, [pc, #64]	; (8008ed8 <vQueueUnregisterQueue+0x50>)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	00db      	lsls	r3, r3, #3
 8008e9c:	4413      	add	r3, r2
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d10b      	bne.n	8008ebe <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008ea6:	4a0c      	ldr	r2, [pc, #48]	; (8008ed8 <vQueueUnregisterQueue+0x50>)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2100      	movs	r1, #0
 8008eac:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008eb0:	4a09      	ldr	r2, [pc, #36]	; (8008ed8 <vQueueUnregisterQueue+0x50>)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	00db      	lsls	r3, r3, #3
 8008eb6:	4413      	add	r3, r2
 8008eb8:	2200      	movs	r2, #0
 8008eba:	605a      	str	r2, [r3, #4]
				break;
 8008ebc:	e005      	b.n	8008eca <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	60fb      	str	r3, [r7, #12]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2b07      	cmp	r3, #7
 8008ec8:	d9e5      	bls.n	8008e96 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008eca:	bf00      	nop
 8008ecc:	3714      	adds	r7, #20
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr
 8008ed6:	bf00      	nop
 8008ed8:	20004cbc 	.word	0x20004cbc

08008edc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008eec:	f001 fc94 	bl	800a818 <vPortEnterCritical>
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ef6:	b25b      	sxtb	r3, r3
 8008ef8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008efc:	d103      	bne.n	8008f06 <vQueueWaitForMessageRestricted+0x2a>
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f0c:	b25b      	sxtb	r3, r3
 8008f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f12:	d103      	bne.n	8008f1c <vQueueWaitForMessageRestricted+0x40>
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f1c:	f001 fcae 	bl	800a87c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d106      	bne.n	8008f36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	3324      	adds	r3, #36	; 0x24
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	68b9      	ldr	r1, [r7, #8]
 8008f30:	4618      	mov	r0, r3
 8008f32:	f000 fc45 	bl	80097c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008f36:	6978      	ldr	r0, [r7, #20]
 8008f38:	f7ff fefd 	bl	8008d36 <prvUnlockQueue>
	}
 8008f3c:	bf00      	nop
 8008f3e:	3718      	adds	r7, #24
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b08e      	sub	sp, #56	; 0x38
 8008f48:	af04      	add	r7, sp, #16
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	607a      	str	r2, [r7, #4]
 8008f50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d10b      	bne.n	8008f70 <xTaskCreateStatic+0x2c>
 8008f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5c:	b672      	cpsid	i
 8008f5e:	f383 8811 	msr	BASEPRI, r3
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	b662      	cpsie	i
 8008f6c:	623b      	str	r3, [r7, #32]
 8008f6e:	e7fe      	b.n	8008f6e <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8008f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10b      	bne.n	8008f8e <xTaskCreateStatic+0x4a>
 8008f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7a:	b672      	cpsid	i
 8008f7c:	f383 8811 	msr	BASEPRI, r3
 8008f80:	f3bf 8f6f 	isb	sy
 8008f84:	f3bf 8f4f 	dsb	sy
 8008f88:	b662      	cpsie	i
 8008f8a:	61fb      	str	r3, [r7, #28]
 8008f8c:	e7fe      	b.n	8008f8c <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008f8e:	235c      	movs	r3, #92	; 0x5c
 8008f90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	2b5c      	cmp	r3, #92	; 0x5c
 8008f96:	d00b      	beq.n	8008fb0 <xTaskCreateStatic+0x6c>
 8008f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f9c:	b672      	cpsid	i
 8008f9e:	f383 8811 	msr	BASEPRI, r3
 8008fa2:	f3bf 8f6f 	isb	sy
 8008fa6:	f3bf 8f4f 	dsb	sy
 8008faa:	b662      	cpsie	i
 8008fac:	61bb      	str	r3, [r7, #24]
 8008fae:	e7fe      	b.n	8008fae <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008fb0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d01e      	beq.n	8008ff6 <xTaskCreateStatic+0xb2>
 8008fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d01b      	beq.n	8008ff6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fc6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fca:	2202      	movs	r2, #2
 8008fcc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9303      	str	r3, [sp, #12]
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	9302      	str	r3, [sp, #8]
 8008fd8:	f107 0314 	add.w	r3, r7, #20
 8008fdc:	9301      	str	r3, [sp, #4]
 8008fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	68b9      	ldr	r1, [r7, #8]
 8008fe8:	68f8      	ldr	r0, [r7, #12]
 8008fea:	f000 f850 	bl	800908e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008fee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008ff0:	f000 f8de 	bl	80091b0 <prvAddNewTaskToReadyList>
 8008ff4:	e001      	b.n	8008ffa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008ffa:	697b      	ldr	r3, [r7, #20]
	}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3728      	adds	r7, #40	; 0x28
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009004:	b580      	push	{r7, lr}
 8009006:	b08c      	sub	sp, #48	; 0x30
 8009008:	af04      	add	r7, sp, #16
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	603b      	str	r3, [r7, #0]
 8009010:	4613      	mov	r3, r2
 8009012:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009014:	88fb      	ldrh	r3, [r7, #6]
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	4618      	mov	r0, r3
 800901a:	f001 fd1f 	bl	800aa5c <pvPortMalloc>
 800901e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d00e      	beq.n	8009044 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009026:	205c      	movs	r0, #92	; 0x5c
 8009028:	f001 fd18 	bl	800aa5c <pvPortMalloc>
 800902c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800902e:	69fb      	ldr	r3, [r7, #28]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d003      	beq.n	800903c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009034:	69fb      	ldr	r3, [r7, #28]
 8009036:	697a      	ldr	r2, [r7, #20]
 8009038:	631a      	str	r2, [r3, #48]	; 0x30
 800903a:	e005      	b.n	8009048 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800903c:	6978      	ldr	r0, [r7, #20]
 800903e:	f001 fdd5 	bl	800abec <vPortFree>
 8009042:	e001      	b.n	8009048 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009044:	2300      	movs	r3, #0
 8009046:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d017      	beq.n	800907e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	2200      	movs	r2, #0
 8009052:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009056:	88fa      	ldrh	r2, [r7, #6]
 8009058:	2300      	movs	r3, #0
 800905a:	9303      	str	r3, [sp, #12]
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	9302      	str	r3, [sp, #8]
 8009060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009062:	9301      	str	r3, [sp, #4]
 8009064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009066:	9300      	str	r3, [sp, #0]
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	68b9      	ldr	r1, [r7, #8]
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f000 f80e 	bl	800908e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009072:	69f8      	ldr	r0, [r7, #28]
 8009074:	f000 f89c 	bl	80091b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009078:	2301      	movs	r3, #1
 800907a:	61bb      	str	r3, [r7, #24]
 800907c:	e002      	b.n	8009084 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800907e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009082:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009084:	69bb      	ldr	r3, [r7, #24]
	}
 8009086:	4618      	mov	r0, r3
 8009088:	3720      	adds	r7, #32
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}

0800908e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b088      	sub	sp, #32
 8009092:	af00      	add	r7, sp, #0
 8009094:	60f8      	str	r0, [r7, #12]
 8009096:	60b9      	str	r1, [r7, #8]
 8009098:	607a      	str	r2, [r7, #4]
 800909a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800909c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800909e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	461a      	mov	r2, r3
 80090a6:	21a5      	movs	r1, #165	; 0xa5
 80090a8:	f001 fef5 	bl	800ae96 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80090ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80090b6:	440b      	add	r3, r1
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	4413      	add	r3, r2
 80090bc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	f023 0307 	bic.w	r3, r3, #7
 80090c4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80090c6:	69bb      	ldr	r3, [r7, #24]
 80090c8:	f003 0307 	and.w	r3, r3, #7
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00b      	beq.n	80090e8 <prvInitialiseNewTask+0x5a>
 80090d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d4:	b672      	cpsid	i
 80090d6:	f383 8811 	msr	BASEPRI, r3
 80090da:	f3bf 8f6f 	isb	sy
 80090de:	f3bf 8f4f 	dsb	sy
 80090e2:	b662      	cpsie	i
 80090e4:	617b      	str	r3, [r7, #20]
 80090e6:	e7fe      	b.n	80090e6 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d01f      	beq.n	800912e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80090ee:	2300      	movs	r3, #0
 80090f0:	61fb      	str	r3, [r7, #28]
 80090f2:	e012      	b.n	800911a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80090f4:	68ba      	ldr	r2, [r7, #8]
 80090f6:	69fb      	ldr	r3, [r7, #28]
 80090f8:	4413      	add	r3, r2
 80090fa:	7819      	ldrb	r1, [r3, #0]
 80090fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	4413      	add	r3, r2
 8009102:	3334      	adds	r3, #52	; 0x34
 8009104:	460a      	mov	r2, r1
 8009106:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	4413      	add	r3, r2
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d006      	beq.n	8009122 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	3301      	adds	r3, #1
 8009118:	61fb      	str	r3, [r7, #28]
 800911a:	69fb      	ldr	r3, [r7, #28]
 800911c:	2b0f      	cmp	r3, #15
 800911e:	d9e9      	bls.n	80090f4 <prvInitialiseNewTask+0x66>
 8009120:	e000      	b.n	8009124 <prvInitialiseNewTask+0x96>
			{
				break;
 8009122:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009126:	2200      	movs	r2, #0
 8009128:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800912c:	e003      	b.n	8009136 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800912e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009130:	2200      	movs	r2, #0
 8009132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009138:	2b37      	cmp	r3, #55	; 0x37
 800913a:	d901      	bls.n	8009140 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800913c:	2337      	movs	r3, #55	; 0x37
 800913e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009142:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009144:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009148:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800914a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800914c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800914e:	2200      	movs	r2, #0
 8009150:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009154:	3304      	adds	r3, #4
 8009156:	4618      	mov	r0, r3
 8009158:	f7fe fdf0 	bl	8007d3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800915c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915e:	3318      	adds	r3, #24
 8009160:	4618      	mov	r0, r3
 8009162:	f7fe fdeb 	bl	8007d3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009168:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800916a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800916c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800916e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009174:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800917a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800917c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917e:	2200      	movs	r2, #0
 8009180:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009184:	2200      	movs	r2, #0
 8009186:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	68f9      	ldr	r1, [r7, #12]
 800918e:	69b8      	ldr	r0, [r7, #24]
 8009190:	f001 fa36 	bl	800a600 <pxPortInitialiseStack>
 8009194:	4602      	mov	r2, r0
 8009196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009198:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800919a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800919c:	2b00      	cmp	r3, #0
 800919e:	d002      	beq.n	80091a6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80091a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091a6:	bf00      	nop
 80091a8:	3720      	adds	r7, #32
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
	...

080091b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80091b8:	f001 fb2e 	bl	800a818 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80091bc:	4b2d      	ldr	r3, [pc, #180]	; (8009274 <prvAddNewTaskToReadyList+0xc4>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	3301      	adds	r3, #1
 80091c2:	4a2c      	ldr	r2, [pc, #176]	; (8009274 <prvAddNewTaskToReadyList+0xc4>)
 80091c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80091c6:	4b2c      	ldr	r3, [pc, #176]	; (8009278 <prvAddNewTaskToReadyList+0xc8>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d109      	bne.n	80091e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80091ce:	4a2a      	ldr	r2, [pc, #168]	; (8009278 <prvAddNewTaskToReadyList+0xc8>)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80091d4:	4b27      	ldr	r3, [pc, #156]	; (8009274 <prvAddNewTaskToReadyList+0xc4>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d110      	bne.n	80091fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80091dc:	f000 fc1e 	bl	8009a1c <prvInitialiseTaskLists>
 80091e0:	e00d      	b.n	80091fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80091e2:	4b26      	ldr	r3, [pc, #152]	; (800927c <prvAddNewTaskToReadyList+0xcc>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d109      	bne.n	80091fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80091ea:	4b23      	ldr	r3, [pc, #140]	; (8009278 <prvAddNewTaskToReadyList+0xc8>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d802      	bhi.n	80091fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80091f8:	4a1f      	ldr	r2, [pc, #124]	; (8009278 <prvAddNewTaskToReadyList+0xc8>)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80091fe:	4b20      	ldr	r3, [pc, #128]	; (8009280 <prvAddNewTaskToReadyList+0xd0>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	3301      	adds	r3, #1
 8009204:	4a1e      	ldr	r2, [pc, #120]	; (8009280 <prvAddNewTaskToReadyList+0xd0>)
 8009206:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009208:	4b1d      	ldr	r3, [pc, #116]	; (8009280 <prvAddNewTaskToReadyList+0xd0>)
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009214:	4b1b      	ldr	r3, [pc, #108]	; (8009284 <prvAddNewTaskToReadyList+0xd4>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	429a      	cmp	r2, r3
 800921a:	d903      	bls.n	8009224 <prvAddNewTaskToReadyList+0x74>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009220:	4a18      	ldr	r2, [pc, #96]	; (8009284 <prvAddNewTaskToReadyList+0xd4>)
 8009222:	6013      	str	r3, [r2, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009228:	4613      	mov	r3, r2
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	4413      	add	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4a15      	ldr	r2, [pc, #84]	; (8009288 <prvAddNewTaskToReadyList+0xd8>)
 8009232:	441a      	add	r2, r3
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	3304      	adds	r3, #4
 8009238:	4619      	mov	r1, r3
 800923a:	4610      	mov	r0, r2
 800923c:	f7fe fd8b 	bl	8007d56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009240:	f001 fb1c 	bl	800a87c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009244:	4b0d      	ldr	r3, [pc, #52]	; (800927c <prvAddNewTaskToReadyList+0xcc>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00e      	beq.n	800926a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800924c:	4b0a      	ldr	r3, [pc, #40]	; (8009278 <prvAddNewTaskToReadyList+0xc8>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009256:	429a      	cmp	r2, r3
 8009258:	d207      	bcs.n	800926a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800925a:	4b0c      	ldr	r3, [pc, #48]	; (800928c <prvAddNewTaskToReadyList+0xdc>)
 800925c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009260:	601a      	str	r2, [r3, #0]
 8009262:	f3bf 8f4f 	dsb	sy
 8009266:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800926a:	bf00      	nop
 800926c:	3708      	adds	r7, #8
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	20000c60 	.word	0x20000c60
 8009278:	2000078c 	.word	0x2000078c
 800927c:	20000c6c 	.word	0x20000c6c
 8009280:	20000c7c 	.word	0x20000c7c
 8009284:	20000c68 	.word	0x20000c68
 8009288:	20000790 	.word	0x20000790
 800928c:	e000ed04 	.word	0xe000ed04

08009290 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009298:	2300      	movs	r3, #0
 800929a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d018      	beq.n	80092d4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80092a2:	4b14      	ldr	r3, [pc, #80]	; (80092f4 <vTaskDelay+0x64>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00b      	beq.n	80092c2 <vTaskDelay+0x32>
 80092aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ae:	b672      	cpsid	i
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	b662      	cpsie	i
 80092be:	60bb      	str	r3, [r7, #8]
 80092c0:	e7fe      	b.n	80092c0 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80092c2:	f000 f883 	bl	80093cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80092c6:	2100      	movs	r1, #0
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f000 fdf1 	bl	8009eb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80092ce:	f000 f88b 	bl	80093e8 <xTaskResumeAll>
 80092d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d107      	bne.n	80092ea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80092da:	4b07      	ldr	r3, [pc, #28]	; (80092f8 <vTaskDelay+0x68>)
 80092dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092e0:	601a      	str	r2, [r3, #0]
 80092e2:	f3bf 8f4f 	dsb	sy
 80092e6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80092ea:	bf00      	nop
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	bf00      	nop
 80092f4:	20000c88 	.word	0x20000c88
 80092f8:	e000ed04 	.word	0xe000ed04

080092fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b08a      	sub	sp, #40	; 0x28
 8009300:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009302:	2300      	movs	r3, #0
 8009304:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009306:	2300      	movs	r3, #0
 8009308:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800930a:	463a      	mov	r2, r7
 800930c:	1d39      	adds	r1, r7, #4
 800930e:	f107 0308 	add.w	r3, r7, #8
 8009312:	4618      	mov	r0, r3
 8009314:	f7fe fcbe 	bl	8007c94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009318:	6839      	ldr	r1, [r7, #0]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	68ba      	ldr	r2, [r7, #8]
 800931e:	9202      	str	r2, [sp, #8]
 8009320:	9301      	str	r3, [sp, #4]
 8009322:	2300      	movs	r3, #0
 8009324:	9300      	str	r3, [sp, #0]
 8009326:	2300      	movs	r3, #0
 8009328:	460a      	mov	r2, r1
 800932a:	4922      	ldr	r1, [pc, #136]	; (80093b4 <vTaskStartScheduler+0xb8>)
 800932c:	4822      	ldr	r0, [pc, #136]	; (80093b8 <vTaskStartScheduler+0xbc>)
 800932e:	f7ff fe09 	bl	8008f44 <xTaskCreateStatic>
 8009332:	4602      	mov	r2, r0
 8009334:	4b21      	ldr	r3, [pc, #132]	; (80093bc <vTaskStartScheduler+0xc0>)
 8009336:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009338:	4b20      	ldr	r3, [pc, #128]	; (80093bc <vTaskStartScheduler+0xc0>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d002      	beq.n	8009346 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009340:	2301      	movs	r3, #1
 8009342:	617b      	str	r3, [r7, #20]
 8009344:	e001      	b.n	800934a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009346:	2300      	movs	r3, #0
 8009348:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	2b01      	cmp	r3, #1
 800934e:	d102      	bne.n	8009356 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009350:	f000 fe02 	bl	8009f58 <xTimerCreateTimerTask>
 8009354:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	2b01      	cmp	r3, #1
 800935a:	d117      	bne.n	800938c <vTaskStartScheduler+0x90>
 800935c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009360:	b672      	cpsid	i
 8009362:	f383 8811 	msr	BASEPRI, r3
 8009366:	f3bf 8f6f 	isb	sy
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	b662      	cpsie	i
 8009370:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009372:	4b13      	ldr	r3, [pc, #76]	; (80093c0 <vTaskStartScheduler+0xc4>)
 8009374:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009378:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800937a:	4b12      	ldr	r3, [pc, #72]	; (80093c4 <vTaskStartScheduler+0xc8>)
 800937c:	2201      	movs	r2, #1
 800937e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009380:	4b11      	ldr	r3, [pc, #68]	; (80093c8 <vTaskStartScheduler+0xcc>)
 8009382:	2200      	movs	r2, #0
 8009384:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009386:	f001 f9cb 	bl	800a720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800938a:	e00f      	b.n	80093ac <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009392:	d10b      	bne.n	80093ac <vTaskStartScheduler+0xb0>
 8009394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009398:	b672      	cpsid	i
 800939a:	f383 8811 	msr	BASEPRI, r3
 800939e:	f3bf 8f6f 	isb	sy
 80093a2:	f3bf 8f4f 	dsb	sy
 80093a6:	b662      	cpsie	i
 80093a8:	60fb      	str	r3, [r7, #12]
 80093aa:	e7fe      	b.n	80093aa <vTaskStartScheduler+0xae>
}
 80093ac:	bf00      	nop
 80093ae:	3718      	adds	r7, #24
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	0800b92c 	.word	0x0800b92c
 80093b8:	080099ed 	.word	0x080099ed
 80093bc:	20000c84 	.word	0x20000c84
 80093c0:	20000c80 	.word	0x20000c80
 80093c4:	20000c6c 	.word	0x20000c6c
 80093c8:	20000c64 	.word	0x20000c64

080093cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80093cc:	b480      	push	{r7}
 80093ce:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80093d0:	4b04      	ldr	r3, [pc, #16]	; (80093e4 <vTaskSuspendAll+0x18>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	3301      	adds	r3, #1
 80093d6:	4a03      	ldr	r2, [pc, #12]	; (80093e4 <vTaskSuspendAll+0x18>)
 80093d8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80093da:	bf00      	nop
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr
 80093e4:	20000c88 	.word	0x20000c88

080093e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80093ee:	2300      	movs	r3, #0
 80093f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80093f2:	2300      	movs	r3, #0
 80093f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80093f6:	4b42      	ldr	r3, [pc, #264]	; (8009500 <xTaskResumeAll+0x118>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d10b      	bne.n	8009416 <xTaskResumeAll+0x2e>
 80093fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009402:	b672      	cpsid	i
 8009404:	f383 8811 	msr	BASEPRI, r3
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	b662      	cpsie	i
 8009412:	603b      	str	r3, [r7, #0]
 8009414:	e7fe      	b.n	8009414 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009416:	f001 f9ff 	bl	800a818 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800941a:	4b39      	ldr	r3, [pc, #228]	; (8009500 <xTaskResumeAll+0x118>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	3b01      	subs	r3, #1
 8009420:	4a37      	ldr	r2, [pc, #220]	; (8009500 <xTaskResumeAll+0x118>)
 8009422:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009424:	4b36      	ldr	r3, [pc, #216]	; (8009500 <xTaskResumeAll+0x118>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d162      	bne.n	80094f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800942c:	4b35      	ldr	r3, [pc, #212]	; (8009504 <xTaskResumeAll+0x11c>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d05e      	beq.n	80094f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009434:	e02f      	b.n	8009496 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009436:	4b34      	ldr	r3, [pc, #208]	; (8009508 <xTaskResumeAll+0x120>)
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	3318      	adds	r3, #24
 8009442:	4618      	mov	r0, r3
 8009444:	f7fe fce4 	bl	8007e10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	3304      	adds	r3, #4
 800944c:	4618      	mov	r0, r3
 800944e:	f7fe fcdf 	bl	8007e10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009456:	4b2d      	ldr	r3, [pc, #180]	; (800950c <xTaskResumeAll+0x124>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	429a      	cmp	r2, r3
 800945c:	d903      	bls.n	8009466 <xTaskResumeAll+0x7e>
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009462:	4a2a      	ldr	r2, [pc, #168]	; (800950c <xTaskResumeAll+0x124>)
 8009464:	6013      	str	r3, [r2, #0]
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800946a:	4613      	mov	r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	4413      	add	r3, r2
 8009470:	009b      	lsls	r3, r3, #2
 8009472:	4a27      	ldr	r2, [pc, #156]	; (8009510 <xTaskResumeAll+0x128>)
 8009474:	441a      	add	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	3304      	adds	r3, #4
 800947a:	4619      	mov	r1, r3
 800947c:	4610      	mov	r0, r2
 800947e:	f7fe fc6a 	bl	8007d56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009486:	4b23      	ldr	r3, [pc, #140]	; (8009514 <xTaskResumeAll+0x12c>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800948c:	429a      	cmp	r2, r3
 800948e:	d302      	bcc.n	8009496 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009490:	4b21      	ldr	r3, [pc, #132]	; (8009518 <xTaskResumeAll+0x130>)
 8009492:	2201      	movs	r2, #1
 8009494:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009496:	4b1c      	ldr	r3, [pc, #112]	; (8009508 <xTaskResumeAll+0x120>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d1cb      	bne.n	8009436 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d001      	beq.n	80094a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80094a4:	f000 fb56 	bl	8009b54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80094a8:	4b1c      	ldr	r3, [pc, #112]	; (800951c <xTaskResumeAll+0x134>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d010      	beq.n	80094d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80094b4:	f000 f846 	bl	8009544 <xTaskIncrementTick>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d002      	beq.n	80094c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80094be:	4b16      	ldr	r3, [pc, #88]	; (8009518 <xTaskResumeAll+0x130>)
 80094c0:	2201      	movs	r2, #1
 80094c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	3b01      	subs	r3, #1
 80094c8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1f1      	bne.n	80094b4 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80094d0:	4b12      	ldr	r3, [pc, #72]	; (800951c <xTaskResumeAll+0x134>)
 80094d2:	2200      	movs	r2, #0
 80094d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80094d6:	4b10      	ldr	r3, [pc, #64]	; (8009518 <xTaskResumeAll+0x130>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d009      	beq.n	80094f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80094de:	2301      	movs	r3, #1
 80094e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80094e2:	4b0f      	ldr	r3, [pc, #60]	; (8009520 <xTaskResumeAll+0x138>)
 80094e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094e8:	601a      	str	r2, [r3, #0]
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80094f2:	f001 f9c3 	bl	800a87c <vPortExitCritical>

	return xAlreadyYielded;
 80094f6:	68bb      	ldr	r3, [r7, #8]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3710      	adds	r7, #16
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}
 8009500:	20000c88 	.word	0x20000c88
 8009504:	20000c60 	.word	0x20000c60
 8009508:	20000c20 	.word	0x20000c20
 800950c:	20000c68 	.word	0x20000c68
 8009510:	20000790 	.word	0x20000790
 8009514:	2000078c 	.word	0x2000078c
 8009518:	20000c74 	.word	0x20000c74
 800951c:	20000c70 	.word	0x20000c70
 8009520:	e000ed04 	.word	0xe000ed04

08009524 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800952a:	4b05      	ldr	r3, [pc, #20]	; (8009540 <xTaskGetTickCount+0x1c>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009530:	687b      	ldr	r3, [r7, #4]
}
 8009532:	4618      	mov	r0, r3
 8009534:	370c      	adds	r7, #12
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	20000c64 	.word	0x20000c64

08009544 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b086      	sub	sp, #24
 8009548:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800954a:	2300      	movs	r3, #0
 800954c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800954e:	4b4f      	ldr	r3, [pc, #316]	; (800968c <xTaskIncrementTick+0x148>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	f040 808a 	bne.w	800966c <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009558:	4b4d      	ldr	r3, [pc, #308]	; (8009690 <xTaskIncrementTick+0x14c>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	3301      	adds	r3, #1
 800955e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009560:	4a4b      	ldr	r2, [pc, #300]	; (8009690 <xTaskIncrementTick+0x14c>)
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d121      	bne.n	80095b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800956c:	4b49      	ldr	r3, [pc, #292]	; (8009694 <xTaskIncrementTick+0x150>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d00b      	beq.n	800958e <xTaskIncrementTick+0x4a>
 8009576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800957a:	b672      	cpsid	i
 800957c:	f383 8811 	msr	BASEPRI, r3
 8009580:	f3bf 8f6f 	isb	sy
 8009584:	f3bf 8f4f 	dsb	sy
 8009588:	b662      	cpsie	i
 800958a:	603b      	str	r3, [r7, #0]
 800958c:	e7fe      	b.n	800958c <xTaskIncrementTick+0x48>
 800958e:	4b41      	ldr	r3, [pc, #260]	; (8009694 <xTaskIncrementTick+0x150>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	60fb      	str	r3, [r7, #12]
 8009594:	4b40      	ldr	r3, [pc, #256]	; (8009698 <xTaskIncrementTick+0x154>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a3e      	ldr	r2, [pc, #248]	; (8009694 <xTaskIncrementTick+0x150>)
 800959a:	6013      	str	r3, [r2, #0]
 800959c:	4a3e      	ldr	r2, [pc, #248]	; (8009698 <xTaskIncrementTick+0x154>)
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	6013      	str	r3, [r2, #0]
 80095a2:	4b3e      	ldr	r3, [pc, #248]	; (800969c <xTaskIncrementTick+0x158>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	3301      	adds	r3, #1
 80095a8:	4a3c      	ldr	r2, [pc, #240]	; (800969c <xTaskIncrementTick+0x158>)
 80095aa:	6013      	str	r3, [r2, #0]
 80095ac:	f000 fad2 	bl	8009b54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80095b0:	4b3b      	ldr	r3, [pc, #236]	; (80096a0 <xTaskIncrementTick+0x15c>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	693a      	ldr	r2, [r7, #16]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d349      	bcc.n	800964e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095ba:	4b36      	ldr	r3, [pc, #216]	; (8009694 <xTaskIncrementTick+0x150>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d104      	bne.n	80095ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095c4:	4b36      	ldr	r3, [pc, #216]	; (80096a0 <xTaskIncrementTick+0x15c>)
 80095c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80095ca:	601a      	str	r2, [r3, #0]
					break;
 80095cc:	e03f      	b.n	800964e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095ce:	4b31      	ldr	r3, [pc, #196]	; (8009694 <xTaskIncrementTick+0x150>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80095de:	693a      	ldr	r2, [r7, #16]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d203      	bcs.n	80095ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80095e6:	4a2e      	ldr	r2, [pc, #184]	; (80096a0 <xTaskIncrementTick+0x15c>)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80095ec:	e02f      	b.n	800964e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	3304      	adds	r3, #4
 80095f2:	4618      	mov	r0, r3
 80095f4:	f7fe fc0c 	bl	8007e10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d004      	beq.n	800960a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	3318      	adds	r3, #24
 8009604:	4618      	mov	r0, r3
 8009606:	f7fe fc03 	bl	8007e10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800960e:	4b25      	ldr	r3, [pc, #148]	; (80096a4 <xTaskIncrementTick+0x160>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	429a      	cmp	r2, r3
 8009614:	d903      	bls.n	800961e <xTaskIncrementTick+0xda>
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800961a:	4a22      	ldr	r2, [pc, #136]	; (80096a4 <xTaskIncrementTick+0x160>)
 800961c:	6013      	str	r3, [r2, #0]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009622:	4613      	mov	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	4413      	add	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	4a1f      	ldr	r2, [pc, #124]	; (80096a8 <xTaskIncrementTick+0x164>)
 800962c:	441a      	add	r2, r3
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	3304      	adds	r3, #4
 8009632:	4619      	mov	r1, r3
 8009634:	4610      	mov	r0, r2
 8009636:	f7fe fb8e 	bl	8007d56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800963e:	4b1b      	ldr	r3, [pc, #108]	; (80096ac <xTaskIncrementTick+0x168>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009644:	429a      	cmp	r2, r3
 8009646:	d3b8      	bcc.n	80095ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009648:	2301      	movs	r3, #1
 800964a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800964c:	e7b5      	b.n	80095ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800964e:	4b17      	ldr	r3, [pc, #92]	; (80096ac <xTaskIncrementTick+0x168>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009654:	4914      	ldr	r1, [pc, #80]	; (80096a8 <xTaskIncrementTick+0x164>)
 8009656:	4613      	mov	r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	4413      	add	r3, r2
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	440b      	add	r3, r1
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2b01      	cmp	r3, #1
 8009664:	d907      	bls.n	8009676 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8009666:	2301      	movs	r3, #1
 8009668:	617b      	str	r3, [r7, #20]
 800966a:	e004      	b.n	8009676 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800966c:	4b10      	ldr	r3, [pc, #64]	; (80096b0 <xTaskIncrementTick+0x16c>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	3301      	adds	r3, #1
 8009672:	4a0f      	ldr	r2, [pc, #60]	; (80096b0 <xTaskIncrementTick+0x16c>)
 8009674:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009676:	4b0f      	ldr	r3, [pc, #60]	; (80096b4 <xTaskIncrementTick+0x170>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d001      	beq.n	8009682 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800967e:	2301      	movs	r3, #1
 8009680:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009682:	697b      	ldr	r3, [r7, #20]
}
 8009684:	4618      	mov	r0, r3
 8009686:	3718      	adds	r7, #24
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	20000c88 	.word	0x20000c88
 8009690:	20000c64 	.word	0x20000c64
 8009694:	20000c18 	.word	0x20000c18
 8009698:	20000c1c 	.word	0x20000c1c
 800969c:	20000c78 	.word	0x20000c78
 80096a0:	20000c80 	.word	0x20000c80
 80096a4:	20000c68 	.word	0x20000c68
 80096a8:	20000790 	.word	0x20000790
 80096ac:	2000078c 	.word	0x2000078c
 80096b0:	20000c70 	.word	0x20000c70
 80096b4:	20000c74 	.word	0x20000c74

080096b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80096be:	4b28      	ldr	r3, [pc, #160]	; (8009760 <vTaskSwitchContext+0xa8>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d003      	beq.n	80096ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80096c6:	4b27      	ldr	r3, [pc, #156]	; (8009764 <vTaskSwitchContext+0xac>)
 80096c8:	2201      	movs	r2, #1
 80096ca:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80096cc:	e042      	b.n	8009754 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80096ce:	4b25      	ldr	r3, [pc, #148]	; (8009764 <vTaskSwitchContext+0xac>)
 80096d0:	2200      	movs	r2, #0
 80096d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096d4:	4b24      	ldr	r3, [pc, #144]	; (8009768 <vTaskSwitchContext+0xb0>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	60fb      	str	r3, [r7, #12]
 80096da:	e011      	b.n	8009700 <vTaskSwitchContext+0x48>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d10b      	bne.n	80096fa <vTaskSwitchContext+0x42>
 80096e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e6:	b672      	cpsid	i
 80096e8:	f383 8811 	msr	BASEPRI, r3
 80096ec:	f3bf 8f6f 	isb	sy
 80096f0:	f3bf 8f4f 	dsb	sy
 80096f4:	b662      	cpsie	i
 80096f6:	607b      	str	r3, [r7, #4]
 80096f8:	e7fe      	b.n	80096f8 <vTaskSwitchContext+0x40>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	60fb      	str	r3, [r7, #12]
 8009700:	491a      	ldr	r1, [pc, #104]	; (800976c <vTaskSwitchContext+0xb4>)
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	4613      	mov	r3, r2
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4413      	add	r3, r2
 800970a:	009b      	lsls	r3, r3, #2
 800970c:	440b      	add	r3, r1
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d0e3      	beq.n	80096dc <vTaskSwitchContext+0x24>
 8009714:	68fa      	ldr	r2, [r7, #12]
 8009716:	4613      	mov	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4413      	add	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	4a13      	ldr	r2, [pc, #76]	; (800976c <vTaskSwitchContext+0xb4>)
 8009720:	4413      	add	r3, r2
 8009722:	60bb      	str	r3, [r7, #8]
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	685a      	ldr	r2, [r3, #4]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	605a      	str	r2, [r3, #4]
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	685a      	ldr	r2, [r3, #4]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	3308      	adds	r3, #8
 8009736:	429a      	cmp	r2, r3
 8009738:	d104      	bne.n	8009744 <vTaskSwitchContext+0x8c>
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	685a      	ldr	r2, [r3, #4]
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	605a      	str	r2, [r3, #4]
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	4a09      	ldr	r2, [pc, #36]	; (8009770 <vTaskSwitchContext+0xb8>)
 800974c:	6013      	str	r3, [r2, #0]
 800974e:	4a06      	ldr	r2, [pc, #24]	; (8009768 <vTaskSwitchContext+0xb0>)
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6013      	str	r3, [r2, #0]
}
 8009754:	bf00      	nop
 8009756:	3714      	adds	r7, #20
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr
 8009760:	20000c88 	.word	0x20000c88
 8009764:	20000c74 	.word	0x20000c74
 8009768:	20000c68 	.word	0x20000c68
 800976c:	20000790 	.word	0x20000790
 8009770:	2000078c 	.word	0x2000078c

08009774 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10b      	bne.n	800979c <vTaskPlaceOnEventList+0x28>
 8009784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009788:	b672      	cpsid	i
 800978a:	f383 8811 	msr	BASEPRI, r3
 800978e:	f3bf 8f6f 	isb	sy
 8009792:	f3bf 8f4f 	dsb	sy
 8009796:	b662      	cpsie	i
 8009798:	60fb      	str	r3, [r7, #12]
 800979a:	e7fe      	b.n	800979a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800979c:	4b07      	ldr	r3, [pc, #28]	; (80097bc <vTaskPlaceOnEventList+0x48>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3318      	adds	r3, #24
 80097a2:	4619      	mov	r1, r3
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f7fe fafa 	bl	8007d9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80097aa:	2101      	movs	r1, #1
 80097ac:	6838      	ldr	r0, [r7, #0]
 80097ae:	f000 fb7f 	bl	8009eb0 <prvAddCurrentTaskToDelayedList>
}
 80097b2:	bf00      	nop
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	2000078c 	.word	0x2000078c

080097c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b086      	sub	sp, #24
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10b      	bne.n	80097ea <vTaskPlaceOnEventListRestricted+0x2a>
 80097d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097d6:	b672      	cpsid	i
 80097d8:	f383 8811 	msr	BASEPRI, r3
 80097dc:	f3bf 8f6f 	isb	sy
 80097e0:	f3bf 8f4f 	dsb	sy
 80097e4:	b662      	cpsie	i
 80097e6:	617b      	str	r3, [r7, #20]
 80097e8:	e7fe      	b.n	80097e8 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097ea:	4b0a      	ldr	r3, [pc, #40]	; (8009814 <vTaskPlaceOnEventListRestricted+0x54>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3318      	adds	r3, #24
 80097f0:	4619      	mov	r1, r3
 80097f2:	68f8      	ldr	r0, [r7, #12]
 80097f4:	f7fe faaf 	bl	8007d56 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d002      	beq.n	8009804 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80097fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009802:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009804:	6879      	ldr	r1, [r7, #4]
 8009806:	68b8      	ldr	r0, [r7, #8]
 8009808:	f000 fb52 	bl	8009eb0 <prvAddCurrentTaskToDelayedList>
	}
 800980c:	bf00      	nop
 800980e:	3718      	adds	r7, #24
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}
 8009814:	2000078c 	.word	0x2000078c

08009818 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10b      	bne.n	8009846 <xTaskRemoveFromEventList+0x2e>
 800982e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009832:	b672      	cpsid	i
 8009834:	f383 8811 	msr	BASEPRI, r3
 8009838:	f3bf 8f6f 	isb	sy
 800983c:	f3bf 8f4f 	dsb	sy
 8009840:	b662      	cpsie	i
 8009842:	60fb      	str	r3, [r7, #12]
 8009844:	e7fe      	b.n	8009844 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	3318      	adds	r3, #24
 800984a:	4618      	mov	r0, r3
 800984c:	f7fe fae0 	bl	8007e10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009850:	4b1d      	ldr	r3, [pc, #116]	; (80098c8 <xTaskRemoveFromEventList+0xb0>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d11d      	bne.n	8009894 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	3304      	adds	r3, #4
 800985c:	4618      	mov	r0, r3
 800985e:	f7fe fad7 	bl	8007e10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009866:	4b19      	ldr	r3, [pc, #100]	; (80098cc <xTaskRemoveFromEventList+0xb4>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	429a      	cmp	r2, r3
 800986c:	d903      	bls.n	8009876 <xTaskRemoveFromEventList+0x5e>
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009872:	4a16      	ldr	r2, [pc, #88]	; (80098cc <xTaskRemoveFromEventList+0xb4>)
 8009874:	6013      	str	r3, [r2, #0]
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800987a:	4613      	mov	r3, r2
 800987c:	009b      	lsls	r3, r3, #2
 800987e:	4413      	add	r3, r2
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	4a13      	ldr	r2, [pc, #76]	; (80098d0 <xTaskRemoveFromEventList+0xb8>)
 8009884:	441a      	add	r2, r3
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	3304      	adds	r3, #4
 800988a:	4619      	mov	r1, r3
 800988c:	4610      	mov	r0, r2
 800988e:	f7fe fa62 	bl	8007d56 <vListInsertEnd>
 8009892:	e005      	b.n	80098a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	3318      	adds	r3, #24
 8009898:	4619      	mov	r1, r3
 800989a:	480e      	ldr	r0, [pc, #56]	; (80098d4 <xTaskRemoveFromEventList+0xbc>)
 800989c:	f7fe fa5b 	bl	8007d56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098a4:	4b0c      	ldr	r3, [pc, #48]	; (80098d8 <xTaskRemoveFromEventList+0xc0>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d905      	bls.n	80098ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80098ae:	2301      	movs	r3, #1
 80098b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80098b2:	4b0a      	ldr	r3, [pc, #40]	; (80098dc <xTaskRemoveFromEventList+0xc4>)
 80098b4:	2201      	movs	r2, #1
 80098b6:	601a      	str	r2, [r3, #0]
 80098b8:	e001      	b.n	80098be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80098ba:	2300      	movs	r3, #0
 80098bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80098be:	697b      	ldr	r3, [r7, #20]
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	20000c88 	.word	0x20000c88
 80098cc:	20000c68 	.word	0x20000c68
 80098d0:	20000790 	.word	0x20000790
 80098d4:	20000c20 	.word	0x20000c20
 80098d8:	2000078c 	.word	0x2000078c
 80098dc:	20000c74 	.word	0x20000c74

080098e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80098e8:	4b06      	ldr	r3, [pc, #24]	; (8009904 <vTaskInternalSetTimeOutState+0x24>)
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80098f0:	4b05      	ldr	r3, [pc, #20]	; (8009908 <vTaskInternalSetTimeOutState+0x28>)
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	605a      	str	r2, [r3, #4]
}
 80098f8:	bf00      	nop
 80098fa:	370c      	adds	r7, #12
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr
 8009904:	20000c78 	.word	0x20000c78
 8009908:	20000c64 	.word	0x20000c64

0800990c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b088      	sub	sp, #32
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10b      	bne.n	8009934 <xTaskCheckForTimeOut+0x28>
 800991c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009920:	b672      	cpsid	i
 8009922:	f383 8811 	msr	BASEPRI, r3
 8009926:	f3bf 8f6f 	isb	sy
 800992a:	f3bf 8f4f 	dsb	sy
 800992e:	b662      	cpsie	i
 8009930:	613b      	str	r3, [r7, #16]
 8009932:	e7fe      	b.n	8009932 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d10b      	bne.n	8009952 <xTaskCheckForTimeOut+0x46>
 800993a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800993e:	b672      	cpsid	i
 8009940:	f383 8811 	msr	BASEPRI, r3
 8009944:	f3bf 8f6f 	isb	sy
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	b662      	cpsie	i
 800994e:	60fb      	str	r3, [r7, #12]
 8009950:	e7fe      	b.n	8009950 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8009952:	f000 ff61 	bl	800a818 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009956:	4b1d      	ldr	r3, [pc, #116]	; (80099cc <xTaskCheckForTimeOut+0xc0>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	69ba      	ldr	r2, [r7, #24]
 8009962:	1ad3      	subs	r3, r2, r3
 8009964:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800996e:	d102      	bne.n	8009976 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009970:	2300      	movs	r3, #0
 8009972:	61fb      	str	r3, [r7, #28]
 8009974:	e023      	b.n	80099be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	4b15      	ldr	r3, [pc, #84]	; (80099d0 <xTaskCheckForTimeOut+0xc4>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	429a      	cmp	r2, r3
 8009980:	d007      	beq.n	8009992 <xTaskCheckForTimeOut+0x86>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	69ba      	ldr	r2, [r7, #24]
 8009988:	429a      	cmp	r2, r3
 800998a:	d302      	bcc.n	8009992 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800998c:	2301      	movs	r3, #1
 800998e:	61fb      	str	r3, [r7, #28]
 8009990:	e015      	b.n	80099be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	429a      	cmp	r2, r3
 800999a:	d20b      	bcs.n	80099b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681a      	ldr	r2, [r3, #0]
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	1ad2      	subs	r2, r2, r3
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f7ff ff99 	bl	80098e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80099ae:	2300      	movs	r3, #0
 80099b0:	61fb      	str	r3, [r7, #28]
 80099b2:	e004      	b.n	80099be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	2200      	movs	r2, #0
 80099b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80099ba:	2301      	movs	r3, #1
 80099bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80099be:	f000 ff5d 	bl	800a87c <vPortExitCritical>

	return xReturn;
 80099c2:	69fb      	ldr	r3, [r7, #28]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3720      	adds	r7, #32
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	20000c64 	.word	0x20000c64
 80099d0:	20000c78 	.word	0x20000c78

080099d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80099d8:	4b03      	ldr	r3, [pc, #12]	; (80099e8 <vTaskMissedYield+0x14>)
 80099da:	2201      	movs	r2, #1
 80099dc:	601a      	str	r2, [r3, #0]
}
 80099de:	bf00      	nop
 80099e0:	46bd      	mov	sp, r7
 80099e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e6:	4770      	bx	lr
 80099e8:	20000c74 	.word	0x20000c74

080099ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80099f4:	f000 f852 	bl	8009a9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80099f8:	4b06      	ldr	r3, [pc, #24]	; (8009a14 <prvIdleTask+0x28>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d9f9      	bls.n	80099f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009a00:	4b05      	ldr	r3, [pc, #20]	; (8009a18 <prvIdleTask+0x2c>)
 8009a02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a06:	601a      	str	r2, [r3, #0]
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009a10:	e7f0      	b.n	80099f4 <prvIdleTask+0x8>
 8009a12:	bf00      	nop
 8009a14:	20000790 	.word	0x20000790
 8009a18:	e000ed04 	.word	0xe000ed04

08009a1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a22:	2300      	movs	r3, #0
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	e00c      	b.n	8009a42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	4a12      	ldr	r2, [pc, #72]	; (8009a7c <prvInitialiseTaskLists+0x60>)
 8009a34:	4413      	add	r3, r2
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7fe f960 	bl	8007cfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	607b      	str	r3, [r7, #4]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2b37      	cmp	r3, #55	; 0x37
 8009a46:	d9ef      	bls.n	8009a28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009a48:	480d      	ldr	r0, [pc, #52]	; (8009a80 <prvInitialiseTaskLists+0x64>)
 8009a4a:	f7fe f957 	bl	8007cfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009a4e:	480d      	ldr	r0, [pc, #52]	; (8009a84 <prvInitialiseTaskLists+0x68>)
 8009a50:	f7fe f954 	bl	8007cfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009a54:	480c      	ldr	r0, [pc, #48]	; (8009a88 <prvInitialiseTaskLists+0x6c>)
 8009a56:	f7fe f951 	bl	8007cfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009a5a:	480c      	ldr	r0, [pc, #48]	; (8009a8c <prvInitialiseTaskLists+0x70>)
 8009a5c:	f7fe f94e 	bl	8007cfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009a60:	480b      	ldr	r0, [pc, #44]	; (8009a90 <prvInitialiseTaskLists+0x74>)
 8009a62:	f7fe f94b 	bl	8007cfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009a66:	4b0b      	ldr	r3, [pc, #44]	; (8009a94 <prvInitialiseTaskLists+0x78>)
 8009a68:	4a05      	ldr	r2, [pc, #20]	; (8009a80 <prvInitialiseTaskLists+0x64>)
 8009a6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a6c:	4b0a      	ldr	r3, [pc, #40]	; (8009a98 <prvInitialiseTaskLists+0x7c>)
 8009a6e:	4a05      	ldr	r2, [pc, #20]	; (8009a84 <prvInitialiseTaskLists+0x68>)
 8009a70:	601a      	str	r2, [r3, #0]
}
 8009a72:	bf00      	nop
 8009a74:	3708      	adds	r7, #8
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	20000790 	.word	0x20000790
 8009a80:	20000bf0 	.word	0x20000bf0
 8009a84:	20000c04 	.word	0x20000c04
 8009a88:	20000c20 	.word	0x20000c20
 8009a8c:	20000c34 	.word	0x20000c34
 8009a90:	20000c4c 	.word	0x20000c4c
 8009a94:	20000c18 	.word	0x20000c18
 8009a98:	20000c1c 	.word	0x20000c1c

08009a9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b082      	sub	sp, #8
 8009aa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009aa2:	e019      	b.n	8009ad8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009aa4:	f000 feb8 	bl	800a818 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aa8:	4b0f      	ldr	r3, [pc, #60]	; (8009ae8 <prvCheckTasksWaitingTermination+0x4c>)
 8009aaa:	68db      	ldr	r3, [r3, #12]
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	3304      	adds	r3, #4
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7fe f9ab 	bl	8007e10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009aba:	4b0c      	ldr	r3, [pc, #48]	; (8009aec <prvCheckTasksWaitingTermination+0x50>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	4a0a      	ldr	r2, [pc, #40]	; (8009aec <prvCheckTasksWaitingTermination+0x50>)
 8009ac2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009ac4:	4b0a      	ldr	r3, [pc, #40]	; (8009af0 <prvCheckTasksWaitingTermination+0x54>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	4a09      	ldr	r2, [pc, #36]	; (8009af0 <prvCheckTasksWaitingTermination+0x54>)
 8009acc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009ace:	f000 fed5 	bl	800a87c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 f80e 	bl	8009af4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ad8:	4b05      	ldr	r3, [pc, #20]	; (8009af0 <prvCheckTasksWaitingTermination+0x54>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1e1      	bne.n	8009aa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ae0:	bf00      	nop
 8009ae2:	3708      	adds	r7, #8
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	20000c34 	.word	0x20000c34
 8009aec:	20000c60 	.word	0x20000c60
 8009af0:	20000c48 	.word	0x20000c48

08009af4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d108      	bne.n	8009b18 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f001 f86e 	bl	800abec <vPortFree>
				vPortFree( pxTCB );
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f001 f86b 	bl	800abec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009b16:	e019      	b.n	8009b4c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d103      	bne.n	8009b2a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f001 f862 	bl	800abec <vPortFree>
	}
 8009b28:	e010      	b.n	8009b4c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009b30:	2b02      	cmp	r3, #2
 8009b32:	d00b      	beq.n	8009b4c <prvDeleteTCB+0x58>
 8009b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b38:	b672      	cpsid	i
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	b662      	cpsie	i
 8009b48:	60fb      	str	r3, [r7, #12]
 8009b4a:	e7fe      	b.n	8009b4a <prvDeleteTCB+0x56>
	}
 8009b4c:	bf00      	nop
 8009b4e:	3710      	adds	r7, #16
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b5a:	4b0c      	ldr	r3, [pc, #48]	; (8009b8c <prvResetNextTaskUnblockTime+0x38>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d104      	bne.n	8009b6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009b64:	4b0a      	ldr	r3, [pc, #40]	; (8009b90 <prvResetNextTaskUnblockTime+0x3c>)
 8009b66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009b6c:	e008      	b.n	8009b80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b6e:	4b07      	ldr	r3, [pc, #28]	; (8009b8c <prvResetNextTaskUnblockTime+0x38>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	4a04      	ldr	r2, [pc, #16]	; (8009b90 <prvResetNextTaskUnblockTime+0x3c>)
 8009b7e:	6013      	str	r3, [r2, #0]
}
 8009b80:	bf00      	nop
 8009b82:	370c      	adds	r7, #12
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr
 8009b8c:	20000c18 	.word	0x20000c18
 8009b90:	20000c80 	.word	0x20000c80

08009b94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b9a:	4b0b      	ldr	r3, [pc, #44]	; (8009bc8 <xTaskGetSchedulerState+0x34>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d102      	bne.n	8009ba8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	607b      	str	r3, [r7, #4]
 8009ba6:	e008      	b.n	8009bba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ba8:	4b08      	ldr	r3, [pc, #32]	; (8009bcc <xTaskGetSchedulerState+0x38>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d102      	bne.n	8009bb6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009bb0:	2302      	movs	r3, #2
 8009bb2:	607b      	str	r3, [r7, #4]
 8009bb4:	e001      	b.n	8009bba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009bba:	687b      	ldr	r3, [r7, #4]
	}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	370c      	adds	r7, #12
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr
 8009bc8:	20000c6c 	.word	0x20000c6c
 8009bcc:	20000c88 	.word	0x20000c88

08009bd0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b084      	sub	sp, #16
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d051      	beq.n	8009c8a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bea:	4b2a      	ldr	r3, [pc, #168]	; (8009c94 <xTaskPriorityInherit+0xc4>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d241      	bcs.n	8009c78 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	db06      	blt.n	8009c0a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bfc:	4b25      	ldr	r3, [pc, #148]	; (8009c94 <xTaskPriorityInherit+0xc4>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c02:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	6959      	ldr	r1, [r3, #20]
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c12:	4613      	mov	r3, r2
 8009c14:	009b      	lsls	r3, r3, #2
 8009c16:	4413      	add	r3, r2
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	4a1f      	ldr	r2, [pc, #124]	; (8009c98 <xTaskPriorityInherit+0xc8>)
 8009c1c:	4413      	add	r3, r2
 8009c1e:	4299      	cmp	r1, r3
 8009c20:	d122      	bne.n	8009c68 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	3304      	adds	r3, #4
 8009c26:	4618      	mov	r0, r3
 8009c28:	f7fe f8f2 	bl	8007e10 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009c2c:	4b19      	ldr	r3, [pc, #100]	; (8009c94 <xTaskPriorityInherit+0xc4>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c3a:	4b18      	ldr	r3, [pc, #96]	; (8009c9c <xTaskPriorityInherit+0xcc>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d903      	bls.n	8009c4a <xTaskPriorityInherit+0x7a>
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c46:	4a15      	ldr	r2, [pc, #84]	; (8009c9c <xTaskPriorityInherit+0xcc>)
 8009c48:	6013      	str	r3, [r2, #0]
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	4a10      	ldr	r2, [pc, #64]	; (8009c98 <xTaskPriorityInherit+0xc8>)
 8009c58:	441a      	add	r2, r3
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4610      	mov	r0, r2
 8009c62:	f7fe f878 	bl	8007d56 <vListInsertEnd>
 8009c66:	e004      	b.n	8009c72 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009c68:	4b0a      	ldr	r3, [pc, #40]	; (8009c94 <xTaskPriorityInherit+0xc4>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009c72:	2301      	movs	r3, #1
 8009c74:	60fb      	str	r3, [r7, #12]
 8009c76:	e008      	b.n	8009c8a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009c7c:	4b05      	ldr	r3, [pc, #20]	; (8009c94 <xTaskPriorityInherit+0xc4>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c82:	429a      	cmp	r2, r3
 8009c84:	d201      	bcs.n	8009c8a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009c86:	2301      	movs	r3, #1
 8009c88:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
	}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3710      	adds	r7, #16
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	2000078c 	.word	0x2000078c
 8009c98:	20000790 	.word	0x20000790
 8009c9c:	20000c68 	.word	0x20000c68

08009ca0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b086      	sub	sp, #24
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009cac:	2300      	movs	r3, #0
 8009cae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d058      	beq.n	8009d68 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009cb6:	4b2f      	ldr	r3, [pc, #188]	; (8009d74 <xTaskPriorityDisinherit+0xd4>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	693a      	ldr	r2, [r7, #16]
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d00b      	beq.n	8009cd8 <xTaskPriorityDisinherit+0x38>
 8009cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc4:	b672      	cpsid	i
 8009cc6:	f383 8811 	msr	BASEPRI, r3
 8009cca:	f3bf 8f6f 	isb	sy
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	b662      	cpsie	i
 8009cd4:	60fb      	str	r3, [r7, #12]
 8009cd6:	e7fe      	b.n	8009cd6 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d10b      	bne.n	8009cf8 <xTaskPriorityDisinherit+0x58>
 8009ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce4:	b672      	cpsid	i
 8009ce6:	f383 8811 	msr	BASEPRI, r3
 8009cea:	f3bf 8f6f 	isb	sy
 8009cee:	f3bf 8f4f 	dsb	sy
 8009cf2:	b662      	cpsie	i
 8009cf4:	60bb      	str	r3, [r7, #8]
 8009cf6:	e7fe      	b.n	8009cf6 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cfc:	1e5a      	subs	r2, r3, #1
 8009cfe:	693b      	ldr	r3, [r7, #16]
 8009d00:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d02c      	beq.n	8009d68 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d128      	bne.n	8009d68 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	3304      	adds	r3, #4
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7fe f878 	bl	8007e10 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d2c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009d30:	693b      	ldr	r3, [r7, #16]
 8009d32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d38:	4b0f      	ldr	r3, [pc, #60]	; (8009d78 <xTaskPriorityDisinherit+0xd8>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d903      	bls.n	8009d48 <xTaskPriorityDisinherit+0xa8>
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d44:	4a0c      	ldr	r2, [pc, #48]	; (8009d78 <xTaskPriorityDisinherit+0xd8>)
 8009d46:	6013      	str	r3, [r2, #0]
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d4c:	4613      	mov	r3, r2
 8009d4e:	009b      	lsls	r3, r3, #2
 8009d50:	4413      	add	r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	4a09      	ldr	r2, [pc, #36]	; (8009d7c <xTaskPriorityDisinherit+0xdc>)
 8009d56:	441a      	add	r2, r3
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	4610      	mov	r0, r2
 8009d60:	f7fd fff9 	bl	8007d56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009d64:	2301      	movs	r3, #1
 8009d66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d68:	697b      	ldr	r3, [r7, #20]
	}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3718      	adds	r7, #24
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	2000078c 	.word	0x2000078c
 8009d78:	20000c68 	.word	0x20000c68
 8009d7c:	20000790 	.word	0x20000790

08009d80 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b088      	sub	sp, #32
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d06c      	beq.n	8009e72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009d98:	69bb      	ldr	r3, [r7, #24]
 8009d9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d10b      	bne.n	8009db8 <vTaskPriorityDisinheritAfterTimeout+0x38>
 8009da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da4:	b672      	cpsid	i
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	b662      	cpsie	i
 8009db4:	60fb      	str	r3, [r7, #12]
 8009db6:	e7fe      	b.n	8009db6 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009db8:	69bb      	ldr	r3, [r7, #24]
 8009dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dbc:	683a      	ldr	r2, [r7, #0]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d902      	bls.n	8009dc8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	61fb      	str	r3, [r7, #28]
 8009dc6:	e002      	b.n	8009dce <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dcc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dd2:	69fa      	ldr	r2, [r7, #28]
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d04c      	beq.n	8009e72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009dd8:	69bb      	ldr	r3, [r7, #24]
 8009dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ddc:	697a      	ldr	r2, [r7, #20]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d147      	bne.n	8009e72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009de2:	4b26      	ldr	r3, [pc, #152]	; (8009e7c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	69ba      	ldr	r2, [r7, #24]
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d10b      	bne.n	8009e04 <vTaskPriorityDisinheritAfterTimeout+0x84>
 8009dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df0:	b672      	cpsid	i
 8009df2:	f383 8811 	msr	BASEPRI, r3
 8009df6:	f3bf 8f6f 	isb	sy
 8009dfa:	f3bf 8f4f 	dsb	sy
 8009dfe:	b662      	cpsie	i
 8009e00:	60bb      	str	r3, [r7, #8]
 8009e02:	e7fe      	b.n	8009e02 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e08:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	69fa      	ldr	r2, [r7, #28]
 8009e0e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	699b      	ldr	r3, [r3, #24]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	db04      	blt.n	8009e22 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009e1e:	69bb      	ldr	r3, [r7, #24]
 8009e20:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	6959      	ldr	r1, [r3, #20]
 8009e26:	693a      	ldr	r2, [r7, #16]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4413      	add	r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	4a13      	ldr	r2, [pc, #76]	; (8009e80 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009e32:	4413      	add	r3, r2
 8009e34:	4299      	cmp	r1, r3
 8009e36:	d11c      	bne.n	8009e72 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e38:	69bb      	ldr	r3, [r7, #24]
 8009e3a:	3304      	adds	r3, #4
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f7fd ffe7 	bl	8007e10 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e46:	4b0f      	ldr	r3, [pc, #60]	; (8009e84 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d903      	bls.n	8009e56 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e52:	4a0c      	ldr	r2, [pc, #48]	; (8009e84 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009e54:	6013      	str	r3, [r2, #0]
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e5a:	4613      	mov	r3, r2
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	4413      	add	r3, r2
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	4a07      	ldr	r2, [pc, #28]	; (8009e80 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009e64:	441a      	add	r2, r3
 8009e66:	69bb      	ldr	r3, [r7, #24]
 8009e68:	3304      	adds	r3, #4
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	4610      	mov	r0, r2
 8009e6e:	f7fd ff72 	bl	8007d56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e72:	bf00      	nop
 8009e74:	3720      	adds	r7, #32
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	2000078c 	.word	0x2000078c
 8009e80:	20000790 	.word	0x20000790
 8009e84:	20000c68 	.word	0x20000c68

08009e88 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009e88:	b480      	push	{r7}
 8009e8a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009e8c:	4b07      	ldr	r3, [pc, #28]	; (8009eac <pvTaskIncrementMutexHeldCount+0x24>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d004      	beq.n	8009e9e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009e94:	4b05      	ldr	r3, [pc, #20]	; (8009eac <pvTaskIncrementMutexHeldCount+0x24>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009e9a:	3201      	adds	r2, #1
 8009e9c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009e9e:	4b03      	ldr	r3, [pc, #12]	; (8009eac <pvTaskIncrementMutexHeldCount+0x24>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
	}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr
 8009eac:	2000078c 	.word	0x2000078c

08009eb0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009eba:	4b21      	ldr	r3, [pc, #132]	; (8009f40 <prvAddCurrentTaskToDelayedList+0x90>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ec0:	4b20      	ldr	r3, [pc, #128]	; (8009f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	3304      	adds	r3, #4
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7fd ffa2 	bl	8007e10 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ed2:	d10a      	bne.n	8009eea <prvAddCurrentTaskToDelayedList+0x3a>
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d007      	beq.n	8009eea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009eda:	4b1a      	ldr	r3, [pc, #104]	; (8009f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3304      	adds	r3, #4
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	4819      	ldr	r0, [pc, #100]	; (8009f48 <prvAddCurrentTaskToDelayedList+0x98>)
 8009ee4:	f7fd ff37 	bl	8007d56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ee8:	e026      	b.n	8009f38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009eea:	68fa      	ldr	r2, [r7, #12]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4413      	add	r3, r2
 8009ef0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ef2:	4b14      	ldr	r3, [pc, #80]	; (8009f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d209      	bcs.n	8009f16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f02:	4b12      	ldr	r3, [pc, #72]	; (8009f4c <prvAddCurrentTaskToDelayedList+0x9c>)
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	4b0f      	ldr	r3, [pc, #60]	; (8009f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3304      	adds	r3, #4
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	4610      	mov	r0, r2
 8009f10:	f7fd ff45 	bl	8007d9e <vListInsert>
}
 8009f14:	e010      	b.n	8009f38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f16:	4b0e      	ldr	r3, [pc, #56]	; (8009f50 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	4b0a      	ldr	r3, [pc, #40]	; (8009f44 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	3304      	adds	r3, #4
 8009f20:	4619      	mov	r1, r3
 8009f22:	4610      	mov	r0, r2
 8009f24:	f7fd ff3b 	bl	8007d9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009f28:	4b0a      	ldr	r3, [pc, #40]	; (8009f54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68ba      	ldr	r2, [r7, #8]
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d202      	bcs.n	8009f38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009f32:	4a08      	ldr	r2, [pc, #32]	; (8009f54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	6013      	str	r3, [r2, #0]
}
 8009f38:	bf00      	nop
 8009f3a:	3710      	adds	r7, #16
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}
 8009f40:	20000c64 	.word	0x20000c64
 8009f44:	2000078c 	.word	0x2000078c
 8009f48:	20000c4c 	.word	0x20000c4c
 8009f4c:	20000c1c 	.word	0x20000c1c
 8009f50:	20000c18 	.word	0x20000c18
 8009f54:	20000c80 	.word	0x20000c80

08009f58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b08a      	sub	sp, #40	; 0x28
 8009f5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009f62:	f000 fb0d 	bl	800a580 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009f66:	4b1d      	ldr	r3, [pc, #116]	; (8009fdc <xTimerCreateTimerTask+0x84>)
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d021      	beq.n	8009fb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009f72:	2300      	movs	r3, #0
 8009f74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009f76:	1d3a      	adds	r2, r7, #4
 8009f78:	f107 0108 	add.w	r1, r7, #8
 8009f7c:	f107 030c 	add.w	r3, r7, #12
 8009f80:	4618      	mov	r0, r3
 8009f82:	f7fd fea1 	bl	8007cc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009f86:	6879      	ldr	r1, [r7, #4]
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	68fa      	ldr	r2, [r7, #12]
 8009f8c:	9202      	str	r2, [sp, #8]
 8009f8e:	9301      	str	r3, [sp, #4]
 8009f90:	2332      	movs	r3, #50	; 0x32
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	2300      	movs	r3, #0
 8009f96:	460a      	mov	r2, r1
 8009f98:	4911      	ldr	r1, [pc, #68]	; (8009fe0 <xTimerCreateTimerTask+0x88>)
 8009f9a:	4812      	ldr	r0, [pc, #72]	; (8009fe4 <xTimerCreateTimerTask+0x8c>)
 8009f9c:	f7fe ffd2 	bl	8008f44 <xTaskCreateStatic>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	4b11      	ldr	r3, [pc, #68]	; (8009fe8 <xTimerCreateTimerTask+0x90>)
 8009fa4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009fa6:	4b10      	ldr	r3, [pc, #64]	; (8009fe8 <xTimerCreateTimerTask+0x90>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d001      	beq.n	8009fb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d10b      	bne.n	8009fd0 <xTimerCreateTimerTask+0x78>
 8009fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fbc:	b672      	cpsid	i
 8009fbe:	f383 8811 	msr	BASEPRI, r3
 8009fc2:	f3bf 8f6f 	isb	sy
 8009fc6:	f3bf 8f4f 	dsb	sy
 8009fca:	b662      	cpsie	i
 8009fcc:	613b      	str	r3, [r7, #16]
 8009fce:	e7fe      	b.n	8009fce <xTimerCreateTimerTask+0x76>
	return xReturn;
 8009fd0:	697b      	ldr	r3, [r7, #20]
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3718      	adds	r7, #24
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	20000cbc 	.word	0x20000cbc
 8009fe0:	0800b934 	.word	0x0800b934
 8009fe4:	0800a125 	.word	0x0800a125
 8009fe8:	20000cc0 	.word	0x20000cc0

08009fec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b08a      	sub	sp, #40	; 0x28
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	607a      	str	r2, [r7, #4]
 8009ff8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d10b      	bne.n	800a01c <xTimerGenericCommand+0x30>
 800a004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a008:	b672      	cpsid	i
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	b662      	cpsie	i
 800a018:	623b      	str	r3, [r7, #32]
 800a01a:	e7fe      	b.n	800a01a <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a01c:	4b19      	ldr	r3, [pc, #100]	; (800a084 <xTimerGenericCommand+0x98>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d02a      	beq.n	800a07a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a024:	68bb      	ldr	r3, [r7, #8]
 800a026:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	2b05      	cmp	r3, #5
 800a034:	dc18      	bgt.n	800a068 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a036:	f7ff fdad 	bl	8009b94 <xTaskGetSchedulerState>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b02      	cmp	r3, #2
 800a03e:	d109      	bne.n	800a054 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a040:	4b10      	ldr	r3, [pc, #64]	; (800a084 <xTimerGenericCommand+0x98>)
 800a042:	6818      	ldr	r0, [r3, #0]
 800a044:	f107 0110 	add.w	r1, r7, #16
 800a048:	2300      	movs	r3, #0
 800a04a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a04c:	f7fe f8c4 	bl	80081d8 <xQueueGenericSend>
 800a050:	6278      	str	r0, [r7, #36]	; 0x24
 800a052:	e012      	b.n	800a07a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a054:	4b0b      	ldr	r3, [pc, #44]	; (800a084 <xTimerGenericCommand+0x98>)
 800a056:	6818      	ldr	r0, [r3, #0]
 800a058:	f107 0110 	add.w	r1, r7, #16
 800a05c:	2300      	movs	r3, #0
 800a05e:	2200      	movs	r2, #0
 800a060:	f7fe f8ba 	bl	80081d8 <xQueueGenericSend>
 800a064:	6278      	str	r0, [r7, #36]	; 0x24
 800a066:	e008      	b.n	800a07a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a068:	4b06      	ldr	r3, [pc, #24]	; (800a084 <xTimerGenericCommand+0x98>)
 800a06a:	6818      	ldr	r0, [r3, #0]
 800a06c:	f107 0110 	add.w	r1, r7, #16
 800a070:	2300      	movs	r3, #0
 800a072:	683a      	ldr	r2, [r7, #0]
 800a074:	f7fe f9b2 	bl	80083dc <xQueueGenericSendFromISR>
 800a078:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3728      	adds	r7, #40	; 0x28
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}
 800a084:	20000cbc 	.word	0x20000cbc

0800a088 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b088      	sub	sp, #32
 800a08c:	af02      	add	r7, sp, #8
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a092:	4b23      	ldr	r3, [pc, #140]	; (800a120 <prvProcessExpiredTimer+0x98>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	68db      	ldr	r3, [r3, #12]
 800a09a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	3304      	adds	r3, #4
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	f7fd feb5 	bl	8007e10 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a0ac:	f003 0304 	and.w	r3, r3, #4
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d023      	beq.n	800a0fc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	699a      	ldr	r2, [r3, #24]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	18d1      	adds	r1, r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	683a      	ldr	r2, [r7, #0]
 800a0c0:	6978      	ldr	r0, [r7, #20]
 800a0c2:	f000 f8d3 	bl	800a26c <prvInsertTimerInActiveList>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d020      	beq.n	800a10e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	9300      	str	r3, [sp, #0]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	6978      	ldr	r0, [r7, #20]
 800a0d8:	f7ff ff88 	bl	8009fec <xTimerGenericCommand>
 800a0dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d114      	bne.n	800a10e <prvProcessExpiredTimer+0x86>
 800a0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e8:	b672      	cpsid	i
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	b662      	cpsie	i
 800a0f8:	60fb      	str	r3, [r7, #12]
 800a0fa:	e7fe      	b.n	800a0fa <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a102:	f023 0301 	bic.w	r3, r3, #1
 800a106:	b2da      	uxtb	r2, r3
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	6a1b      	ldr	r3, [r3, #32]
 800a112:	6978      	ldr	r0, [r7, #20]
 800a114:	4798      	blx	r3
}
 800a116:	bf00      	nop
 800a118:	3718      	adds	r7, #24
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	20000cb4 	.word	0x20000cb4

0800a124 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a12c:	f107 0308 	add.w	r3, r7, #8
 800a130:	4618      	mov	r0, r3
 800a132:	f000 f857 	bl	800a1e4 <prvGetNextExpireTime>
 800a136:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	4619      	mov	r1, r3
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	f000 f803 	bl	800a148 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a142:	f000 f8d5 	bl	800a2f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a146:	e7f1      	b.n	800a12c <prvTimerTask+0x8>

0800a148 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a152:	f7ff f93b 	bl	80093cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a156:	f107 0308 	add.w	r3, r7, #8
 800a15a:	4618      	mov	r0, r3
 800a15c:	f000 f866 	bl	800a22c <prvSampleTimeNow>
 800a160:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d130      	bne.n	800a1ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d10a      	bne.n	800a184 <prvProcessTimerOrBlockTask+0x3c>
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	429a      	cmp	r2, r3
 800a174:	d806      	bhi.n	800a184 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a176:	f7ff f937 	bl	80093e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a17a:	68f9      	ldr	r1, [r7, #12]
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f7ff ff83 	bl	800a088 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a182:	e024      	b.n	800a1ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d008      	beq.n	800a19c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a18a:	4b13      	ldr	r3, [pc, #76]	; (800a1d8 <prvProcessTimerOrBlockTask+0x90>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d101      	bne.n	800a198 <prvProcessTimerOrBlockTask+0x50>
 800a194:	2301      	movs	r3, #1
 800a196:	e000      	b.n	800a19a <prvProcessTimerOrBlockTask+0x52>
 800a198:	2300      	movs	r3, #0
 800a19a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a19c:	4b0f      	ldr	r3, [pc, #60]	; (800a1dc <prvProcessTimerOrBlockTask+0x94>)
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	687a      	ldr	r2, [r7, #4]
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	1ad3      	subs	r3, r2, r3
 800a1a6:	683a      	ldr	r2, [r7, #0]
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	f7fe fe97 	bl	8008edc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a1ae:	f7ff f91b 	bl	80093e8 <xTaskResumeAll>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d10a      	bne.n	800a1ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a1b8:	4b09      	ldr	r3, [pc, #36]	; (800a1e0 <prvProcessTimerOrBlockTask+0x98>)
 800a1ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1be:	601a      	str	r2, [r3, #0]
 800a1c0:	f3bf 8f4f 	dsb	sy
 800a1c4:	f3bf 8f6f 	isb	sy
}
 800a1c8:	e001      	b.n	800a1ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a1ca:	f7ff f90d 	bl	80093e8 <xTaskResumeAll>
}
 800a1ce:	bf00      	nop
 800a1d0:	3710      	adds	r7, #16
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
 800a1d6:	bf00      	nop
 800a1d8:	20000cb8 	.word	0x20000cb8
 800a1dc:	20000cbc 	.word	0x20000cbc
 800a1e0:	e000ed04 	.word	0xe000ed04

0800a1e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b085      	sub	sp, #20
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a1ec:	4b0e      	ldr	r3, [pc, #56]	; (800a228 <prvGetNextExpireTime+0x44>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d101      	bne.n	800a1fa <prvGetNextExpireTime+0x16>
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	e000      	b.n	800a1fc <prvGetNextExpireTime+0x18>
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d105      	bne.n	800a214 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a208:	4b07      	ldr	r3, [pc, #28]	; (800a228 <prvGetNextExpireTime+0x44>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	68db      	ldr	r3, [r3, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	60fb      	str	r3, [r7, #12]
 800a212:	e001      	b.n	800a218 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a214:	2300      	movs	r3, #0
 800a216:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a218:	68fb      	ldr	r3, [r7, #12]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3714      	adds	r7, #20
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	20000cb4 	.word	0x20000cb4

0800a22c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a234:	f7ff f976 	bl	8009524 <xTaskGetTickCount>
 800a238:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a23a:	4b0b      	ldr	r3, [pc, #44]	; (800a268 <prvSampleTimeNow+0x3c>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	68fa      	ldr	r2, [r7, #12]
 800a240:	429a      	cmp	r2, r3
 800a242:	d205      	bcs.n	800a250 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a244:	f000 f936 	bl	800a4b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2201      	movs	r2, #1
 800a24c:	601a      	str	r2, [r3, #0]
 800a24e:	e002      	b.n	800a256 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a256:	4a04      	ldr	r2, [pc, #16]	; (800a268 <prvSampleTimeNow+0x3c>)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a25c:	68fb      	ldr	r3, [r7, #12]
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	20000cc4 	.word	0x20000cc4

0800a26c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b086      	sub	sp, #24
 800a270:	af00      	add	r7, sp, #0
 800a272:	60f8      	str	r0, [r7, #12]
 800a274:	60b9      	str	r1, [r7, #8]
 800a276:	607a      	str	r2, [r7, #4]
 800a278:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a27a:	2300      	movs	r3, #0
 800a27c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	68fa      	ldr	r2, [r7, #12]
 800a288:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a28a:	68ba      	ldr	r2, [r7, #8]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	429a      	cmp	r2, r3
 800a290:	d812      	bhi.n	800a2b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	1ad2      	subs	r2, r2, r3
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	699b      	ldr	r3, [r3, #24]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d302      	bcc.n	800a2a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	617b      	str	r3, [r7, #20]
 800a2a4:	e01b      	b.n	800a2de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a2a6:	4b10      	ldr	r3, [pc, #64]	; (800a2e8 <prvInsertTimerInActiveList+0x7c>)
 800a2a8:	681a      	ldr	r2, [r3, #0]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	3304      	adds	r3, #4
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	4610      	mov	r0, r2
 800a2b2:	f7fd fd74 	bl	8007d9e <vListInsert>
 800a2b6:	e012      	b.n	800a2de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d206      	bcs.n	800a2ce <prvInsertTimerInActiveList+0x62>
 800a2c0:	68ba      	ldr	r2, [r7, #8]
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d302      	bcc.n	800a2ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	617b      	str	r3, [r7, #20]
 800a2cc:	e007      	b.n	800a2de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2ce:	4b07      	ldr	r3, [pc, #28]	; (800a2ec <prvInsertTimerInActiveList+0x80>)
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	3304      	adds	r3, #4
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	4610      	mov	r0, r2
 800a2da:	f7fd fd60 	bl	8007d9e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a2de:	697b      	ldr	r3, [r7, #20]
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3718      	adds	r7, #24
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}
 800a2e8:	20000cb8 	.word	0x20000cb8
 800a2ec:	20000cb4 	.word	0x20000cb4

0800a2f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b08e      	sub	sp, #56	; 0x38
 800a2f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2f6:	e0cc      	b.n	800a492 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	da19      	bge.n	800a332 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a2fe:	1d3b      	adds	r3, r7, #4
 800a300:	3304      	adds	r3, #4
 800a302:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a306:	2b00      	cmp	r3, #0
 800a308:	d10b      	bne.n	800a322 <prvProcessReceivedCommands+0x32>
 800a30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30e:	b672      	cpsid	i
 800a310:	f383 8811 	msr	BASEPRI, r3
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	b662      	cpsie	i
 800a31e:	61fb      	str	r3, [r7, #28]
 800a320:	e7fe      	b.n	800a320 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a328:	6850      	ldr	r0, [r2, #4]
 800a32a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a32c:	6892      	ldr	r2, [r2, #8]
 800a32e:	4611      	mov	r1, r2
 800a330:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2b00      	cmp	r3, #0
 800a336:	f2c0 80ab 	blt.w	800a490 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a340:	695b      	ldr	r3, [r3, #20]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d004      	beq.n	800a350 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a348:	3304      	adds	r3, #4
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fd fd60 	bl	8007e10 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a350:	463b      	mov	r3, r7
 800a352:	4618      	mov	r0, r3
 800a354:	f7ff ff6a 	bl	800a22c <prvSampleTimeNow>
 800a358:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2b09      	cmp	r3, #9
 800a35e:	f200 8098 	bhi.w	800a492 <prvProcessReceivedCommands+0x1a2>
 800a362:	a201      	add	r2, pc, #4	; (adr r2, 800a368 <prvProcessReceivedCommands+0x78>)
 800a364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a368:	0800a391 	.word	0x0800a391
 800a36c:	0800a391 	.word	0x0800a391
 800a370:	0800a391 	.word	0x0800a391
 800a374:	0800a407 	.word	0x0800a407
 800a378:	0800a41b 	.word	0x0800a41b
 800a37c:	0800a467 	.word	0x0800a467
 800a380:	0800a391 	.word	0x0800a391
 800a384:	0800a391 	.word	0x0800a391
 800a388:	0800a407 	.word	0x0800a407
 800a38c:	0800a41b 	.word	0x0800a41b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a392:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a396:	f043 0301 	orr.w	r3, r3, #1
 800a39a:	b2da      	uxtb	r2, r3
 800a39c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a3a2:	68ba      	ldr	r2, [r7, #8]
 800a3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a6:	699b      	ldr	r3, [r3, #24]
 800a3a8:	18d1      	adds	r1, r2, r3
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3b0:	f7ff ff5c 	bl	800a26c <prvInsertTimerInActiveList>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d06b      	beq.n	800a492 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3bc:	6a1b      	ldr	r3, [r3, #32]
 800a3be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a3c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a3c8:	f003 0304 	and.w	r3, r3, #4
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d060      	beq.n	800a492 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d4:	699b      	ldr	r3, [r3, #24]
 800a3d6:	441a      	add	r2, r3
 800a3d8:	2300      	movs	r3, #0
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	2300      	movs	r3, #0
 800a3de:	2100      	movs	r1, #0
 800a3e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3e2:	f7ff fe03 	bl	8009fec <xTimerGenericCommand>
 800a3e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a3e8:	6a3b      	ldr	r3, [r7, #32]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d151      	bne.n	800a492 <prvProcessReceivedCommands+0x1a2>
 800a3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f2:	b672      	cpsid	i
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	b662      	cpsie	i
 800a402:	61bb      	str	r3, [r7, #24]
 800a404:	e7fe      	b.n	800a404 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a408:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a40c:	f023 0301 	bic.w	r3, r3, #1
 800a410:	b2da      	uxtb	r2, r3
 800a412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a414:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a418:	e03b      	b.n	800a492 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a41c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a420:	f043 0301 	orr.w	r3, r3, #1
 800a424:	b2da      	uxtb	r2, r3
 800a426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a428:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a42c:	68ba      	ldr	r2, [r7, #8]
 800a42e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a430:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a434:	699b      	ldr	r3, [r3, #24]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d10b      	bne.n	800a452 <prvProcessReceivedCommands+0x162>
 800a43a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a43e:	b672      	cpsid	i
 800a440:	f383 8811 	msr	BASEPRI, r3
 800a444:	f3bf 8f6f 	isb	sy
 800a448:	f3bf 8f4f 	dsb	sy
 800a44c:	b662      	cpsie	i
 800a44e:	617b      	str	r3, [r7, #20]
 800a450:	e7fe      	b.n	800a450 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a454:	699a      	ldr	r2, [r3, #24]
 800a456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a458:	18d1      	adds	r1, r2, r3
 800a45a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a45c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a45e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a460:	f7ff ff04 	bl	800a26c <prvInsertTimerInActiveList>
					break;
 800a464:	e015      	b.n	800a492 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a468:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a46c:	f003 0302 	and.w	r3, r3, #2
 800a470:	2b00      	cmp	r3, #0
 800a472:	d103      	bne.n	800a47c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a474:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a476:	f000 fbb9 	bl	800abec <vPortFree>
 800a47a:	e00a      	b.n	800a492 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a47c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a47e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a482:	f023 0301 	bic.w	r3, r3, #1
 800a486:	b2da      	uxtb	r2, r3
 800a488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a48a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a48e:	e000      	b.n	800a492 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a490:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a492:	4b07      	ldr	r3, [pc, #28]	; (800a4b0 <prvProcessReceivedCommands+0x1c0>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	1d39      	adds	r1, r7, #4
 800a498:	2200      	movs	r2, #0
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7fe f8cc 	bl	8008638 <xQueueReceive>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	f47f af28 	bne.w	800a2f8 <prvProcessReceivedCommands+0x8>
	}
}
 800a4a8:	bf00      	nop
 800a4aa:	3730      	adds	r7, #48	; 0x30
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	20000cbc 	.word	0x20000cbc

0800a4b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b088      	sub	sp, #32
 800a4b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4ba:	e049      	b.n	800a550 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4bc:	4b2e      	ldr	r3, [pc, #184]	; (800a578 <prvSwitchTimerLists+0xc4>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4c6:	4b2c      	ldr	r3, [pc, #176]	; (800a578 <prvSwitchTimerLists+0xc4>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	68db      	ldr	r3, [r3, #12]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	3304      	adds	r3, #4
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7fd fc9b 	bl	8007e10 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	6a1b      	ldr	r3, [r3, #32]
 800a4de:	68f8      	ldr	r0, [r7, #12]
 800a4e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a4e8:	f003 0304 	and.w	r3, r3, #4
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d02f      	beq.n	800a550 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	693a      	ldr	r2, [r7, #16]
 800a4f6:	4413      	add	r3, r2
 800a4f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a4fa:	68ba      	ldr	r2, [r7, #8]
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d90e      	bls.n	800a520 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	68fa      	ldr	r2, [r7, #12]
 800a50c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a50e:	4b1a      	ldr	r3, [pc, #104]	; (800a578 <prvSwitchTimerLists+0xc4>)
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	3304      	adds	r3, #4
 800a516:	4619      	mov	r1, r3
 800a518:	4610      	mov	r0, r2
 800a51a:	f7fd fc40 	bl	8007d9e <vListInsert>
 800a51e:	e017      	b.n	800a550 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a520:	2300      	movs	r3, #0
 800a522:	9300      	str	r3, [sp, #0]
 800a524:	2300      	movs	r3, #0
 800a526:	693a      	ldr	r2, [r7, #16]
 800a528:	2100      	movs	r1, #0
 800a52a:	68f8      	ldr	r0, [r7, #12]
 800a52c:	f7ff fd5e 	bl	8009fec <xTimerGenericCommand>
 800a530:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d10b      	bne.n	800a550 <prvSwitchTimerLists+0x9c>
 800a538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a53c:	b672      	cpsid	i
 800a53e:	f383 8811 	msr	BASEPRI, r3
 800a542:	f3bf 8f6f 	isb	sy
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	b662      	cpsie	i
 800a54c:	603b      	str	r3, [r7, #0]
 800a54e:	e7fe      	b.n	800a54e <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a550:	4b09      	ldr	r3, [pc, #36]	; (800a578 <prvSwitchTimerLists+0xc4>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d1b0      	bne.n	800a4bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a55a:	4b07      	ldr	r3, [pc, #28]	; (800a578 <prvSwitchTimerLists+0xc4>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a560:	4b06      	ldr	r3, [pc, #24]	; (800a57c <prvSwitchTimerLists+0xc8>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	4a04      	ldr	r2, [pc, #16]	; (800a578 <prvSwitchTimerLists+0xc4>)
 800a566:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a568:	4a04      	ldr	r2, [pc, #16]	; (800a57c <prvSwitchTimerLists+0xc8>)
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	6013      	str	r3, [r2, #0]
}
 800a56e:	bf00      	nop
 800a570:	3718      	adds	r7, #24
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	20000cb4 	.word	0x20000cb4
 800a57c:	20000cb8 	.word	0x20000cb8

0800a580 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b082      	sub	sp, #8
 800a584:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a586:	f000 f947 	bl	800a818 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a58a:	4b15      	ldr	r3, [pc, #84]	; (800a5e0 <prvCheckForValidListAndQueue+0x60>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d120      	bne.n	800a5d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a592:	4814      	ldr	r0, [pc, #80]	; (800a5e4 <prvCheckForValidListAndQueue+0x64>)
 800a594:	f7fd fbb2 	bl	8007cfc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a598:	4813      	ldr	r0, [pc, #76]	; (800a5e8 <prvCheckForValidListAndQueue+0x68>)
 800a59a:	f7fd fbaf 	bl	8007cfc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a59e:	4b13      	ldr	r3, [pc, #76]	; (800a5ec <prvCheckForValidListAndQueue+0x6c>)
 800a5a0:	4a10      	ldr	r2, [pc, #64]	; (800a5e4 <prvCheckForValidListAndQueue+0x64>)
 800a5a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a5a4:	4b12      	ldr	r3, [pc, #72]	; (800a5f0 <prvCheckForValidListAndQueue+0x70>)
 800a5a6:	4a10      	ldr	r2, [pc, #64]	; (800a5e8 <prvCheckForValidListAndQueue+0x68>)
 800a5a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	4b11      	ldr	r3, [pc, #68]	; (800a5f4 <prvCheckForValidListAndQueue+0x74>)
 800a5b0:	4a11      	ldr	r2, [pc, #68]	; (800a5f8 <prvCheckForValidListAndQueue+0x78>)
 800a5b2:	2110      	movs	r1, #16
 800a5b4:	200a      	movs	r0, #10
 800a5b6:	f7fd fcbf 	bl	8007f38 <xQueueGenericCreateStatic>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	4b08      	ldr	r3, [pc, #32]	; (800a5e0 <prvCheckForValidListAndQueue+0x60>)
 800a5be:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a5c0:	4b07      	ldr	r3, [pc, #28]	; (800a5e0 <prvCheckForValidListAndQueue+0x60>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d005      	beq.n	800a5d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a5c8:	4b05      	ldr	r3, [pc, #20]	; (800a5e0 <prvCheckForValidListAndQueue+0x60>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	490b      	ldr	r1, [pc, #44]	; (800a5fc <prvCheckForValidListAndQueue+0x7c>)
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7fe fc32 	bl	8008e38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a5d4:	f000 f952 	bl	800a87c <vPortExitCritical>
}
 800a5d8:	bf00      	nop
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop
 800a5e0:	20000cbc 	.word	0x20000cbc
 800a5e4:	20000c8c 	.word	0x20000c8c
 800a5e8:	20000ca0 	.word	0x20000ca0
 800a5ec:	20000cb4 	.word	0x20000cb4
 800a5f0:	20000cb8 	.word	0x20000cb8
 800a5f4:	20000d68 	.word	0x20000d68
 800a5f8:	20000cc8 	.word	0x20000cc8
 800a5fc:	0800b93c 	.word	0x0800b93c

0800a600 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	60b9      	str	r1, [r7, #8]
 800a60a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	3b04      	subs	r3, #4
 800a610:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a618:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3b04      	subs	r3, #4
 800a61e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	f023 0201 	bic.w	r2, r3, #1
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	3b04      	subs	r3, #4
 800a62e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a630:	4a0c      	ldr	r2, [pc, #48]	; (800a664 <pxPortInitialiseStack+0x64>)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	3b14      	subs	r3, #20
 800a63a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	3b04      	subs	r3, #4
 800a646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f06f 0202 	mvn.w	r2, #2
 800a64e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	3b20      	subs	r3, #32
 800a654:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a656:	68fb      	ldr	r3, [r7, #12]
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3714      	adds	r7, #20
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr
 800a664:	0800a669 	.word	0x0800a669

0800a668 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a66e:	2300      	movs	r3, #0
 800a670:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a672:	4b13      	ldr	r3, [pc, #76]	; (800a6c0 <prvTaskExitError+0x58>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a67a:	d00b      	beq.n	800a694 <prvTaskExitError+0x2c>
 800a67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a680:	b672      	cpsid	i
 800a682:	f383 8811 	msr	BASEPRI, r3
 800a686:	f3bf 8f6f 	isb	sy
 800a68a:	f3bf 8f4f 	dsb	sy
 800a68e:	b662      	cpsie	i
 800a690:	60fb      	str	r3, [r7, #12]
 800a692:	e7fe      	b.n	800a692 <prvTaskExitError+0x2a>
 800a694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a698:	b672      	cpsid	i
 800a69a:	f383 8811 	msr	BASEPRI, r3
 800a69e:	f3bf 8f6f 	isb	sy
 800a6a2:	f3bf 8f4f 	dsb	sy
 800a6a6:	b662      	cpsie	i
 800a6a8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6aa:	bf00      	nop
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d0fc      	beq.n	800a6ac <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a6b2:	bf00      	nop
 800a6b4:	3714      	adds	r7, #20
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6bc:	4770      	bx	lr
 800a6be:	bf00      	nop
 800a6c0:	2000003c 	.word	0x2000003c
	...

0800a6d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a6d0:	4b07      	ldr	r3, [pc, #28]	; (800a6f0 <pxCurrentTCBConst2>)
 800a6d2:	6819      	ldr	r1, [r3, #0]
 800a6d4:	6808      	ldr	r0, [r1, #0]
 800a6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6da:	f380 8809 	msr	PSP, r0
 800a6de:	f3bf 8f6f 	isb	sy
 800a6e2:	f04f 0000 	mov.w	r0, #0
 800a6e6:	f380 8811 	msr	BASEPRI, r0
 800a6ea:	4770      	bx	lr
 800a6ec:	f3af 8000 	nop.w

0800a6f0 <pxCurrentTCBConst2>:
 800a6f0:	2000078c 	.word	0x2000078c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a6f4:	bf00      	nop
 800a6f6:	bf00      	nop

0800a6f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a6f8:	4808      	ldr	r0, [pc, #32]	; (800a71c <prvPortStartFirstTask+0x24>)
 800a6fa:	6800      	ldr	r0, [r0, #0]
 800a6fc:	6800      	ldr	r0, [r0, #0]
 800a6fe:	f380 8808 	msr	MSP, r0
 800a702:	f04f 0000 	mov.w	r0, #0
 800a706:	f380 8814 	msr	CONTROL, r0
 800a70a:	b662      	cpsie	i
 800a70c:	b661      	cpsie	f
 800a70e:	f3bf 8f4f 	dsb	sy
 800a712:	f3bf 8f6f 	isb	sy
 800a716:	df00      	svc	0
 800a718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a71a:	bf00      	nop
 800a71c:	e000ed08 	.word	0xe000ed08

0800a720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a726:	4b36      	ldr	r3, [pc, #216]	; (800a800 <xPortStartScheduler+0xe0>)
 800a728:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	b2db      	uxtb	r3, r3
 800a730:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	22ff      	movs	r2, #255	; 0xff
 800a736:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	781b      	ldrb	r3, [r3, #0]
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a740:	78fb      	ldrb	r3, [r7, #3]
 800a742:	b2db      	uxtb	r3, r3
 800a744:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a748:	b2da      	uxtb	r2, r3
 800a74a:	4b2e      	ldr	r3, [pc, #184]	; (800a804 <xPortStartScheduler+0xe4>)
 800a74c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a74e:	4b2e      	ldr	r3, [pc, #184]	; (800a808 <xPortStartScheduler+0xe8>)
 800a750:	2207      	movs	r2, #7
 800a752:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a754:	e009      	b.n	800a76a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a756:	4b2c      	ldr	r3, [pc, #176]	; (800a808 <xPortStartScheduler+0xe8>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	3b01      	subs	r3, #1
 800a75c:	4a2a      	ldr	r2, [pc, #168]	; (800a808 <xPortStartScheduler+0xe8>)
 800a75e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a760:	78fb      	ldrb	r3, [r7, #3]
 800a762:	b2db      	uxtb	r3, r3
 800a764:	005b      	lsls	r3, r3, #1
 800a766:	b2db      	uxtb	r3, r3
 800a768:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a76a:	78fb      	ldrb	r3, [r7, #3]
 800a76c:	b2db      	uxtb	r3, r3
 800a76e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a772:	2b80      	cmp	r3, #128	; 0x80
 800a774:	d0ef      	beq.n	800a756 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a776:	4b24      	ldr	r3, [pc, #144]	; (800a808 <xPortStartScheduler+0xe8>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f1c3 0307 	rsb	r3, r3, #7
 800a77e:	2b04      	cmp	r3, #4
 800a780:	d00b      	beq.n	800a79a <xPortStartScheduler+0x7a>
 800a782:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a786:	b672      	cpsid	i
 800a788:	f383 8811 	msr	BASEPRI, r3
 800a78c:	f3bf 8f6f 	isb	sy
 800a790:	f3bf 8f4f 	dsb	sy
 800a794:	b662      	cpsie	i
 800a796:	60bb      	str	r3, [r7, #8]
 800a798:	e7fe      	b.n	800a798 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a79a:	4b1b      	ldr	r3, [pc, #108]	; (800a808 <xPortStartScheduler+0xe8>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	021b      	lsls	r3, r3, #8
 800a7a0:	4a19      	ldr	r2, [pc, #100]	; (800a808 <xPortStartScheduler+0xe8>)
 800a7a2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7a4:	4b18      	ldr	r3, [pc, #96]	; (800a808 <xPortStartScheduler+0xe8>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a7ac:	4a16      	ldr	r2, [pc, #88]	; (800a808 <xPortStartScheduler+0xe8>)
 800a7ae:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	b2da      	uxtb	r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7b8:	4b14      	ldr	r3, [pc, #80]	; (800a80c <xPortStartScheduler+0xec>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a13      	ldr	r2, [pc, #76]	; (800a80c <xPortStartScheduler+0xec>)
 800a7be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a7c2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7c4:	4b11      	ldr	r3, [pc, #68]	; (800a80c <xPortStartScheduler+0xec>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	4a10      	ldr	r2, [pc, #64]	; (800a80c <xPortStartScheduler+0xec>)
 800a7ca:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a7ce:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a7d0:	f000 f8d4 	bl	800a97c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a7d4:	4b0e      	ldr	r3, [pc, #56]	; (800a810 <xPortStartScheduler+0xf0>)
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a7da:	f000 f8f3 	bl	800a9c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a7de:	4b0d      	ldr	r3, [pc, #52]	; (800a814 <xPortStartScheduler+0xf4>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a0c      	ldr	r2, [pc, #48]	; (800a814 <xPortStartScheduler+0xf4>)
 800a7e4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a7e8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a7ea:	f7ff ff85 	bl	800a6f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a7ee:	f7fe ff63 	bl	80096b8 <vTaskSwitchContext>
	prvTaskExitError();
 800a7f2:	f7ff ff39 	bl	800a668 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7f6:	2300      	movs	r3, #0
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3710      	adds	r7, #16
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}
 800a800:	e000e400 	.word	0xe000e400
 800a804:	20000db8 	.word	0x20000db8
 800a808:	20000dbc 	.word	0x20000dbc
 800a80c:	e000ed20 	.word	0xe000ed20
 800a810:	2000003c 	.word	0x2000003c
 800a814:	e000ef34 	.word	0xe000ef34

0800a818 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a822:	b672      	cpsid	i
 800a824:	f383 8811 	msr	BASEPRI, r3
 800a828:	f3bf 8f6f 	isb	sy
 800a82c:	f3bf 8f4f 	dsb	sy
 800a830:	b662      	cpsie	i
 800a832:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a834:	4b0f      	ldr	r3, [pc, #60]	; (800a874 <vPortEnterCritical+0x5c>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	3301      	adds	r3, #1
 800a83a:	4a0e      	ldr	r2, [pc, #56]	; (800a874 <vPortEnterCritical+0x5c>)
 800a83c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a83e:	4b0d      	ldr	r3, [pc, #52]	; (800a874 <vPortEnterCritical+0x5c>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d110      	bne.n	800a868 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a846:	4b0c      	ldr	r3, [pc, #48]	; (800a878 <vPortEnterCritical+0x60>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d00b      	beq.n	800a868 <vPortEnterCritical+0x50>
 800a850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a854:	b672      	cpsid	i
 800a856:	f383 8811 	msr	BASEPRI, r3
 800a85a:	f3bf 8f6f 	isb	sy
 800a85e:	f3bf 8f4f 	dsb	sy
 800a862:	b662      	cpsie	i
 800a864:	603b      	str	r3, [r7, #0]
 800a866:	e7fe      	b.n	800a866 <vPortEnterCritical+0x4e>
	}
}
 800a868:	bf00      	nop
 800a86a:	370c      	adds	r7, #12
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr
 800a874:	2000003c 	.word	0x2000003c
 800a878:	e000ed04 	.word	0xe000ed04

0800a87c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a882:	4b12      	ldr	r3, [pc, #72]	; (800a8cc <vPortExitCritical+0x50>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d10b      	bne.n	800a8a2 <vPortExitCritical+0x26>
 800a88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88e:	b672      	cpsid	i
 800a890:	f383 8811 	msr	BASEPRI, r3
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	f3bf 8f4f 	dsb	sy
 800a89c:	b662      	cpsie	i
 800a89e:	607b      	str	r3, [r7, #4]
 800a8a0:	e7fe      	b.n	800a8a0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800a8a2:	4b0a      	ldr	r3, [pc, #40]	; (800a8cc <vPortExitCritical+0x50>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	3b01      	subs	r3, #1
 800a8a8:	4a08      	ldr	r2, [pc, #32]	; (800a8cc <vPortExitCritical+0x50>)
 800a8aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8ac:	4b07      	ldr	r3, [pc, #28]	; (800a8cc <vPortExitCritical+0x50>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d104      	bne.n	800a8be <vPortExitCritical+0x42>
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800a8be:	bf00      	nop
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop
 800a8cc:	2000003c 	.word	0x2000003c

0800a8d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a8d0:	f3ef 8009 	mrs	r0, PSP
 800a8d4:	f3bf 8f6f 	isb	sy
 800a8d8:	4b15      	ldr	r3, [pc, #84]	; (800a930 <pxCurrentTCBConst>)
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	f01e 0f10 	tst.w	lr, #16
 800a8e0:	bf08      	it	eq
 800a8e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ea:	6010      	str	r0, [r2, #0]
 800a8ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a8f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a8f4:	b672      	cpsid	i
 800a8f6:	f380 8811 	msr	BASEPRI, r0
 800a8fa:	f3bf 8f4f 	dsb	sy
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	b662      	cpsie	i
 800a904:	f7fe fed8 	bl	80096b8 <vTaskSwitchContext>
 800a908:	f04f 0000 	mov.w	r0, #0
 800a90c:	f380 8811 	msr	BASEPRI, r0
 800a910:	bc09      	pop	{r0, r3}
 800a912:	6819      	ldr	r1, [r3, #0]
 800a914:	6808      	ldr	r0, [r1, #0]
 800a916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91a:	f01e 0f10 	tst.w	lr, #16
 800a91e:	bf08      	it	eq
 800a920:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a924:	f380 8809 	msr	PSP, r0
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	4770      	bx	lr
 800a92e:	bf00      	nop

0800a930 <pxCurrentTCBConst>:
 800a930:	2000078c 	.word	0x2000078c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop

0800a938 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
	__asm volatile
 800a93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a942:	b672      	cpsid	i
 800a944:	f383 8811 	msr	BASEPRI, r3
 800a948:	f3bf 8f6f 	isb	sy
 800a94c:	f3bf 8f4f 	dsb	sy
 800a950:	b662      	cpsie	i
 800a952:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a954:	f7fe fdf6 	bl	8009544 <xTaskIncrementTick>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d003      	beq.n	800a966 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a95e:	4b06      	ldr	r3, [pc, #24]	; (800a978 <SysTick_Handler+0x40>)
 800a960:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a964:	601a      	str	r2, [r3, #0]
 800a966:	2300      	movs	r3, #0
 800a968:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800a970:	bf00      	nop
 800a972:	3708      	adds	r7, #8
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}
 800a978:	e000ed04 	.word	0xe000ed04

0800a97c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a97c:	b480      	push	{r7}
 800a97e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a980:	4b0b      	ldr	r3, [pc, #44]	; (800a9b0 <vPortSetupTimerInterrupt+0x34>)
 800a982:	2200      	movs	r2, #0
 800a984:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a986:	4b0b      	ldr	r3, [pc, #44]	; (800a9b4 <vPortSetupTimerInterrupt+0x38>)
 800a988:	2200      	movs	r2, #0
 800a98a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a98c:	4b0a      	ldr	r3, [pc, #40]	; (800a9b8 <vPortSetupTimerInterrupt+0x3c>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4a0a      	ldr	r2, [pc, #40]	; (800a9bc <vPortSetupTimerInterrupt+0x40>)
 800a992:	fba2 2303 	umull	r2, r3, r2, r3
 800a996:	099b      	lsrs	r3, r3, #6
 800a998:	4a09      	ldr	r2, [pc, #36]	; (800a9c0 <vPortSetupTimerInterrupt+0x44>)
 800a99a:	3b01      	subs	r3, #1
 800a99c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a99e:	4b04      	ldr	r3, [pc, #16]	; (800a9b0 <vPortSetupTimerInterrupt+0x34>)
 800a9a0:	2207      	movs	r2, #7
 800a9a2:	601a      	str	r2, [r3, #0]
}
 800a9a4:	bf00      	nop
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr
 800a9ae:	bf00      	nop
 800a9b0:	e000e010 	.word	0xe000e010
 800a9b4:	e000e018 	.word	0xe000e018
 800a9b8:	20000030 	.word	0x20000030
 800a9bc:	10624dd3 	.word	0x10624dd3
 800a9c0:	e000e014 	.word	0xe000e014

0800a9c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a9c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a9d4 <vPortEnableVFP+0x10>
 800a9c8:	6801      	ldr	r1, [r0, #0]
 800a9ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a9ce:	6001      	str	r1, [r0, #0]
 800a9d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a9d2:	bf00      	nop
 800a9d4:	e000ed88 	.word	0xe000ed88

0800a9d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a9d8:	b480      	push	{r7}
 800a9da:	b085      	sub	sp, #20
 800a9dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a9de:	f3ef 8305 	mrs	r3, IPSR
 800a9e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2b0f      	cmp	r3, #15
 800a9e8:	d915      	bls.n	800aa16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a9ea:	4a18      	ldr	r2, [pc, #96]	; (800aa4c <vPortValidateInterruptPriority+0x74>)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	4413      	add	r3, r2
 800a9f0:	781b      	ldrb	r3, [r3, #0]
 800a9f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a9f4:	4b16      	ldr	r3, [pc, #88]	; (800aa50 <vPortValidateInterruptPriority+0x78>)
 800a9f6:	781b      	ldrb	r3, [r3, #0]
 800a9f8:	7afa      	ldrb	r2, [r7, #11]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d20b      	bcs.n	800aa16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa02:	b672      	cpsid	i
 800aa04:	f383 8811 	msr	BASEPRI, r3
 800aa08:	f3bf 8f6f 	isb	sy
 800aa0c:	f3bf 8f4f 	dsb	sy
 800aa10:	b662      	cpsie	i
 800aa12:	607b      	str	r3, [r7, #4]
 800aa14:	e7fe      	b.n	800aa14 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa16:	4b0f      	ldr	r3, [pc, #60]	; (800aa54 <vPortValidateInterruptPriority+0x7c>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aa1e:	4b0e      	ldr	r3, [pc, #56]	; (800aa58 <vPortValidateInterruptPriority+0x80>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d90b      	bls.n	800aa3e <vPortValidateInterruptPriority+0x66>
 800aa26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2a:	b672      	cpsid	i
 800aa2c:	f383 8811 	msr	BASEPRI, r3
 800aa30:	f3bf 8f6f 	isb	sy
 800aa34:	f3bf 8f4f 	dsb	sy
 800aa38:	b662      	cpsie	i
 800aa3a:	603b      	str	r3, [r7, #0]
 800aa3c:	e7fe      	b.n	800aa3c <vPortValidateInterruptPriority+0x64>
	}
 800aa3e:	bf00      	nop
 800aa40:	3714      	adds	r7, #20
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr
 800aa4a:	bf00      	nop
 800aa4c:	e000e3f0 	.word	0xe000e3f0
 800aa50:	20000db8 	.word	0x20000db8
 800aa54:	e000ed0c 	.word	0xe000ed0c
 800aa58:	20000dbc 	.word	0x20000dbc

0800aa5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b08a      	sub	sp, #40	; 0x28
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa64:	2300      	movs	r3, #0
 800aa66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa68:	f7fe fcb0 	bl	80093cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa6c:	4b5a      	ldr	r3, [pc, #360]	; (800abd8 <pvPortMalloc+0x17c>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d101      	bne.n	800aa78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa74:	f000 f916 	bl	800aca4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa78:	4b58      	ldr	r3, [pc, #352]	; (800abdc <pvPortMalloc+0x180>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	4013      	ands	r3, r2
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	f040 8090 	bne.w	800aba6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d01e      	beq.n	800aaca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aa8c:	2208      	movs	r2, #8
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	4413      	add	r3, r2
 800aa92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f003 0307 	and.w	r3, r3, #7
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d015      	beq.n	800aaca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f023 0307 	bic.w	r3, r3, #7
 800aaa4:	3308      	adds	r3, #8
 800aaa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f003 0307 	and.w	r3, r3, #7
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00b      	beq.n	800aaca <pvPortMalloc+0x6e>
 800aab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab6:	b672      	cpsid	i
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	b662      	cpsie	i
 800aac6:	617b      	str	r3, [r7, #20]
 800aac8:	e7fe      	b.n	800aac8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d06a      	beq.n	800aba6 <pvPortMalloc+0x14a>
 800aad0:	4b43      	ldr	r3, [pc, #268]	; (800abe0 <pvPortMalloc+0x184>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d865      	bhi.n	800aba6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aada:	4b42      	ldr	r3, [pc, #264]	; (800abe4 <pvPortMalloc+0x188>)
 800aadc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aade:	4b41      	ldr	r3, [pc, #260]	; (800abe4 <pvPortMalloc+0x188>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aae4:	e004      	b.n	800aaf0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aaea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aaf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf2:	685b      	ldr	r3, [r3, #4]
 800aaf4:	687a      	ldr	r2, [r7, #4]
 800aaf6:	429a      	cmp	r2, r3
 800aaf8:	d903      	bls.n	800ab02 <pvPortMalloc+0xa6>
 800aafa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d1f1      	bne.n	800aae6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab02:	4b35      	ldr	r3, [pc, #212]	; (800abd8 <pvPortMalloc+0x17c>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d04c      	beq.n	800aba6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab0c:	6a3b      	ldr	r3, [r7, #32]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	2208      	movs	r2, #8
 800ab12:	4413      	add	r3, r2
 800ab14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab18:	681a      	ldr	r2, [r3, #0]
 800ab1a:	6a3b      	ldr	r3, [r7, #32]
 800ab1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab20:	685a      	ldr	r2, [r3, #4]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	1ad2      	subs	r2, r2, r3
 800ab26:	2308      	movs	r3, #8
 800ab28:	005b      	lsls	r3, r3, #1
 800ab2a:	429a      	cmp	r2, r3
 800ab2c:	d920      	bls.n	800ab70 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4413      	add	r3, r2
 800ab34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	f003 0307 	and.w	r3, r3, #7
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d00b      	beq.n	800ab58 <pvPortMalloc+0xfc>
 800ab40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab44:	b672      	cpsid	i
 800ab46:	f383 8811 	msr	BASEPRI, r3
 800ab4a:	f3bf 8f6f 	isb	sy
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	b662      	cpsie	i
 800ab54:	613b      	str	r3, [r7, #16]
 800ab56:	e7fe      	b.n	800ab56 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab5a:	685a      	ldr	r2, [r3, #4]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	1ad2      	subs	r2, r2, r3
 800ab60:	69bb      	ldr	r3, [r7, #24]
 800ab62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ab64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab66:	687a      	ldr	r2, [r7, #4]
 800ab68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab6a:	69b8      	ldr	r0, [r7, #24]
 800ab6c:	f000 f8fc 	bl	800ad68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ab70:	4b1b      	ldr	r3, [pc, #108]	; (800abe0 <pvPortMalloc+0x184>)
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	1ad3      	subs	r3, r2, r3
 800ab7a:	4a19      	ldr	r2, [pc, #100]	; (800abe0 <pvPortMalloc+0x184>)
 800ab7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab7e:	4b18      	ldr	r3, [pc, #96]	; (800abe0 <pvPortMalloc+0x184>)
 800ab80:	681a      	ldr	r2, [r3, #0]
 800ab82:	4b19      	ldr	r3, [pc, #100]	; (800abe8 <pvPortMalloc+0x18c>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d203      	bcs.n	800ab92 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab8a:	4b15      	ldr	r3, [pc, #84]	; (800abe0 <pvPortMalloc+0x184>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	4a16      	ldr	r2, [pc, #88]	; (800abe8 <pvPortMalloc+0x18c>)
 800ab90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab94:	685a      	ldr	r2, [r3, #4]
 800ab96:	4b11      	ldr	r3, [pc, #68]	; (800abdc <pvPortMalloc+0x180>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	431a      	orrs	r2, r3
 800ab9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba2:	2200      	movs	r2, #0
 800aba4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aba6:	f7fe fc1f 	bl	80093e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	f003 0307 	and.w	r3, r3, #7
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00b      	beq.n	800abcc <pvPortMalloc+0x170>
 800abb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abb8:	b672      	cpsid	i
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	b662      	cpsie	i
 800abc8:	60fb      	str	r3, [r7, #12]
 800abca:	e7fe      	b.n	800abca <pvPortMalloc+0x16e>
	return pvReturn;
 800abcc:	69fb      	ldr	r3, [r7, #28]
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3728      	adds	r7, #40	; 0x28
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
 800abd6:	bf00      	nop
 800abd8:	200049c8 	.word	0x200049c8
 800abdc:	200049d4 	.word	0x200049d4
 800abe0:	200049cc 	.word	0x200049cc
 800abe4:	200049c0 	.word	0x200049c0
 800abe8:	200049d0 	.word	0x200049d0

0800abec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b086      	sub	sp, #24
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d04a      	beq.n	800ac94 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800abfe:	2308      	movs	r3, #8
 800ac00:	425b      	negs	r3, r3
 800ac02:	697a      	ldr	r2, [r7, #20]
 800ac04:	4413      	add	r3, r2
 800ac06:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac08:	697b      	ldr	r3, [r7, #20]
 800ac0a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	685a      	ldr	r2, [r3, #4]
 800ac10:	4b22      	ldr	r3, [pc, #136]	; (800ac9c <vPortFree+0xb0>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	4013      	ands	r3, r2
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d10b      	bne.n	800ac32 <vPortFree+0x46>
 800ac1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1e:	b672      	cpsid	i
 800ac20:	f383 8811 	msr	BASEPRI, r3
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	f3bf 8f4f 	dsb	sy
 800ac2c:	b662      	cpsie	i
 800ac2e:	60fb      	str	r3, [r7, #12]
 800ac30:	e7fe      	b.n	800ac30 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d00b      	beq.n	800ac52 <vPortFree+0x66>
 800ac3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac3e:	b672      	cpsid	i
 800ac40:	f383 8811 	msr	BASEPRI, r3
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	b662      	cpsie	i
 800ac4e:	60bb      	str	r3, [r7, #8]
 800ac50:	e7fe      	b.n	800ac50 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	685a      	ldr	r2, [r3, #4]
 800ac56:	4b11      	ldr	r3, [pc, #68]	; (800ac9c <vPortFree+0xb0>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d019      	beq.n	800ac94 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac60:	693b      	ldr	r3, [r7, #16]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d115      	bne.n	800ac94 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	685a      	ldr	r2, [r3, #4]
 800ac6c:	4b0b      	ldr	r3, [pc, #44]	; (800ac9c <vPortFree+0xb0>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	43db      	mvns	r3, r3
 800ac72:	401a      	ands	r2, r3
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac78:	f7fe fba8 	bl	80093cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	4b07      	ldr	r3, [pc, #28]	; (800aca0 <vPortFree+0xb4>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	4413      	add	r3, r2
 800ac86:	4a06      	ldr	r2, [pc, #24]	; (800aca0 <vPortFree+0xb4>)
 800ac88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac8a:	6938      	ldr	r0, [r7, #16]
 800ac8c:	f000 f86c 	bl	800ad68 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ac90:	f7fe fbaa 	bl	80093e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac94:	bf00      	nop
 800ac96:	3718      	adds	r7, #24
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	200049d4 	.word	0x200049d4
 800aca0:	200049cc 	.word	0x200049cc

0800aca4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aca4:	b480      	push	{r7}
 800aca6:	b085      	sub	sp, #20
 800aca8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800acaa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800acae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800acb0:	4b27      	ldr	r3, [pc, #156]	; (800ad50 <prvHeapInit+0xac>)
 800acb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f003 0307 	and.w	r3, r3, #7
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d00c      	beq.n	800acd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	3307      	adds	r3, #7
 800acc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f023 0307 	bic.w	r3, r3, #7
 800acca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800accc:	68ba      	ldr	r2, [r7, #8]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	1ad3      	subs	r3, r2, r3
 800acd2:	4a1f      	ldr	r2, [pc, #124]	; (800ad50 <prvHeapInit+0xac>)
 800acd4:	4413      	add	r3, r2
 800acd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800acdc:	4a1d      	ldr	r2, [pc, #116]	; (800ad54 <prvHeapInit+0xb0>)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ace2:	4b1c      	ldr	r3, [pc, #112]	; (800ad54 <prvHeapInit+0xb0>)
 800ace4:	2200      	movs	r2, #0
 800ace6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	68ba      	ldr	r2, [r7, #8]
 800acec:	4413      	add	r3, r2
 800acee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800acf0:	2208      	movs	r2, #8
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	1a9b      	subs	r3, r3, r2
 800acf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f023 0307 	bic.w	r3, r3, #7
 800acfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	4a15      	ldr	r2, [pc, #84]	; (800ad58 <prvHeapInit+0xb4>)
 800ad04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad06:	4b14      	ldr	r3, [pc, #80]	; (800ad58 <prvHeapInit+0xb4>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad0e:	4b12      	ldr	r3, [pc, #72]	; (800ad58 <prvHeapInit+0xb4>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	2200      	movs	r2, #0
 800ad14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	1ad2      	subs	r2, r2, r3
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad24:	4b0c      	ldr	r3, [pc, #48]	; (800ad58 <prvHeapInit+0xb4>)
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	4a0a      	ldr	r2, [pc, #40]	; (800ad5c <prvHeapInit+0xb8>)
 800ad32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	4a09      	ldr	r2, [pc, #36]	; (800ad60 <prvHeapInit+0xbc>)
 800ad3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad3c:	4b09      	ldr	r3, [pc, #36]	; (800ad64 <prvHeapInit+0xc0>)
 800ad3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ad42:	601a      	str	r2, [r3, #0]
}
 800ad44:	bf00      	nop
 800ad46:	3714      	adds	r7, #20
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr
 800ad50:	20000dc0 	.word	0x20000dc0
 800ad54:	200049c0 	.word	0x200049c0
 800ad58:	200049c8 	.word	0x200049c8
 800ad5c:	200049d0 	.word	0x200049d0
 800ad60:	200049cc 	.word	0x200049cc
 800ad64:	200049d4 	.word	0x200049d4

0800ad68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad70:	4b28      	ldr	r3, [pc, #160]	; (800ae14 <prvInsertBlockIntoFreeList+0xac>)
 800ad72:	60fb      	str	r3, [r7, #12]
 800ad74:	e002      	b.n	800ad7c <prvInsertBlockIntoFreeList+0x14>
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	60fb      	str	r3, [r7, #12]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	687a      	ldr	r2, [r7, #4]
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d8f7      	bhi.n	800ad76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	68ba      	ldr	r2, [r7, #8]
 800ad90:	4413      	add	r3, r2
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	429a      	cmp	r2, r3
 800ad96:	d108      	bne.n	800adaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	441a      	add	r2, r3
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	685b      	ldr	r3, [r3, #4]
 800adb2:	68ba      	ldr	r2, [r7, #8]
 800adb4:	441a      	add	r2, r3
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	429a      	cmp	r2, r3
 800adbc:	d118      	bne.n	800adf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	681a      	ldr	r2, [r3, #0]
 800adc2:	4b15      	ldr	r3, [pc, #84]	; (800ae18 <prvInsertBlockIntoFreeList+0xb0>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d00d      	beq.n	800ade6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	685a      	ldr	r2, [r3, #4]
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	685b      	ldr	r3, [r3, #4]
 800add4:	441a      	add	r2, r3
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	601a      	str	r2, [r3, #0]
 800ade4:	e008      	b.n	800adf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ade6:	4b0c      	ldr	r3, [pc, #48]	; (800ae18 <prvInsertBlockIntoFreeList+0xb0>)
 800ade8:	681a      	ldr	r2, [r3, #0]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	601a      	str	r2, [r3, #0]
 800adee:	e003      	b.n	800adf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d002      	beq.n	800ae06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	687a      	ldr	r2, [r7, #4]
 800ae04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae06:	bf00      	nop
 800ae08:	3714      	adds	r7, #20
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	200049c0 	.word	0x200049c0
 800ae18:	200049c8 	.word	0x200049c8

0800ae1c <__errno>:
 800ae1c:	4b01      	ldr	r3, [pc, #4]	; (800ae24 <__errno+0x8>)
 800ae1e:	6818      	ldr	r0, [r3, #0]
 800ae20:	4770      	bx	lr
 800ae22:	bf00      	nop
 800ae24:	20000040 	.word	0x20000040

0800ae28 <__libc_init_array>:
 800ae28:	b570      	push	{r4, r5, r6, lr}
 800ae2a:	4e0d      	ldr	r6, [pc, #52]	; (800ae60 <__libc_init_array+0x38>)
 800ae2c:	4c0d      	ldr	r4, [pc, #52]	; (800ae64 <__libc_init_array+0x3c>)
 800ae2e:	1ba4      	subs	r4, r4, r6
 800ae30:	10a4      	asrs	r4, r4, #2
 800ae32:	2500      	movs	r5, #0
 800ae34:	42a5      	cmp	r5, r4
 800ae36:	d109      	bne.n	800ae4c <__libc_init_array+0x24>
 800ae38:	4e0b      	ldr	r6, [pc, #44]	; (800ae68 <__libc_init_array+0x40>)
 800ae3a:	4c0c      	ldr	r4, [pc, #48]	; (800ae6c <__libc_init_array+0x44>)
 800ae3c:	f000 fc30 	bl	800b6a0 <_init>
 800ae40:	1ba4      	subs	r4, r4, r6
 800ae42:	10a4      	asrs	r4, r4, #2
 800ae44:	2500      	movs	r5, #0
 800ae46:	42a5      	cmp	r5, r4
 800ae48:	d105      	bne.n	800ae56 <__libc_init_array+0x2e>
 800ae4a:	bd70      	pop	{r4, r5, r6, pc}
 800ae4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae50:	4798      	blx	r3
 800ae52:	3501      	adds	r5, #1
 800ae54:	e7ee      	b.n	800ae34 <__libc_init_array+0xc>
 800ae56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae5a:	4798      	blx	r3
 800ae5c:	3501      	adds	r5, #1
 800ae5e:	e7f2      	b.n	800ae46 <__libc_init_array+0x1e>
 800ae60:	0800b9e8 	.word	0x0800b9e8
 800ae64:	0800b9e8 	.word	0x0800b9e8
 800ae68:	0800b9e8 	.word	0x0800b9e8
 800ae6c:	0800b9ec 	.word	0x0800b9ec

0800ae70 <malloc>:
 800ae70:	4b02      	ldr	r3, [pc, #8]	; (800ae7c <malloc+0xc>)
 800ae72:	4601      	mov	r1, r0
 800ae74:	6818      	ldr	r0, [r3, #0]
 800ae76:	f000 b865 	b.w	800af44 <_malloc_r>
 800ae7a:	bf00      	nop
 800ae7c:	20000040 	.word	0x20000040

0800ae80 <memcpy>:
 800ae80:	b510      	push	{r4, lr}
 800ae82:	1e43      	subs	r3, r0, #1
 800ae84:	440a      	add	r2, r1
 800ae86:	4291      	cmp	r1, r2
 800ae88:	d100      	bne.n	800ae8c <memcpy+0xc>
 800ae8a:	bd10      	pop	{r4, pc}
 800ae8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae94:	e7f7      	b.n	800ae86 <memcpy+0x6>

0800ae96 <memset>:
 800ae96:	4402      	add	r2, r0
 800ae98:	4603      	mov	r3, r0
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d100      	bne.n	800aea0 <memset+0xa>
 800ae9e:	4770      	bx	lr
 800aea0:	f803 1b01 	strb.w	r1, [r3], #1
 800aea4:	e7f9      	b.n	800ae9a <memset+0x4>
	...

0800aea8 <_free_r>:
 800aea8:	b538      	push	{r3, r4, r5, lr}
 800aeaa:	4605      	mov	r5, r0
 800aeac:	2900      	cmp	r1, #0
 800aeae:	d045      	beq.n	800af3c <_free_r+0x94>
 800aeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeb4:	1f0c      	subs	r4, r1, #4
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	bfb8      	it	lt
 800aeba:	18e4      	addlt	r4, r4, r3
 800aebc:	f000 f8cc 	bl	800b058 <__malloc_lock>
 800aec0:	4a1f      	ldr	r2, [pc, #124]	; (800af40 <_free_r+0x98>)
 800aec2:	6813      	ldr	r3, [r2, #0]
 800aec4:	4610      	mov	r0, r2
 800aec6:	b933      	cbnz	r3, 800aed6 <_free_r+0x2e>
 800aec8:	6063      	str	r3, [r4, #4]
 800aeca:	6014      	str	r4, [r2, #0]
 800aecc:	4628      	mov	r0, r5
 800aece:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aed2:	f000 b8c2 	b.w	800b05a <__malloc_unlock>
 800aed6:	42a3      	cmp	r3, r4
 800aed8:	d90c      	bls.n	800aef4 <_free_r+0x4c>
 800aeda:	6821      	ldr	r1, [r4, #0]
 800aedc:	1862      	adds	r2, r4, r1
 800aede:	4293      	cmp	r3, r2
 800aee0:	bf04      	itt	eq
 800aee2:	681a      	ldreq	r2, [r3, #0]
 800aee4:	685b      	ldreq	r3, [r3, #4]
 800aee6:	6063      	str	r3, [r4, #4]
 800aee8:	bf04      	itt	eq
 800aeea:	1852      	addeq	r2, r2, r1
 800aeec:	6022      	streq	r2, [r4, #0]
 800aeee:	6004      	str	r4, [r0, #0]
 800aef0:	e7ec      	b.n	800aecc <_free_r+0x24>
 800aef2:	4613      	mov	r3, r2
 800aef4:	685a      	ldr	r2, [r3, #4]
 800aef6:	b10a      	cbz	r2, 800aefc <_free_r+0x54>
 800aef8:	42a2      	cmp	r2, r4
 800aefa:	d9fa      	bls.n	800aef2 <_free_r+0x4a>
 800aefc:	6819      	ldr	r1, [r3, #0]
 800aefe:	1858      	adds	r0, r3, r1
 800af00:	42a0      	cmp	r0, r4
 800af02:	d10b      	bne.n	800af1c <_free_r+0x74>
 800af04:	6820      	ldr	r0, [r4, #0]
 800af06:	4401      	add	r1, r0
 800af08:	1858      	adds	r0, r3, r1
 800af0a:	4282      	cmp	r2, r0
 800af0c:	6019      	str	r1, [r3, #0]
 800af0e:	d1dd      	bne.n	800aecc <_free_r+0x24>
 800af10:	6810      	ldr	r0, [r2, #0]
 800af12:	6852      	ldr	r2, [r2, #4]
 800af14:	605a      	str	r2, [r3, #4]
 800af16:	4401      	add	r1, r0
 800af18:	6019      	str	r1, [r3, #0]
 800af1a:	e7d7      	b.n	800aecc <_free_r+0x24>
 800af1c:	d902      	bls.n	800af24 <_free_r+0x7c>
 800af1e:	230c      	movs	r3, #12
 800af20:	602b      	str	r3, [r5, #0]
 800af22:	e7d3      	b.n	800aecc <_free_r+0x24>
 800af24:	6820      	ldr	r0, [r4, #0]
 800af26:	1821      	adds	r1, r4, r0
 800af28:	428a      	cmp	r2, r1
 800af2a:	bf04      	itt	eq
 800af2c:	6811      	ldreq	r1, [r2, #0]
 800af2e:	6852      	ldreq	r2, [r2, #4]
 800af30:	6062      	str	r2, [r4, #4]
 800af32:	bf04      	itt	eq
 800af34:	1809      	addeq	r1, r1, r0
 800af36:	6021      	streq	r1, [r4, #0]
 800af38:	605c      	str	r4, [r3, #4]
 800af3a:	e7c7      	b.n	800aecc <_free_r+0x24>
 800af3c:	bd38      	pop	{r3, r4, r5, pc}
 800af3e:	bf00      	nop
 800af40:	200049d8 	.word	0x200049d8

0800af44 <_malloc_r>:
 800af44:	b570      	push	{r4, r5, r6, lr}
 800af46:	1ccd      	adds	r5, r1, #3
 800af48:	f025 0503 	bic.w	r5, r5, #3
 800af4c:	3508      	adds	r5, #8
 800af4e:	2d0c      	cmp	r5, #12
 800af50:	bf38      	it	cc
 800af52:	250c      	movcc	r5, #12
 800af54:	2d00      	cmp	r5, #0
 800af56:	4606      	mov	r6, r0
 800af58:	db01      	blt.n	800af5e <_malloc_r+0x1a>
 800af5a:	42a9      	cmp	r1, r5
 800af5c:	d903      	bls.n	800af66 <_malloc_r+0x22>
 800af5e:	230c      	movs	r3, #12
 800af60:	6033      	str	r3, [r6, #0]
 800af62:	2000      	movs	r0, #0
 800af64:	bd70      	pop	{r4, r5, r6, pc}
 800af66:	f000 f877 	bl	800b058 <__malloc_lock>
 800af6a:	4a21      	ldr	r2, [pc, #132]	; (800aff0 <_malloc_r+0xac>)
 800af6c:	6814      	ldr	r4, [r2, #0]
 800af6e:	4621      	mov	r1, r4
 800af70:	b991      	cbnz	r1, 800af98 <_malloc_r+0x54>
 800af72:	4c20      	ldr	r4, [pc, #128]	; (800aff4 <_malloc_r+0xb0>)
 800af74:	6823      	ldr	r3, [r4, #0]
 800af76:	b91b      	cbnz	r3, 800af80 <_malloc_r+0x3c>
 800af78:	4630      	mov	r0, r6
 800af7a:	f000 f83d 	bl	800aff8 <_sbrk_r>
 800af7e:	6020      	str	r0, [r4, #0]
 800af80:	4629      	mov	r1, r5
 800af82:	4630      	mov	r0, r6
 800af84:	f000 f838 	bl	800aff8 <_sbrk_r>
 800af88:	1c43      	adds	r3, r0, #1
 800af8a:	d124      	bne.n	800afd6 <_malloc_r+0x92>
 800af8c:	230c      	movs	r3, #12
 800af8e:	6033      	str	r3, [r6, #0]
 800af90:	4630      	mov	r0, r6
 800af92:	f000 f862 	bl	800b05a <__malloc_unlock>
 800af96:	e7e4      	b.n	800af62 <_malloc_r+0x1e>
 800af98:	680b      	ldr	r3, [r1, #0]
 800af9a:	1b5b      	subs	r3, r3, r5
 800af9c:	d418      	bmi.n	800afd0 <_malloc_r+0x8c>
 800af9e:	2b0b      	cmp	r3, #11
 800afa0:	d90f      	bls.n	800afc2 <_malloc_r+0x7e>
 800afa2:	600b      	str	r3, [r1, #0]
 800afa4:	50cd      	str	r5, [r1, r3]
 800afa6:	18cc      	adds	r4, r1, r3
 800afa8:	4630      	mov	r0, r6
 800afaa:	f000 f856 	bl	800b05a <__malloc_unlock>
 800afae:	f104 000b 	add.w	r0, r4, #11
 800afb2:	1d23      	adds	r3, r4, #4
 800afb4:	f020 0007 	bic.w	r0, r0, #7
 800afb8:	1ac3      	subs	r3, r0, r3
 800afba:	d0d3      	beq.n	800af64 <_malloc_r+0x20>
 800afbc:	425a      	negs	r2, r3
 800afbe:	50e2      	str	r2, [r4, r3]
 800afc0:	e7d0      	b.n	800af64 <_malloc_r+0x20>
 800afc2:	428c      	cmp	r4, r1
 800afc4:	684b      	ldr	r3, [r1, #4]
 800afc6:	bf16      	itet	ne
 800afc8:	6063      	strne	r3, [r4, #4]
 800afca:	6013      	streq	r3, [r2, #0]
 800afcc:	460c      	movne	r4, r1
 800afce:	e7eb      	b.n	800afa8 <_malloc_r+0x64>
 800afd0:	460c      	mov	r4, r1
 800afd2:	6849      	ldr	r1, [r1, #4]
 800afd4:	e7cc      	b.n	800af70 <_malloc_r+0x2c>
 800afd6:	1cc4      	adds	r4, r0, #3
 800afd8:	f024 0403 	bic.w	r4, r4, #3
 800afdc:	42a0      	cmp	r0, r4
 800afde:	d005      	beq.n	800afec <_malloc_r+0xa8>
 800afe0:	1a21      	subs	r1, r4, r0
 800afe2:	4630      	mov	r0, r6
 800afe4:	f000 f808 	bl	800aff8 <_sbrk_r>
 800afe8:	3001      	adds	r0, #1
 800afea:	d0cf      	beq.n	800af8c <_malloc_r+0x48>
 800afec:	6025      	str	r5, [r4, #0]
 800afee:	e7db      	b.n	800afa8 <_malloc_r+0x64>
 800aff0:	200049d8 	.word	0x200049d8
 800aff4:	200049dc 	.word	0x200049dc

0800aff8 <_sbrk_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4c06      	ldr	r4, [pc, #24]	; (800b014 <_sbrk_r+0x1c>)
 800affc:	2300      	movs	r3, #0
 800affe:	4605      	mov	r5, r0
 800b000:	4608      	mov	r0, r1
 800b002:	6023      	str	r3, [r4, #0]
 800b004:	f7f8 f980 	bl	8003308 <_sbrk>
 800b008:	1c43      	adds	r3, r0, #1
 800b00a:	d102      	bne.n	800b012 <_sbrk_r+0x1a>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	b103      	cbz	r3, 800b012 <_sbrk_r+0x1a>
 800b010:	602b      	str	r3, [r5, #0]
 800b012:	bd38      	pop	{r3, r4, r5, pc}
 800b014:	20004cfc 	.word	0x20004cfc

0800b018 <siprintf>:
 800b018:	b40e      	push	{r1, r2, r3}
 800b01a:	b500      	push	{lr}
 800b01c:	b09c      	sub	sp, #112	; 0x70
 800b01e:	ab1d      	add	r3, sp, #116	; 0x74
 800b020:	9002      	str	r0, [sp, #8]
 800b022:	9006      	str	r0, [sp, #24]
 800b024:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b028:	4809      	ldr	r0, [pc, #36]	; (800b050 <siprintf+0x38>)
 800b02a:	9107      	str	r1, [sp, #28]
 800b02c:	9104      	str	r1, [sp, #16]
 800b02e:	4909      	ldr	r1, [pc, #36]	; (800b054 <siprintf+0x3c>)
 800b030:	f853 2b04 	ldr.w	r2, [r3], #4
 800b034:	9105      	str	r1, [sp, #20]
 800b036:	6800      	ldr	r0, [r0, #0]
 800b038:	9301      	str	r3, [sp, #4]
 800b03a:	a902      	add	r1, sp, #8
 800b03c:	f000 f868 	bl	800b110 <_svfiprintf_r>
 800b040:	9b02      	ldr	r3, [sp, #8]
 800b042:	2200      	movs	r2, #0
 800b044:	701a      	strb	r2, [r3, #0]
 800b046:	b01c      	add	sp, #112	; 0x70
 800b048:	f85d eb04 	ldr.w	lr, [sp], #4
 800b04c:	b003      	add	sp, #12
 800b04e:	4770      	bx	lr
 800b050:	20000040 	.word	0x20000040
 800b054:	ffff0208 	.word	0xffff0208

0800b058 <__malloc_lock>:
 800b058:	4770      	bx	lr

0800b05a <__malloc_unlock>:
 800b05a:	4770      	bx	lr

0800b05c <__ssputs_r>:
 800b05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b060:	688e      	ldr	r6, [r1, #8]
 800b062:	429e      	cmp	r6, r3
 800b064:	4682      	mov	sl, r0
 800b066:	460c      	mov	r4, r1
 800b068:	4690      	mov	r8, r2
 800b06a:	4699      	mov	r9, r3
 800b06c:	d837      	bhi.n	800b0de <__ssputs_r+0x82>
 800b06e:	898a      	ldrh	r2, [r1, #12]
 800b070:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b074:	d031      	beq.n	800b0da <__ssputs_r+0x7e>
 800b076:	6825      	ldr	r5, [r4, #0]
 800b078:	6909      	ldr	r1, [r1, #16]
 800b07a:	1a6f      	subs	r7, r5, r1
 800b07c:	6965      	ldr	r5, [r4, #20]
 800b07e:	2302      	movs	r3, #2
 800b080:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b084:	fb95 f5f3 	sdiv	r5, r5, r3
 800b088:	f109 0301 	add.w	r3, r9, #1
 800b08c:	443b      	add	r3, r7
 800b08e:	429d      	cmp	r5, r3
 800b090:	bf38      	it	cc
 800b092:	461d      	movcc	r5, r3
 800b094:	0553      	lsls	r3, r2, #21
 800b096:	d530      	bpl.n	800b0fa <__ssputs_r+0x9e>
 800b098:	4629      	mov	r1, r5
 800b09a:	f7ff ff53 	bl	800af44 <_malloc_r>
 800b09e:	4606      	mov	r6, r0
 800b0a0:	b950      	cbnz	r0, 800b0b8 <__ssputs_r+0x5c>
 800b0a2:	230c      	movs	r3, #12
 800b0a4:	f8ca 3000 	str.w	r3, [sl]
 800b0a8:	89a3      	ldrh	r3, [r4, #12]
 800b0aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0ae:	81a3      	strh	r3, [r4, #12]
 800b0b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b8:	463a      	mov	r2, r7
 800b0ba:	6921      	ldr	r1, [r4, #16]
 800b0bc:	f7ff fee0 	bl	800ae80 <memcpy>
 800b0c0:	89a3      	ldrh	r3, [r4, #12]
 800b0c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b0c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	6126      	str	r6, [r4, #16]
 800b0ce:	6165      	str	r5, [r4, #20]
 800b0d0:	443e      	add	r6, r7
 800b0d2:	1bed      	subs	r5, r5, r7
 800b0d4:	6026      	str	r6, [r4, #0]
 800b0d6:	60a5      	str	r5, [r4, #8]
 800b0d8:	464e      	mov	r6, r9
 800b0da:	454e      	cmp	r6, r9
 800b0dc:	d900      	bls.n	800b0e0 <__ssputs_r+0x84>
 800b0de:	464e      	mov	r6, r9
 800b0e0:	4632      	mov	r2, r6
 800b0e2:	4641      	mov	r1, r8
 800b0e4:	6820      	ldr	r0, [r4, #0]
 800b0e6:	f000 fa93 	bl	800b610 <memmove>
 800b0ea:	68a3      	ldr	r3, [r4, #8]
 800b0ec:	1b9b      	subs	r3, r3, r6
 800b0ee:	60a3      	str	r3, [r4, #8]
 800b0f0:	6823      	ldr	r3, [r4, #0]
 800b0f2:	441e      	add	r6, r3
 800b0f4:	6026      	str	r6, [r4, #0]
 800b0f6:	2000      	movs	r0, #0
 800b0f8:	e7dc      	b.n	800b0b4 <__ssputs_r+0x58>
 800b0fa:	462a      	mov	r2, r5
 800b0fc:	f000 faa1 	bl	800b642 <_realloc_r>
 800b100:	4606      	mov	r6, r0
 800b102:	2800      	cmp	r0, #0
 800b104:	d1e2      	bne.n	800b0cc <__ssputs_r+0x70>
 800b106:	6921      	ldr	r1, [r4, #16]
 800b108:	4650      	mov	r0, sl
 800b10a:	f7ff fecd 	bl	800aea8 <_free_r>
 800b10e:	e7c8      	b.n	800b0a2 <__ssputs_r+0x46>

0800b110 <_svfiprintf_r>:
 800b110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b114:	461d      	mov	r5, r3
 800b116:	898b      	ldrh	r3, [r1, #12]
 800b118:	061f      	lsls	r7, r3, #24
 800b11a:	b09d      	sub	sp, #116	; 0x74
 800b11c:	4680      	mov	r8, r0
 800b11e:	460c      	mov	r4, r1
 800b120:	4616      	mov	r6, r2
 800b122:	d50f      	bpl.n	800b144 <_svfiprintf_r+0x34>
 800b124:	690b      	ldr	r3, [r1, #16]
 800b126:	b96b      	cbnz	r3, 800b144 <_svfiprintf_r+0x34>
 800b128:	2140      	movs	r1, #64	; 0x40
 800b12a:	f7ff ff0b 	bl	800af44 <_malloc_r>
 800b12e:	6020      	str	r0, [r4, #0]
 800b130:	6120      	str	r0, [r4, #16]
 800b132:	b928      	cbnz	r0, 800b140 <_svfiprintf_r+0x30>
 800b134:	230c      	movs	r3, #12
 800b136:	f8c8 3000 	str.w	r3, [r8]
 800b13a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b13e:	e0c8      	b.n	800b2d2 <_svfiprintf_r+0x1c2>
 800b140:	2340      	movs	r3, #64	; 0x40
 800b142:	6163      	str	r3, [r4, #20]
 800b144:	2300      	movs	r3, #0
 800b146:	9309      	str	r3, [sp, #36]	; 0x24
 800b148:	2320      	movs	r3, #32
 800b14a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b14e:	2330      	movs	r3, #48	; 0x30
 800b150:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b154:	9503      	str	r5, [sp, #12]
 800b156:	f04f 0b01 	mov.w	fp, #1
 800b15a:	4637      	mov	r7, r6
 800b15c:	463d      	mov	r5, r7
 800b15e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b162:	b10b      	cbz	r3, 800b168 <_svfiprintf_r+0x58>
 800b164:	2b25      	cmp	r3, #37	; 0x25
 800b166:	d13e      	bne.n	800b1e6 <_svfiprintf_r+0xd6>
 800b168:	ebb7 0a06 	subs.w	sl, r7, r6
 800b16c:	d00b      	beq.n	800b186 <_svfiprintf_r+0x76>
 800b16e:	4653      	mov	r3, sl
 800b170:	4632      	mov	r2, r6
 800b172:	4621      	mov	r1, r4
 800b174:	4640      	mov	r0, r8
 800b176:	f7ff ff71 	bl	800b05c <__ssputs_r>
 800b17a:	3001      	adds	r0, #1
 800b17c:	f000 80a4 	beq.w	800b2c8 <_svfiprintf_r+0x1b8>
 800b180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b182:	4453      	add	r3, sl
 800b184:	9309      	str	r3, [sp, #36]	; 0x24
 800b186:	783b      	ldrb	r3, [r7, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	f000 809d 	beq.w	800b2c8 <_svfiprintf_r+0x1b8>
 800b18e:	2300      	movs	r3, #0
 800b190:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b198:	9304      	str	r3, [sp, #16]
 800b19a:	9307      	str	r3, [sp, #28]
 800b19c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1a0:	931a      	str	r3, [sp, #104]	; 0x68
 800b1a2:	462f      	mov	r7, r5
 800b1a4:	2205      	movs	r2, #5
 800b1a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b1aa:	4850      	ldr	r0, [pc, #320]	; (800b2ec <_svfiprintf_r+0x1dc>)
 800b1ac:	f7f5 f850 	bl	8000250 <memchr>
 800b1b0:	9b04      	ldr	r3, [sp, #16]
 800b1b2:	b9d0      	cbnz	r0, 800b1ea <_svfiprintf_r+0xda>
 800b1b4:	06d9      	lsls	r1, r3, #27
 800b1b6:	bf44      	itt	mi
 800b1b8:	2220      	movmi	r2, #32
 800b1ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b1be:	071a      	lsls	r2, r3, #28
 800b1c0:	bf44      	itt	mi
 800b1c2:	222b      	movmi	r2, #43	; 0x2b
 800b1c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b1c8:	782a      	ldrb	r2, [r5, #0]
 800b1ca:	2a2a      	cmp	r2, #42	; 0x2a
 800b1cc:	d015      	beq.n	800b1fa <_svfiprintf_r+0xea>
 800b1ce:	9a07      	ldr	r2, [sp, #28]
 800b1d0:	462f      	mov	r7, r5
 800b1d2:	2000      	movs	r0, #0
 800b1d4:	250a      	movs	r5, #10
 800b1d6:	4639      	mov	r1, r7
 800b1d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1dc:	3b30      	subs	r3, #48	; 0x30
 800b1de:	2b09      	cmp	r3, #9
 800b1e0:	d94d      	bls.n	800b27e <_svfiprintf_r+0x16e>
 800b1e2:	b1b8      	cbz	r0, 800b214 <_svfiprintf_r+0x104>
 800b1e4:	e00f      	b.n	800b206 <_svfiprintf_r+0xf6>
 800b1e6:	462f      	mov	r7, r5
 800b1e8:	e7b8      	b.n	800b15c <_svfiprintf_r+0x4c>
 800b1ea:	4a40      	ldr	r2, [pc, #256]	; (800b2ec <_svfiprintf_r+0x1dc>)
 800b1ec:	1a80      	subs	r0, r0, r2
 800b1ee:	fa0b f000 	lsl.w	r0, fp, r0
 800b1f2:	4318      	orrs	r0, r3
 800b1f4:	9004      	str	r0, [sp, #16]
 800b1f6:	463d      	mov	r5, r7
 800b1f8:	e7d3      	b.n	800b1a2 <_svfiprintf_r+0x92>
 800b1fa:	9a03      	ldr	r2, [sp, #12]
 800b1fc:	1d11      	adds	r1, r2, #4
 800b1fe:	6812      	ldr	r2, [r2, #0]
 800b200:	9103      	str	r1, [sp, #12]
 800b202:	2a00      	cmp	r2, #0
 800b204:	db01      	blt.n	800b20a <_svfiprintf_r+0xfa>
 800b206:	9207      	str	r2, [sp, #28]
 800b208:	e004      	b.n	800b214 <_svfiprintf_r+0x104>
 800b20a:	4252      	negs	r2, r2
 800b20c:	f043 0302 	orr.w	r3, r3, #2
 800b210:	9207      	str	r2, [sp, #28]
 800b212:	9304      	str	r3, [sp, #16]
 800b214:	783b      	ldrb	r3, [r7, #0]
 800b216:	2b2e      	cmp	r3, #46	; 0x2e
 800b218:	d10c      	bne.n	800b234 <_svfiprintf_r+0x124>
 800b21a:	787b      	ldrb	r3, [r7, #1]
 800b21c:	2b2a      	cmp	r3, #42	; 0x2a
 800b21e:	d133      	bne.n	800b288 <_svfiprintf_r+0x178>
 800b220:	9b03      	ldr	r3, [sp, #12]
 800b222:	1d1a      	adds	r2, r3, #4
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	9203      	str	r2, [sp, #12]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	bfb8      	it	lt
 800b22c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b230:	3702      	adds	r7, #2
 800b232:	9305      	str	r3, [sp, #20]
 800b234:	4d2e      	ldr	r5, [pc, #184]	; (800b2f0 <_svfiprintf_r+0x1e0>)
 800b236:	7839      	ldrb	r1, [r7, #0]
 800b238:	2203      	movs	r2, #3
 800b23a:	4628      	mov	r0, r5
 800b23c:	f7f5 f808 	bl	8000250 <memchr>
 800b240:	b138      	cbz	r0, 800b252 <_svfiprintf_r+0x142>
 800b242:	2340      	movs	r3, #64	; 0x40
 800b244:	1b40      	subs	r0, r0, r5
 800b246:	fa03 f000 	lsl.w	r0, r3, r0
 800b24a:	9b04      	ldr	r3, [sp, #16]
 800b24c:	4303      	orrs	r3, r0
 800b24e:	3701      	adds	r7, #1
 800b250:	9304      	str	r3, [sp, #16]
 800b252:	7839      	ldrb	r1, [r7, #0]
 800b254:	4827      	ldr	r0, [pc, #156]	; (800b2f4 <_svfiprintf_r+0x1e4>)
 800b256:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b25a:	2206      	movs	r2, #6
 800b25c:	1c7e      	adds	r6, r7, #1
 800b25e:	f7f4 fff7 	bl	8000250 <memchr>
 800b262:	2800      	cmp	r0, #0
 800b264:	d038      	beq.n	800b2d8 <_svfiprintf_r+0x1c8>
 800b266:	4b24      	ldr	r3, [pc, #144]	; (800b2f8 <_svfiprintf_r+0x1e8>)
 800b268:	bb13      	cbnz	r3, 800b2b0 <_svfiprintf_r+0x1a0>
 800b26a:	9b03      	ldr	r3, [sp, #12]
 800b26c:	3307      	adds	r3, #7
 800b26e:	f023 0307 	bic.w	r3, r3, #7
 800b272:	3308      	adds	r3, #8
 800b274:	9303      	str	r3, [sp, #12]
 800b276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b278:	444b      	add	r3, r9
 800b27a:	9309      	str	r3, [sp, #36]	; 0x24
 800b27c:	e76d      	b.n	800b15a <_svfiprintf_r+0x4a>
 800b27e:	fb05 3202 	mla	r2, r5, r2, r3
 800b282:	2001      	movs	r0, #1
 800b284:	460f      	mov	r7, r1
 800b286:	e7a6      	b.n	800b1d6 <_svfiprintf_r+0xc6>
 800b288:	2300      	movs	r3, #0
 800b28a:	3701      	adds	r7, #1
 800b28c:	9305      	str	r3, [sp, #20]
 800b28e:	4619      	mov	r1, r3
 800b290:	250a      	movs	r5, #10
 800b292:	4638      	mov	r0, r7
 800b294:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b298:	3a30      	subs	r2, #48	; 0x30
 800b29a:	2a09      	cmp	r2, #9
 800b29c:	d903      	bls.n	800b2a6 <_svfiprintf_r+0x196>
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d0c8      	beq.n	800b234 <_svfiprintf_r+0x124>
 800b2a2:	9105      	str	r1, [sp, #20]
 800b2a4:	e7c6      	b.n	800b234 <_svfiprintf_r+0x124>
 800b2a6:	fb05 2101 	mla	r1, r5, r1, r2
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	4607      	mov	r7, r0
 800b2ae:	e7f0      	b.n	800b292 <_svfiprintf_r+0x182>
 800b2b0:	ab03      	add	r3, sp, #12
 800b2b2:	9300      	str	r3, [sp, #0]
 800b2b4:	4622      	mov	r2, r4
 800b2b6:	4b11      	ldr	r3, [pc, #68]	; (800b2fc <_svfiprintf_r+0x1ec>)
 800b2b8:	a904      	add	r1, sp, #16
 800b2ba:	4640      	mov	r0, r8
 800b2bc:	f3af 8000 	nop.w
 800b2c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b2c4:	4681      	mov	r9, r0
 800b2c6:	d1d6      	bne.n	800b276 <_svfiprintf_r+0x166>
 800b2c8:	89a3      	ldrh	r3, [r4, #12]
 800b2ca:	065b      	lsls	r3, r3, #25
 800b2cc:	f53f af35 	bmi.w	800b13a <_svfiprintf_r+0x2a>
 800b2d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b2d2:	b01d      	add	sp, #116	; 0x74
 800b2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2d8:	ab03      	add	r3, sp, #12
 800b2da:	9300      	str	r3, [sp, #0]
 800b2dc:	4622      	mov	r2, r4
 800b2de:	4b07      	ldr	r3, [pc, #28]	; (800b2fc <_svfiprintf_r+0x1ec>)
 800b2e0:	a904      	add	r1, sp, #16
 800b2e2:	4640      	mov	r0, r8
 800b2e4:	f000 f882 	bl	800b3ec <_printf_i>
 800b2e8:	e7ea      	b.n	800b2c0 <_svfiprintf_r+0x1b0>
 800b2ea:	bf00      	nop
 800b2ec:	0800b9ac 	.word	0x0800b9ac
 800b2f0:	0800b9b2 	.word	0x0800b9b2
 800b2f4:	0800b9b6 	.word	0x0800b9b6
 800b2f8:	00000000 	.word	0x00000000
 800b2fc:	0800b05d 	.word	0x0800b05d

0800b300 <_printf_common>:
 800b300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b304:	4691      	mov	r9, r2
 800b306:	461f      	mov	r7, r3
 800b308:	688a      	ldr	r2, [r1, #8]
 800b30a:	690b      	ldr	r3, [r1, #16]
 800b30c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b310:	4293      	cmp	r3, r2
 800b312:	bfb8      	it	lt
 800b314:	4613      	movlt	r3, r2
 800b316:	f8c9 3000 	str.w	r3, [r9]
 800b31a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b31e:	4606      	mov	r6, r0
 800b320:	460c      	mov	r4, r1
 800b322:	b112      	cbz	r2, 800b32a <_printf_common+0x2a>
 800b324:	3301      	adds	r3, #1
 800b326:	f8c9 3000 	str.w	r3, [r9]
 800b32a:	6823      	ldr	r3, [r4, #0]
 800b32c:	0699      	lsls	r1, r3, #26
 800b32e:	bf42      	ittt	mi
 800b330:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b334:	3302      	addmi	r3, #2
 800b336:	f8c9 3000 	strmi.w	r3, [r9]
 800b33a:	6825      	ldr	r5, [r4, #0]
 800b33c:	f015 0506 	ands.w	r5, r5, #6
 800b340:	d107      	bne.n	800b352 <_printf_common+0x52>
 800b342:	f104 0a19 	add.w	sl, r4, #25
 800b346:	68e3      	ldr	r3, [r4, #12]
 800b348:	f8d9 2000 	ldr.w	r2, [r9]
 800b34c:	1a9b      	subs	r3, r3, r2
 800b34e:	42ab      	cmp	r3, r5
 800b350:	dc28      	bgt.n	800b3a4 <_printf_common+0xa4>
 800b352:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b356:	6822      	ldr	r2, [r4, #0]
 800b358:	3300      	adds	r3, #0
 800b35a:	bf18      	it	ne
 800b35c:	2301      	movne	r3, #1
 800b35e:	0692      	lsls	r2, r2, #26
 800b360:	d42d      	bmi.n	800b3be <_printf_common+0xbe>
 800b362:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b366:	4639      	mov	r1, r7
 800b368:	4630      	mov	r0, r6
 800b36a:	47c0      	blx	r8
 800b36c:	3001      	adds	r0, #1
 800b36e:	d020      	beq.n	800b3b2 <_printf_common+0xb2>
 800b370:	6823      	ldr	r3, [r4, #0]
 800b372:	68e5      	ldr	r5, [r4, #12]
 800b374:	f8d9 2000 	ldr.w	r2, [r9]
 800b378:	f003 0306 	and.w	r3, r3, #6
 800b37c:	2b04      	cmp	r3, #4
 800b37e:	bf08      	it	eq
 800b380:	1aad      	subeq	r5, r5, r2
 800b382:	68a3      	ldr	r3, [r4, #8]
 800b384:	6922      	ldr	r2, [r4, #16]
 800b386:	bf0c      	ite	eq
 800b388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b38c:	2500      	movne	r5, #0
 800b38e:	4293      	cmp	r3, r2
 800b390:	bfc4      	itt	gt
 800b392:	1a9b      	subgt	r3, r3, r2
 800b394:	18ed      	addgt	r5, r5, r3
 800b396:	f04f 0900 	mov.w	r9, #0
 800b39a:	341a      	adds	r4, #26
 800b39c:	454d      	cmp	r5, r9
 800b39e:	d11a      	bne.n	800b3d6 <_printf_common+0xd6>
 800b3a0:	2000      	movs	r0, #0
 800b3a2:	e008      	b.n	800b3b6 <_printf_common+0xb6>
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	4652      	mov	r2, sl
 800b3a8:	4639      	mov	r1, r7
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	47c0      	blx	r8
 800b3ae:	3001      	adds	r0, #1
 800b3b0:	d103      	bne.n	800b3ba <_printf_common+0xba>
 800b3b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ba:	3501      	adds	r5, #1
 800b3bc:	e7c3      	b.n	800b346 <_printf_common+0x46>
 800b3be:	18e1      	adds	r1, r4, r3
 800b3c0:	1c5a      	adds	r2, r3, #1
 800b3c2:	2030      	movs	r0, #48	; 0x30
 800b3c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b3c8:	4422      	add	r2, r4
 800b3ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b3ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b3d2:	3302      	adds	r3, #2
 800b3d4:	e7c5      	b.n	800b362 <_printf_common+0x62>
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	4622      	mov	r2, r4
 800b3da:	4639      	mov	r1, r7
 800b3dc:	4630      	mov	r0, r6
 800b3de:	47c0      	blx	r8
 800b3e0:	3001      	adds	r0, #1
 800b3e2:	d0e6      	beq.n	800b3b2 <_printf_common+0xb2>
 800b3e4:	f109 0901 	add.w	r9, r9, #1
 800b3e8:	e7d8      	b.n	800b39c <_printf_common+0x9c>
	...

0800b3ec <_printf_i>:
 800b3ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b3f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b3f4:	460c      	mov	r4, r1
 800b3f6:	7e09      	ldrb	r1, [r1, #24]
 800b3f8:	b085      	sub	sp, #20
 800b3fa:	296e      	cmp	r1, #110	; 0x6e
 800b3fc:	4617      	mov	r7, r2
 800b3fe:	4606      	mov	r6, r0
 800b400:	4698      	mov	r8, r3
 800b402:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b404:	f000 80b3 	beq.w	800b56e <_printf_i+0x182>
 800b408:	d822      	bhi.n	800b450 <_printf_i+0x64>
 800b40a:	2963      	cmp	r1, #99	; 0x63
 800b40c:	d036      	beq.n	800b47c <_printf_i+0x90>
 800b40e:	d80a      	bhi.n	800b426 <_printf_i+0x3a>
 800b410:	2900      	cmp	r1, #0
 800b412:	f000 80b9 	beq.w	800b588 <_printf_i+0x19c>
 800b416:	2958      	cmp	r1, #88	; 0x58
 800b418:	f000 8083 	beq.w	800b522 <_printf_i+0x136>
 800b41c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b420:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b424:	e032      	b.n	800b48c <_printf_i+0xa0>
 800b426:	2964      	cmp	r1, #100	; 0x64
 800b428:	d001      	beq.n	800b42e <_printf_i+0x42>
 800b42a:	2969      	cmp	r1, #105	; 0x69
 800b42c:	d1f6      	bne.n	800b41c <_printf_i+0x30>
 800b42e:	6820      	ldr	r0, [r4, #0]
 800b430:	6813      	ldr	r3, [r2, #0]
 800b432:	0605      	lsls	r5, r0, #24
 800b434:	f103 0104 	add.w	r1, r3, #4
 800b438:	d52a      	bpl.n	800b490 <_printf_i+0xa4>
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	6011      	str	r1, [r2, #0]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	da03      	bge.n	800b44a <_printf_i+0x5e>
 800b442:	222d      	movs	r2, #45	; 0x2d
 800b444:	425b      	negs	r3, r3
 800b446:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b44a:	486f      	ldr	r0, [pc, #444]	; (800b608 <_printf_i+0x21c>)
 800b44c:	220a      	movs	r2, #10
 800b44e:	e039      	b.n	800b4c4 <_printf_i+0xd8>
 800b450:	2973      	cmp	r1, #115	; 0x73
 800b452:	f000 809d 	beq.w	800b590 <_printf_i+0x1a4>
 800b456:	d808      	bhi.n	800b46a <_printf_i+0x7e>
 800b458:	296f      	cmp	r1, #111	; 0x6f
 800b45a:	d020      	beq.n	800b49e <_printf_i+0xb2>
 800b45c:	2970      	cmp	r1, #112	; 0x70
 800b45e:	d1dd      	bne.n	800b41c <_printf_i+0x30>
 800b460:	6823      	ldr	r3, [r4, #0]
 800b462:	f043 0320 	orr.w	r3, r3, #32
 800b466:	6023      	str	r3, [r4, #0]
 800b468:	e003      	b.n	800b472 <_printf_i+0x86>
 800b46a:	2975      	cmp	r1, #117	; 0x75
 800b46c:	d017      	beq.n	800b49e <_printf_i+0xb2>
 800b46e:	2978      	cmp	r1, #120	; 0x78
 800b470:	d1d4      	bne.n	800b41c <_printf_i+0x30>
 800b472:	2378      	movs	r3, #120	; 0x78
 800b474:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b478:	4864      	ldr	r0, [pc, #400]	; (800b60c <_printf_i+0x220>)
 800b47a:	e055      	b.n	800b528 <_printf_i+0x13c>
 800b47c:	6813      	ldr	r3, [r2, #0]
 800b47e:	1d19      	adds	r1, r3, #4
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	6011      	str	r1, [r2, #0]
 800b484:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b488:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b48c:	2301      	movs	r3, #1
 800b48e:	e08c      	b.n	800b5aa <_printf_i+0x1be>
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	6011      	str	r1, [r2, #0]
 800b494:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b498:	bf18      	it	ne
 800b49a:	b21b      	sxthne	r3, r3
 800b49c:	e7cf      	b.n	800b43e <_printf_i+0x52>
 800b49e:	6813      	ldr	r3, [r2, #0]
 800b4a0:	6825      	ldr	r5, [r4, #0]
 800b4a2:	1d18      	adds	r0, r3, #4
 800b4a4:	6010      	str	r0, [r2, #0]
 800b4a6:	0628      	lsls	r0, r5, #24
 800b4a8:	d501      	bpl.n	800b4ae <_printf_i+0xc2>
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	e002      	b.n	800b4b4 <_printf_i+0xc8>
 800b4ae:	0668      	lsls	r0, r5, #25
 800b4b0:	d5fb      	bpl.n	800b4aa <_printf_i+0xbe>
 800b4b2:	881b      	ldrh	r3, [r3, #0]
 800b4b4:	4854      	ldr	r0, [pc, #336]	; (800b608 <_printf_i+0x21c>)
 800b4b6:	296f      	cmp	r1, #111	; 0x6f
 800b4b8:	bf14      	ite	ne
 800b4ba:	220a      	movne	r2, #10
 800b4bc:	2208      	moveq	r2, #8
 800b4be:	2100      	movs	r1, #0
 800b4c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b4c4:	6865      	ldr	r5, [r4, #4]
 800b4c6:	60a5      	str	r5, [r4, #8]
 800b4c8:	2d00      	cmp	r5, #0
 800b4ca:	f2c0 8095 	blt.w	800b5f8 <_printf_i+0x20c>
 800b4ce:	6821      	ldr	r1, [r4, #0]
 800b4d0:	f021 0104 	bic.w	r1, r1, #4
 800b4d4:	6021      	str	r1, [r4, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d13d      	bne.n	800b556 <_printf_i+0x16a>
 800b4da:	2d00      	cmp	r5, #0
 800b4dc:	f040 808e 	bne.w	800b5fc <_printf_i+0x210>
 800b4e0:	4665      	mov	r5, ip
 800b4e2:	2a08      	cmp	r2, #8
 800b4e4:	d10b      	bne.n	800b4fe <_printf_i+0x112>
 800b4e6:	6823      	ldr	r3, [r4, #0]
 800b4e8:	07db      	lsls	r3, r3, #31
 800b4ea:	d508      	bpl.n	800b4fe <_printf_i+0x112>
 800b4ec:	6923      	ldr	r3, [r4, #16]
 800b4ee:	6862      	ldr	r2, [r4, #4]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	bfde      	ittt	le
 800b4f4:	2330      	movle	r3, #48	; 0x30
 800b4f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b4fa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b4fe:	ebac 0305 	sub.w	r3, ip, r5
 800b502:	6123      	str	r3, [r4, #16]
 800b504:	f8cd 8000 	str.w	r8, [sp]
 800b508:	463b      	mov	r3, r7
 800b50a:	aa03      	add	r2, sp, #12
 800b50c:	4621      	mov	r1, r4
 800b50e:	4630      	mov	r0, r6
 800b510:	f7ff fef6 	bl	800b300 <_printf_common>
 800b514:	3001      	adds	r0, #1
 800b516:	d14d      	bne.n	800b5b4 <_printf_i+0x1c8>
 800b518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b51c:	b005      	add	sp, #20
 800b51e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b522:	4839      	ldr	r0, [pc, #228]	; (800b608 <_printf_i+0x21c>)
 800b524:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b528:	6813      	ldr	r3, [r2, #0]
 800b52a:	6821      	ldr	r1, [r4, #0]
 800b52c:	1d1d      	adds	r5, r3, #4
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	6015      	str	r5, [r2, #0]
 800b532:	060a      	lsls	r2, r1, #24
 800b534:	d50b      	bpl.n	800b54e <_printf_i+0x162>
 800b536:	07ca      	lsls	r2, r1, #31
 800b538:	bf44      	itt	mi
 800b53a:	f041 0120 	orrmi.w	r1, r1, #32
 800b53e:	6021      	strmi	r1, [r4, #0]
 800b540:	b91b      	cbnz	r3, 800b54a <_printf_i+0x15e>
 800b542:	6822      	ldr	r2, [r4, #0]
 800b544:	f022 0220 	bic.w	r2, r2, #32
 800b548:	6022      	str	r2, [r4, #0]
 800b54a:	2210      	movs	r2, #16
 800b54c:	e7b7      	b.n	800b4be <_printf_i+0xd2>
 800b54e:	064d      	lsls	r5, r1, #25
 800b550:	bf48      	it	mi
 800b552:	b29b      	uxthmi	r3, r3
 800b554:	e7ef      	b.n	800b536 <_printf_i+0x14a>
 800b556:	4665      	mov	r5, ip
 800b558:	fbb3 f1f2 	udiv	r1, r3, r2
 800b55c:	fb02 3311 	mls	r3, r2, r1, r3
 800b560:	5cc3      	ldrb	r3, [r0, r3]
 800b562:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b566:	460b      	mov	r3, r1
 800b568:	2900      	cmp	r1, #0
 800b56a:	d1f5      	bne.n	800b558 <_printf_i+0x16c>
 800b56c:	e7b9      	b.n	800b4e2 <_printf_i+0xf6>
 800b56e:	6813      	ldr	r3, [r2, #0]
 800b570:	6825      	ldr	r5, [r4, #0]
 800b572:	6961      	ldr	r1, [r4, #20]
 800b574:	1d18      	adds	r0, r3, #4
 800b576:	6010      	str	r0, [r2, #0]
 800b578:	0628      	lsls	r0, r5, #24
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	d501      	bpl.n	800b582 <_printf_i+0x196>
 800b57e:	6019      	str	r1, [r3, #0]
 800b580:	e002      	b.n	800b588 <_printf_i+0x19c>
 800b582:	066a      	lsls	r2, r5, #25
 800b584:	d5fb      	bpl.n	800b57e <_printf_i+0x192>
 800b586:	8019      	strh	r1, [r3, #0]
 800b588:	2300      	movs	r3, #0
 800b58a:	6123      	str	r3, [r4, #16]
 800b58c:	4665      	mov	r5, ip
 800b58e:	e7b9      	b.n	800b504 <_printf_i+0x118>
 800b590:	6813      	ldr	r3, [r2, #0]
 800b592:	1d19      	adds	r1, r3, #4
 800b594:	6011      	str	r1, [r2, #0]
 800b596:	681d      	ldr	r5, [r3, #0]
 800b598:	6862      	ldr	r2, [r4, #4]
 800b59a:	2100      	movs	r1, #0
 800b59c:	4628      	mov	r0, r5
 800b59e:	f7f4 fe57 	bl	8000250 <memchr>
 800b5a2:	b108      	cbz	r0, 800b5a8 <_printf_i+0x1bc>
 800b5a4:	1b40      	subs	r0, r0, r5
 800b5a6:	6060      	str	r0, [r4, #4]
 800b5a8:	6863      	ldr	r3, [r4, #4]
 800b5aa:	6123      	str	r3, [r4, #16]
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5b2:	e7a7      	b.n	800b504 <_printf_i+0x118>
 800b5b4:	6923      	ldr	r3, [r4, #16]
 800b5b6:	462a      	mov	r2, r5
 800b5b8:	4639      	mov	r1, r7
 800b5ba:	4630      	mov	r0, r6
 800b5bc:	47c0      	blx	r8
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d0aa      	beq.n	800b518 <_printf_i+0x12c>
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	079b      	lsls	r3, r3, #30
 800b5c6:	d413      	bmi.n	800b5f0 <_printf_i+0x204>
 800b5c8:	68e0      	ldr	r0, [r4, #12]
 800b5ca:	9b03      	ldr	r3, [sp, #12]
 800b5cc:	4298      	cmp	r0, r3
 800b5ce:	bfb8      	it	lt
 800b5d0:	4618      	movlt	r0, r3
 800b5d2:	e7a3      	b.n	800b51c <_printf_i+0x130>
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	464a      	mov	r2, r9
 800b5d8:	4639      	mov	r1, r7
 800b5da:	4630      	mov	r0, r6
 800b5dc:	47c0      	blx	r8
 800b5de:	3001      	adds	r0, #1
 800b5e0:	d09a      	beq.n	800b518 <_printf_i+0x12c>
 800b5e2:	3501      	adds	r5, #1
 800b5e4:	68e3      	ldr	r3, [r4, #12]
 800b5e6:	9a03      	ldr	r2, [sp, #12]
 800b5e8:	1a9b      	subs	r3, r3, r2
 800b5ea:	42ab      	cmp	r3, r5
 800b5ec:	dcf2      	bgt.n	800b5d4 <_printf_i+0x1e8>
 800b5ee:	e7eb      	b.n	800b5c8 <_printf_i+0x1dc>
 800b5f0:	2500      	movs	r5, #0
 800b5f2:	f104 0919 	add.w	r9, r4, #25
 800b5f6:	e7f5      	b.n	800b5e4 <_printf_i+0x1f8>
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d1ac      	bne.n	800b556 <_printf_i+0x16a>
 800b5fc:	7803      	ldrb	r3, [r0, #0]
 800b5fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b602:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b606:	e76c      	b.n	800b4e2 <_printf_i+0xf6>
 800b608:	0800b9bd 	.word	0x0800b9bd
 800b60c:	0800b9ce 	.word	0x0800b9ce

0800b610 <memmove>:
 800b610:	4288      	cmp	r0, r1
 800b612:	b510      	push	{r4, lr}
 800b614:	eb01 0302 	add.w	r3, r1, r2
 800b618:	d807      	bhi.n	800b62a <memmove+0x1a>
 800b61a:	1e42      	subs	r2, r0, #1
 800b61c:	4299      	cmp	r1, r3
 800b61e:	d00a      	beq.n	800b636 <memmove+0x26>
 800b620:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b624:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b628:	e7f8      	b.n	800b61c <memmove+0xc>
 800b62a:	4283      	cmp	r3, r0
 800b62c:	d9f5      	bls.n	800b61a <memmove+0xa>
 800b62e:	1881      	adds	r1, r0, r2
 800b630:	1ad2      	subs	r2, r2, r3
 800b632:	42d3      	cmn	r3, r2
 800b634:	d100      	bne.n	800b638 <memmove+0x28>
 800b636:	bd10      	pop	{r4, pc}
 800b638:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b63c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b640:	e7f7      	b.n	800b632 <memmove+0x22>

0800b642 <_realloc_r>:
 800b642:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b644:	4607      	mov	r7, r0
 800b646:	4614      	mov	r4, r2
 800b648:	460e      	mov	r6, r1
 800b64a:	b921      	cbnz	r1, 800b656 <_realloc_r+0x14>
 800b64c:	4611      	mov	r1, r2
 800b64e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b652:	f7ff bc77 	b.w	800af44 <_malloc_r>
 800b656:	b922      	cbnz	r2, 800b662 <_realloc_r+0x20>
 800b658:	f7ff fc26 	bl	800aea8 <_free_r>
 800b65c:	4625      	mov	r5, r4
 800b65e:	4628      	mov	r0, r5
 800b660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b662:	f000 f814 	bl	800b68e <_malloc_usable_size_r>
 800b666:	42a0      	cmp	r0, r4
 800b668:	d20f      	bcs.n	800b68a <_realloc_r+0x48>
 800b66a:	4621      	mov	r1, r4
 800b66c:	4638      	mov	r0, r7
 800b66e:	f7ff fc69 	bl	800af44 <_malloc_r>
 800b672:	4605      	mov	r5, r0
 800b674:	2800      	cmp	r0, #0
 800b676:	d0f2      	beq.n	800b65e <_realloc_r+0x1c>
 800b678:	4631      	mov	r1, r6
 800b67a:	4622      	mov	r2, r4
 800b67c:	f7ff fc00 	bl	800ae80 <memcpy>
 800b680:	4631      	mov	r1, r6
 800b682:	4638      	mov	r0, r7
 800b684:	f7ff fc10 	bl	800aea8 <_free_r>
 800b688:	e7e9      	b.n	800b65e <_realloc_r+0x1c>
 800b68a:	4635      	mov	r5, r6
 800b68c:	e7e7      	b.n	800b65e <_realloc_r+0x1c>

0800b68e <_malloc_usable_size_r>:
 800b68e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b692:	1f18      	subs	r0, r3, #4
 800b694:	2b00      	cmp	r3, #0
 800b696:	bfbc      	itt	lt
 800b698:	580b      	ldrlt	r3, [r1, r0]
 800b69a:	18c0      	addlt	r0, r0, r3
 800b69c:	4770      	bx	lr
	...

0800b6a0 <_init>:
 800b6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a2:	bf00      	nop
 800b6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6a6:	bc08      	pop	{r3}
 800b6a8:	469e      	mov	lr, r3
 800b6aa:	4770      	bx	lr

0800b6ac <_fini>:
 800b6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ae:	bf00      	nop
 800b6b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6b2:	bc08      	pop	{r3}
 800b6b4:	469e      	mov	lr, r3
 800b6b6:	4770      	bx	lr
