{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701460763467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701460763467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 16:59:23 2023 " "Processing started: Fri Dec  1 16:59:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701460763467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460763467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression " "Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixLinearRegression -c MatrixLinearRegression" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460763467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701460763906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixlinearregression.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixlinearregression.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixLinearRegression-Behavioral " "Found design unit 1: MatrixLinearRegression-Behavioral" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772049 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixLinearRegression " "Found entity 1: MatrixLinearRegression" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixInverter-Behavioral " "Found design unit 1: MatrixInverter-Behavioral" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772051 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixInverter " "Found entity 1: MatrixInverter" {  } { { "MatrixInverter.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixInverter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier-Behavioral " "Found design unit 1: MatrixMultiplier-Behavioral" {  } { { "MatrixMultiplier.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772053 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier " "Found entity 1: MatrixMultiplier" {  } { { "MatrixMultiplier.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixMultiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtranspose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixtranspose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixTranspose-Behavioral " "Found design unit 1: MatrixTranspose-Behavioral" {  } { { "MatrixTranspose.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772054 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixTranspose " "Found entity 1: MatrixTranspose" {  } { { "MatrixTranspose.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixTranspose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772054 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reader.vhd " "Can't analyze file -- file Reader.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701460772057 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UartRx.vhd " "Can't analyze file -- file UartRx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701460772060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UartTx.vhd " "Can't analyze file -- file UartTx.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701460772062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialuartcommunication.vhd 3 1 " "Found 3 design units, including 1 entities, in source file serialuartcommunication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart2_pkg " "Found design unit 1: uart2_pkg" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SerialUartCommunication-logic " "Found design unit 2: SerialUartCommunication-logic" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772064 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialUartCommunication " "Found entity 1: SerialUartCommunication" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixoperations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixoperations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixOperations-Behavioral " "Found design unit 1: MatrixOperations-Behavioral" {  } { { "MatrixOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772065 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixOperations " "Found entity 1: MatrixOperations" {  } { { "MatrixOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixedpointoperations.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fixedpointoperations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FixedPointOperations " "Found design unit 1: FixedPointOperations" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FixedPointOperations-body " "Found design unit 2: FixedPointOperations-body" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file matrixpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixPackage " "Found design unit 1: MatrixPackage" {  } { { "MatrixPackage.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixPackage.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MatrixLinearRegression " "Elaborating entity \"MatrixLinearRegression\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701460772157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy MatrixLinearRegression.vhd(52) " "Verilog HDL or VHDL warning at MatrixLinearRegression.vhd(52): object \"tx_busy\" assigned a value but never read" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701460772163 "|MatrixLinearRegression"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "X " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"X\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772163 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772163 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequencydivider.vhd 2 1 " "Using design file frequencydivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-behavior " "Found design unit 1: FrequencyDivider-behavior" {  } { { "frequencydivider.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/frequencydivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772175 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "frequencydivider.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/frequencydivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701460772175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:freq " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:freq\"" {  } { { "MatrixLinearRegression.vhd" "freq" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialUartCommunication SerialUartCommunication:uart_comm " "Elaborating entity \"SerialUartCommunication\" for hierarchy \"SerialUartCommunication:uart_comm\"" {  } { { "MatrixLinearRegression.vhd" "uart_comm" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772178 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse SerialUartCommunication.vhd(134) " "VHDL Process Statement warning at SerialUartCommunication.vhd(134): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialUartCommunication.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/SerialUartCommunication.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701460772182 "|MatrixLinearRegression|SerialUartCommunication:uart_comm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixOperations MatrixOperations:mo " "Elaborating entity \"MatrixOperations\" for hierarchy \"MatrixOperations:mo\"" {  } { { "MatrixLinearRegression.vhd" "mo" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772183 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "X " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"X\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "XT " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"XT\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "XTX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"XTX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Inv " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Inv\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "X " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"X\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixTranspose MatrixOperations:mo\|MatrixTranspose:transpose_x " "Elaborating entity \"MatrixTranspose\" for hierarchy \"MatrixOperations:mo\|MatrixTranspose:transpose_x\"" {  } { { "MatrixOperations.vhd" "transpose_x" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772198 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixMultiplier MatrixOperations:mo\|MatrixMultiplier:multiply_xtx " "Elaborating entity \"MatrixMultiplier\" for hierarchy \"MatrixOperations:mo\|MatrixMultiplier:multiply_xtx\"" {  } { { "MatrixOperations.vhd" "multiply_xtx" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "C " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"C\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "c_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"c_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "C " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"C\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixInverter MatrixOperations:mo\|MatrixInverter:invert_xtx " "Elaborating entity \"MatrixInverter\" for hierarchy \"MatrixOperations:mo\|MatrixInverter:invert_xtx\"" {  } { { "MatrixOperations.vhd" "invert_xtx" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixOperations.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_inversion:A_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_inversion:A_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_inversion:I_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_inversion:I_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772215 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701460772215 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div4\"" {  } { { "FixedPointOperations.vhd" "Div4" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div5\"" {  } { { "FixedPointOperations.vhd" "Div5" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div0\"" {  } { { "FixedPointOperations.vhd" "Div0" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div6\"" {  } { { "FixedPointOperations.vhd" "Div6" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div7\"" {  } { { "FixedPointOperations.vhd" "Div7" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div2\"" {  } { { "FixedPointOperations.vhd" "Div2" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div3\"" {  } { { "FixedPointOperations.vhd" "Div3" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|Div1\"" {  } { { "FixedPointOperations.vhd" "Div1" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MatrixLinearRegression.vhd" "Mod0" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701460772678 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701460772678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div4\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div4 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772720 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460772720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div5\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div5 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772884 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460772884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div0\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460772899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div0 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460772899 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460772899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lqo " "Found entity 1: lpm_divide_lqo" {  } { { "db/lpm_divide_lqo.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_lqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ucg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ucg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ucg " "Found entity 1: abs_divider_ucg" {  } { { "db/abs_divider_ucg.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_ucg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460772990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460772990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div6\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460773025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div6 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773025 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460773025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div2\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460773160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div2 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773160 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460773160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div3\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460773175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div3 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773175 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460773175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div1\"" {  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460773189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div1 " "Instantiated megafunction \"MatrixOperations:mo\|MatrixInverter:invert_xtx\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773189 ""}  } { { "FixedPointOperations.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/FixedPointOperations.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460773189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pqo " "Found entity 1: lpm_divide_pqo" {  } { { "db/lpm_divide_pqo.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_pqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/abs_divider_2dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_abs_5p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460773329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701460773329 ""}  } { { "MatrixLinearRegression.vhd" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/MatrixLinearRegression.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701460773329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "D:/Backup/GitHub/fpga_linear_regression/MatrixLinearRegression/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701460773369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460773369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701460784329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701460787920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701460787920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8185 " "Implemented 8185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701460788320 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701460788320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8158 " "Implemented 8158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701460788320 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701460788320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701460788320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5008 " "Peak virtual memory: 5008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701460788347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 16:59:48 2023 " "Processing ended: Fri Dec  1 16:59:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701460788347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701460788347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701460788347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701460788347 ""}
