/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * drivers/amlogic/media/di_multi/di_data_l.h
 *
 * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 */

#ifndef __DI_DATA_L_H__
#define __DI_DATA_L_H__

#include <linux/amlogic/media/vfm/vframe.h>
#include <linux/amlogic/media/vfm/vframe_provider.h>
#include <linux/amlogic/media/vfm/vframe_receiver.h>
#include <linux/amlogic/media/di/di_interface.h>

#include <linux/kfifo.h>	/*ary add*/

#include "../deinterlace/di_pqa.h"
//#include "di_pqa.h"
#include "di_dd.h"

#define DI_CHANNEL_NUB	(4)
#define DI_CHANNEL_MAX  (4)

#define DI_PLINK_CN_NUB	(4)

/* for vfm mode limit input vf */
#define DIM_K_VFM_IN_LIMIT		(2)

#define TABLE_FLG_END	(0xfffffffe)
#define DIMTABLE_LEN_MAX (1000)
#define F_IN(x, a, b)	(((x) > (a)) && ((x) < (b)))
#define COM_M(m, a, b)	(((a) & (m)) == ((b) & (m)))
#define COM_MV(a, m, v)	(((a) & (m)) == (v))
#define COM_ME(a, m)	(((a) & (m)) == (m))

#define DI_BIT0		0x00000001
#define DI_BIT1		0x00000002
#define DI_BIT2		0x00000004
#define DI_BIT3		0x00000008
#define DI_BIT4		0x00000010
#define DI_BIT5		0x00000020
#define DI_BIT6		0x00000040
#define DI_BIT7		0x00000080
#define DI_BIT8		0x00000100
#define DI_BIT9		0x00000200
#define DI_BIT10	0x00000400
#define DI_BIT11	0x00000800
#define DI_BIT12	0x00001000
#define DI_BIT13	0x00002000
#define DI_BIT14	0x00004000
#define DI_BIT15	0x00008000
#define DI_BIT16	0x00010000
#define DI_BIT17	0x00020000
#define DI_BIT18	0x00040000
#define DI_BIT19	0x00080000
#define DI_BIT20	0x00100000
#define DI_BIT21	0x00200000
#define DI_BIT22	0x00400000
#define DI_BIT23	0x00800000
#define DI_BIT24	0x01000000
#define DI_BIT25	0x02000000
#define DI_BIT26	0x04000000
#define DI_BIT27	0x08000000
#define DI_BIT28	0x10000000
#define DI_BIT29	0x20000000
#define DI_BIT30	0x40000000
#define DI_BIT31	0x80000000

/*****************************************
 *
 * vframe mask
 *
 *****************************************/

#define DI_VFM_T_MASK_CHANGE		\
	(VIDTYPE_VIU_422		\
	| VIDTYPE_VIU_SINGLE_PLANE	\
	| VIDTYPE_VIU_444		\
	| VIDTYPE_INTERLACE		\
	| VIDTYPE_COMPRESS		\
	| VIDTYPE_MVC)

/* di use this to clear di out vfm type */
#define DI_VFM_T_MASK_DI_CLEAR		\
	(VIDTYPE_TYPEMASK		\
	| VIDTYPE_VIU_NV12		\
	| VIDTYPE_VIU_422		\
	| VIDTYPE_VIU_SINGLE_PLANE	\
	| VIDTYPE_VIU_FIELD		\
	| VIDTYPE_VIU_NV21		\
	| VIDTYPE_VIU_444		\
	| VIDTYPE_COMPRESS		\
	| VIDTYPE_RGB_444		\
	| VIDTYPE_V4L_EOS)

#define DIM_KEEP_NONE	(0xfffffff0)

#define DIM_NRDIS_REG_BACK_NUB	5
enum EDI_MEM_M {
	EDI_MEM_M_REV = 0,
	EDI_MEM_M_CMA = 1,
	EDI_MEM_M_CMA_ALL = 2,
	EDI_MEM_M_CODEC_A = 3,
	EDI_MEM_M_CODEC_B = 4,
	EDI_MEM_M_MAX	/**/
};

enum EDPST_OUT_MODE {
	EDPST_OUT_MODE_DEF,
	EDPST_OUT_MODE_NV21,
	EDPST_OUT_MODE_NV12,
};

enum DIME_REG_MODE {
	DIME_REG_MODE_VFM,	/* vframe */
	DIME_REG_MODE_NEW,	/* new interface */
};

/* ************************************** */
/* *************** cfg top ************** */
/* ************************************** */
/* also see: di_cfg_top_ctr*/

enum EDI_CFG_TOP_IDX {
	/* cfg for top */
	EDI_CFG_BEGIN,
	EDI_CFG_MEM_FLAG,
	EDI_CFG_FIRST_BYPASS,
	EDI_CFG_REF_2,
	EDI_CFG_PMODE,
	/* EDI_CFG_PMODE
	 * 0:as p;
	 * 1:as i;
	 * 2:use 2 i buf
	 */
	EDI_CFG_KEEP_CLEAR_AUTO,
	EDI_CFG_MEM_RELEASE_BLOCK_MODE,
	EDI_CFG_FIX_BUF,
	EDI_CFG_PAUSE_SRC_CHG,
	EDI_CFG_4K,
	EDI_CFG_POUT_FMT,
	EDI_CFG_DAT,
	EDI_CFG_ALLOC_SCT, /* alloc sct */
	EDI_CFG_KEEP_DEC_VF,
	EDI_CFG_POST_NUB,
	EDI_CFG_BYPASS_MEM,
	EDI_CFG_IOUT_FMT,
	EDI_CFG_TMODE_1,	/*EDIM_TMODE_1_PW_VFM*/
	EDI_CFG_TMODE_2,	/*EDIM_TMODE_2_PW_OUT*/
	EDI_CFG_TMODE_3,	/*EDIM_TMODE_3_PW_LOCAL*/
	EDI_CFG_LINEAR,
	EDI_CFG_PONLY_MODE,
	EDI_CFG_HF,
	EDI_CFG_PONLY_BP_THD,
	EDI_CFG_T5DB_P_NOTNR_THD, /**/
	EDI_CFG_DCT,
	EDI_CFG_T5DB_AFBCD_EN,
	EDI_CFG_HDR_EN,
	EDI_CFG_DW_EN,
	EDI_CFG_SUB_V,
	EDI_CFG_EN_PRE_LINK,
	EDI_CFG_AFBCE_LOSS_EN,
	EDI_CFG_TB,
	EDI_CFG_END,
};

struct di_ch_s;
struct dim_wmode_s;

enum EDIM_NIN_TYPE {
	EDIM_NIN_TYPE_NONE,
	EDIM_NIN_TYPE_VFM,
	EDIM_NIN_TYPE_INS,
};

#define cfgeq(a, b) ((di_cfg_top_get(EDI_CFG_##a) == (b)) ? true : false)
#define cfgnq(a, b) ((di_cfg_top_get(EDI_CFG_##a) != (b)) ? true : false)
#define cfgg(a) di_cfg_top_get(EDI_CFG_##a)
#define cfgs(a, b) di_cfg_top_set(EDI_CFG_##a, b)
#define cfggch(pch, a) di_cfg_cp_get(pch, EDI_CFG_##a)
#define cfgsch(pch, a, b) di_cfg_cp_set(pch, EDI_CFG_##a, b)

#define K_DI_CFG_NUB	(EDI_CFG_END - EDI_CFG_BEGIN + 1)
#define K_DI_CFG_T_FLG_NOTHING	(0x00)
#define K_DI_CFG_T_FLG_DTS	(0x01)
#define K_DI_CFG_T_FLG_NONE	(0x80)
union di_cfg_tdata_u {
	unsigned int d32;
	struct {
		unsigned int val_df:6,/**/
		val_dts:6,
		val_dbg:6,
		val_c:6,
		dts_en:1,
		dts_have:1,
		dbg_have:1,
		rev_en:1,
		en_update:4;
		//reserved:0;
	} b;
};

struct di_cfg_ctr_s {
	char *dts_name;
	enum EDI_CFG_TOP_IDX id;
	unsigned char	default_val;
	unsigned char	flg;
};

/* ************************************** */
/* *************** cfg x *************** */
/* ************************************** */
/*also see di_cfgx_ctr*/
enum EDI_CFGX_IDX {
	/* cfg channel x*/
	EDI_CFGX_BEGIN,
	EDI_CFGX_BYPASS_ALL,	/*bypass_all*/
	EDI_CFGX_END,

	/* debug cfg x */
	EDI_DBG_CFGX_BEGIN,
	EDI_DBG_CFGX_IDX_VFM_IN,
	EDI_DBG_CFGX_IDX_VFM_OT,
	EDI_DBG_CFGX_END,
};

#define K_DI_CFGX_NUB	(EDI_DBG_CFGX_END - EDI_CFGX_BEGIN + 1)

struct di_cfgx_ctr_s {
	char *name;
	enum EDI_CFGX_IDX id;
	bool	default_val;
};

/* ****************************** */
enum EDI_SUB_ID {
	DI_SUB_ID_S0,	/*DI_SUB_ID_MARST,*/
	DI_SUB_ID_S1,
	DI_SUB_ID_S2,
	DI_SUB_ID_S3,
	/*DI_SUB_ID_NUB,*/
};

/*debug vframe type */
struct di_vframe_type_info {
	char *name;
	unsigned int mask;
	char *other;
};

/*keep same order as dbg_timer_name */
enum EDBG_TIMER {
	EDBG_TIMER_REG_B,
	EDBG_TIMER_REG_E,
	EDBG_TIMER_UNREG_B,
	EDBG_TIMER_UNREG_E,
	EDBG_TIMER_FIRST_PEEK,
	EDBG_TIMER_DCT_B,
	EDBG_TIMER_DCT_E,
	EDBG_TIMER_1_GET,
	EDBG_TIMER_2_GET,
	EDBG_TIMER_3_GET,
	EDBG_TIMER_ALLOC,
	EDBG_TIMER_MEM_1,
	EDBG_TIMER_MEM_2,
	EDBG_TIMER_MEM_3,
	EDBG_TIMER_MEM_4,
	EDBG_TIMER_MEM_5,
	EDBG_TIMER_READY,
	EDBG_TIMER_1_PRE_CFG,
	EDBG_TIMER_1_PREADY,
	EDBG_TIMER_2_PRE_CFG,
	EDBG_TIMER_2_PREADY,
	EDBG_TIMER_3_PRE_CFG,
	EDBG_TIMER_3_PREADY,
	EDBG_TIMER_1_PSTREADY,
	EDBG_TIMER_2_PSTREADY,
	/* add 2022-03-16 */
	EDBG_TIMER_1_PGET,	/* pst get */
	EDBG_TIMER_2_PGET,
	EDBG_TIMER_3_PGET,
	EDBG_TIMER_SEC_PRE_B,
	EDBG_TIMER_SEC_PRE_E,
	EDBG_TIMER_SEC_PST_B,
	EDBG_TIMER_SEC_PST_E,
	EDBG_TIMER_PRE_BYPASS_0,
	EDBG_TIMER_PRE_BYPASS_1,
	EDBG_TIMER_PRE_BYPASS_2,
	EDBG_TIMER_DCTP_0,
	EDBG_TIMER_DCTP_1,
	EDBG_TIMER_DCTP_2,
	EDBG_TIMER_NUB,
};

struct di_dbg_datax_s {
	struct vframe_s vfm_input;	/*debug input vframe*/
	struct vframe_s *pfm_out;	/*debug di_get vframe*/
	/*timer:*/
	u64 ms_dbg[EDBG_TIMER_NUB];

	unsigned char timer_mem_alloc_cnt; //limit to EDBG_TIMER_MEM_5 -> 5
};

/*debug function*/
enum EDI_DBG_F {
	EDI_DBG_F_00,
	EDI_DBG_F_01,
	EDI_DBG_F_02,
	EDI_DBG_F_03,
	EDI_DBG_F_04,
	EDI_DBG_F_05,
	EDI_DBG_F_06,
	EDI_DBG_F_07,
	EDI_DBG_F_08,
	EDI_DBG_F_09,
};

struct di_dbg_func_s {
	enum EDI_DBG_F index;
	void (*func)(unsigned int para);
	char *name;
	char *info;
};

/* hdr */
#define DIM_C_HDR_DATA_CODE (0x12300)
struct di_hdr_ops_s {
	unsigned int (*get_data_size)(void);
	bool (*init)(void);
	bool (*unreg_setting)(void);
	bool (*get_setting)(struct vframe_s *vfm);
	bool (*get_change)(struct vframe_s *vfm, unsigned int force_change);
	unsigned char (*get_pre_post)(void);
	void (*set)(unsigned char pre_post);
};

/*register*/
struct reg_t {
	unsigned int add;
	unsigned int bit;
	unsigned int wid;
/*	unsigned int id;*/
	unsigned int df_val;
	char *name;
	char *bname;
	char *info;
};

#ifdef MARK_SC2
struct reg_acc {
	void (*wr)(unsigned int adr, unsigned int val);
	unsigned int (*rd)(unsigned int adr);
	unsigned int (*bwr)(unsigned int adr, unsigned int val,
			    unsigned int start, unsigned int len);
	unsigned int (*brd)(unsigned int adr, unsigned int start,
			    unsigned int len);
};
#endif
/**************************************/
/* time out */
/**************************************/

enum EDI_TOUT_CONTR {
/*	eDI_TOUT_CONTR_INT,*/
	EDI_TOUT_CONTR_EN,
	EDI_TOUT_CONTR_FINISH,
	EDI_TOUT_CONTR_CHECK,

	EDI_TOUT_CONTR_CLEAR,
	EDI_TOUT_CONTR_RESET,
};

struct di_time_out_s {
	bool en;
	unsigned long	timer_start;
	unsigned int	timer_thd;
	unsigned int	over_flow_cnt;
	bool		flg_over;
/*	bool (*do_func)(void);*/
};

struct di_func_tab_s {
	unsigned int index;
	bool (*func)(void);
};

/****************************************/
/* do_table				*/
/****************************************/

/*for do_table_ops_s id*/
#define K_DO_TABLE_ID_PAUSE		0
#define K_DO_TABLE_ID_STOP		1
#define K_DO_TABLE_ID_START		2

/*for mark of do_table_ops_s id*/
#define K_DO_TABLE_CAN_STOP		0x01

/*for op ret*/
#define K_DO_TABLE_R_B_FINISH		0x01/*bit 0: 0:not finish, 1:finish*/
/*bit 1: 0: to other index; 1: to next*/
#define K_DO_TABLE_R_B_NEXT		0x02
#define K_DO_TABLE_R_B_OTHER		0xf0	/*bit [7:4]: other index*/
#define K_DO_TABLE_R_B_OTHER_SHIFT	4	/*bit [7:4]: other index*/

#define K_DO_R_FINISH	(K_DO_TABLE_R_B_FINISH | K_DO_TABLE_R_B_NEXT)
#define K_DO_R_NOT_FINISH	(0)
#define K_DO_R_JUMP(a)	(K_DO_TABLE_R_B_FINISH |	\
	(((a) << K_DO_TABLE_R_B_OTHER_SHIFT) & K_DO_TABLE_R_B_OTHER))

enum EDO_TABLE_CMD {
	EDO_TABLE_CMD_NONE,
	EDO_TABLE_CMD_STOP,
	EDO_TABLE_CMD_START,
	EDO_TABLE_CMD_PAUSE,
	EDO_TABLE_CMD_STEP,
	EDO_TABLE_CMD_STEP_BACK,
};

struct do_table_ops_s {
	/*bool stop_mark;*/
	unsigned int id;
	unsigned int mark;	/*stop / pause*/
	bool (*con)(void *data);/*condition*/
	unsigned int (*do_op)(void *data);
	unsigned int (*do_stop_op)(void *data);
	char *name;

};

struct do_table_s {
	const struct do_table_ops_s *ptab;
	unsigned int size;
	unsigned int op_lst;
	unsigned int op_crr;
	void *data;
	bool do_stop;	/*need do stops	*/
	bool flg_stop;	/*have stop	*/

	bool do_pause;
	bool do_step;	/*step mode*/

	bool flg_repeat;
	char *name;

};

/*************************************/

/**********************/
/* vframe info */
/**********************/
struct di_vinfo_s {
	/*use this for judge type change or not */
	unsigned int ch;
	unsigned int vtype;
	unsigned int src_type;
	unsigned int trans_fmt;
	unsigned int h;
	unsigned int v;
};

struct dim_wmode_s {
	//enum EDIM_TMODE		tmode;
	unsigned int	buf_type;	/*add this to split kinds */
	unsigned int	is_afbc		:1,
		is_vdin		:1,
		is_i			:1,
		need_bypass		:1,
		is_bypass		:1,
		pre_bypass		:1,
		post_bypass		:1,
		flg_keep		:1, /*keep buf*/

		trick_mode		:1,
		prog_proc_config	:1, /*debug only: proc*/
	/**************************************
	 *prog_proc_config:	same as p_as_i?
	 *1: process p from decoder as field
	 *0: process p from decoder as frame
	 ***************************************/
		is_invert_tp		:1,
		p_as_i			:1,
		p_as_p			:1,
		p_use_2i		:1,
		is_angle		:1,
		is_top			:1, /*include */
		is_eos			:1,
		is_eos_insert		:1, /* this is internal eos */
		bypass			:1, /* is_bypass | need_bypass*/
		reserved		:13;
	unsigned int vtype;	/*vfm->type*/
	//unsigned int h;	/*taget h*/
	//unsigned int w;	/*taget w*/
	unsigned int src_h;
	unsigned int src_w;
	unsigned int tgt_h;
	unsigned int tgt_w;
	unsigned int o_h;
	unsigned int o_w;
	unsigned int seq;
	unsigned int seq_sgn;
	u32 bypass_reason; //add 2022-04-05
};

/**************************************/
/* PRE */
/**************************************/
enum EDI_PRE_ST {
	EDI_PRE_ST_EXIT,
	EDI_PRE_ST_IDLE,	/*switch to next channel?*/
	EDI_PRE_ST_CHECK,
	EDI_PRE_ST_SET,
	EDI_PRE_ST_WAIT_INT,
	EDI_PRE_ST_TIMEOUT,
};

enum EDI_PRE_ST4 {	/*use this for co work with do table*/
	EDI_PRE_ST4_EXIT,
	EDI_PRE_ST4_IDLE,	/*switch to next channel?*/
	EDI_PRE_ST4_CHECK,	/*check mode do_table and set*/
	EDI_PRE_ST4_DO_TABLE,	/* do table statue;*/
};

struct di_pre_set_s {
	/*use to remember last hw pre setting;*/
	/*cfg:	*/
	bool cfg_mcpre_en;	/*mcpre_en*/

	unsigned int in_w;
	unsigned int in_h;
	unsigned int in_type;
	unsigned int src_type;
};

struct di_hpre_s {
	enum EDI_PRE_ST4 pre_st;
	unsigned int curr_ch;
	/*set when have vframe in; clear when int have get*/
	bool hw_flg_busy_pre;
/*	bool trig_unreg;*/	/*add for unreg flow;*/
/*	enum EDI_SUB_ID hw_owner_pre;*/
	/*bool flg_wait_int;*/
	atomic_t flg_wait_int;
	struct di_pre_stru_s *pres;
	struct di_post_stru_s *psts;
	struct di_time_out_s tout;	/*for time out*/
	bool flg_int_done;
	unsigned int check_recycle_buf_cnt;

	struct di_pre_set_s set_lst;
	struct di_pre_set_s set_curr;

	struct di_vinfo_s vinf_lst;
	struct di_vinfo_s vinf_curr;

	/* use do table to switch mode*/
	struct do_table_s sdt_mode;

	unsigned int idle_cnt;	/*use this avoid repeat idle <->check*/
	/*dbg flow:*/
	bool dbg_f_en;
	bool hf_busy;
	bool irq_nr;/* dbg hf timeout only */
	unsigned char hf_owner;
	void *hf_w_buf; //di_buf_s;
	unsigned int dbg_f_lstate;
	unsigned int dbg_f_cnt;
	union hw_sc2_ctr_pre_s pre_top_cfg;

	unsigned int self_trig_mask;
	bool used_pps;
};

/**************************************/
/* POST */
/**************************************/
enum EDI_PST_ST {
	EDI_PST_ST_EXIT,
	EDI_PST_ST_IDLE,	/*switch to next channel?*/
	EDI_PST_ST_CHECK,
	EDI_PST_ST_SET,
	EDI_PST_ST_WAIT_INT,
	EDI_PST_ST_TIMEOUT,
	EDI_PST_ST_DONE,	/*use for bypass_all*/
};

struct di_hpst_s {
	enum EDI_PST_ST state;
	unsigned int curr_ch;
	/*set when have vframe in; clear when int have get*/
	bool hw_flg_busy_post;
	struct di_pre_stru_s *pres;
	struct di_post_stru_s *psts;
	struct di_time_out_s tout;	/*for time out*/
	bool flg_int_done;

	/*dbg flow:*/
	bool dbg_f_en;
	bool flg_have_set;
	unsigned int dbg_f_lstate;
	unsigned int dbg_f_cnt;
	struct vframe_s		vf_post;
	union hw_sc2_ctr_pst_s pst_top_cfg;
	unsigned int last_pst_size;
	/****************/
	unsigned int cfg_cp	: 1;
	unsigned int cfg_rot	: 2;
	unsigned int cfg_afbce	: 1; /*wr use afbce*/
	unsigned int cfg_from	: 4;	/* enum DI_SRC_ID */

	/*****/
	unsigned int pst_copy	: 1;
	unsigned int pst_tst_use: 2;
	unsigned int cfg_out_enc: 1;

	unsigned int cfg_out_fmt: 2;
	unsigned int cfg_out_bit: 2; /**/
	/*****/
	unsigned int cfg_pip_nub: 4;
	unsigned int cfg_rev2	: 4;
	/*****/
	unsigned int cfg_rev3	: 8;
	/****************/
};

enum EDI_DCT_STATE {	/*use this for co work with do table*/
	EDI_DCT_EXIT,
	EDI_DCT_IDLE,	/*switch to next channel?*/
	EDI_DCT_CHECK,	/*check mode do_table and set*/
	EDI_DCT_DO_TABLE,	/* do table statue;*/
};

struct di_hdct_s {
	enum EDI_DCT_STATE state;
	unsigned int curr_ch;
	/* use do table to switch mode*/
	struct do_table_s sdt_mode;
	atomic_t irq_wait;
	unsigned int idle_cnt;
	struct di_time_out_s tout;	/*for time out*/
	unsigned int last_w;
	unsigned int last_h;
	unsigned int last_type;
	unsigned int sbypass_reason;
	unsigned int debug_decontour;
	unsigned char src_cnt; /* limit active ch nub */
	unsigned char owner;
	bool busy;
	bool support_canvas;
	bool i_do_decontour;
	bool cmd_bypass; //have get cmd, make dct bypass;
	bool nbypass; //in bypass state;

	/* */
	unsigned int irq;
	unsigned int cvs_dct[6];
	/* hw set used */
	int src_fmt; /*default 420*/
	int mif_out_width;
	int mif_out_height;
	int ds_ratio;/*0:(1:1)  1:(1:2)  2:(1:4)*/
	int mif_read_width; /*grid read mif input*/
	int mif_read_height;
	unsigned int pic_struct;
	unsigned int h_avg;

	/* grid input information */
	unsigned int grid_x_start;
	unsigned int grid_x_size;
	unsigned int grid_y_start;
	unsigned int grid_y_size;

	unsigned int ds_out_width/* = 0*/; /*dct ds output*/
	unsigned int ds_out_height/* = 0*/;
	int skip/* = 0*/;
	bool need_ds/* = false*/;
	struct dcntr_mem_s info_last;
	struct dim_nins_s *curr_nins;
	unsigned int statusx[DI_CHANNEL_MAX]; /* read only */
	unsigned int statust;/* read only */
};

struct di_dct_ops_s {
	void (*main_process)(void);
	void (*mem_put_free)(struct dcntr_mem_s *dmem);
	bool (*mem_check)(struct di_ch_s *pch, struct dcntr_mem_s *dmem);
	/**/
	void (*reg)(struct di_ch_s *pch);
	void (*unreg)(struct di_ch_s *pch);
	void (*unreg_all)(void);
	bool (*is_en)(struct di_ch_s *pch);
};

/**************************************/
/* channel status */
/**************************************/
enum EDI_TOP_STATE {
	EDI_TOP_STATE_NOPROB,
	EDI_TOP_STATE_IDLE,	/*idle not work*/
	/* STEP1
	 * till peek vframe and set irq;before this state, event reg finish
	 */
	EDI_TOP_STATE_REG_STEP1,	/* wait vf */
	EDI_TOP_STATE_REG_STEP1_P1,	/* have vf input */
	EDI_TOP_STATE_REG_STEP2,	/*till alloc and ready*/
	EDI_TOP_STATE_READY,		/*can do DI*/
	EDI_TOP_STATE_BYPASS,		/*complet bypass*/
	EDI_TOP_STATE_PREVPP_LINK,	/* pre-vpp link */
	EDI_TOP_STATE_UNREG_STEP1,	/*till pre/post is finish;*/
	/* do unreg and to IDLE.
	 * no need to wait cma release after  this unreg event finish
	 */
	EDI_TOP_STATE_UNREG_STEP2,
};

/**************************************/
/* thread and cmd */
/**************************************/
struct di_task {
	bool flg_init;
	struct semaphore sem;
	wait_queue_head_t wait_queue;
	struct task_struct *thread;
	unsigned int status;

	unsigned int wakeup;
	unsigned int delay;
	bool exit;
	/*not use cmd*/
	/*local event*/
	struct kfifo	fifo_cmd;
	spinlock_t     lock_cmd; /*spinlock*/
	bool flg_cmd;
	struct kfifo	fifo_cmd2[DI_CHANNEL_NUB];
	spinlock_t     lock_cmd2[DI_CHANNEL_NUB]; /*spinlock*/
	bool flg_cmd2[DI_CHANNEL_NUB];
	unsigned int err_cmd_cnt;
};

struct dim_fcmd_s {
	struct kfifo	fifo;
	spinlock_t     lock_w; /*spinlock*/
	spinlock_t     lock_r; /*spinlock*/
	unsigned int flg_lock;
	bool flg; /* flg for kfifo */

	bool alloc_cmd;
	bool release_cmd;
	unsigned int reg_nub;
	unsigned int reg_page; /*size >> page_shift*/
	atomic_t doing; /* inc in send_cmd, and set 0 when thread done*/
	int	sum_alloc; /* alloc ++, releas -- */
	int	sum_hf_alloc; /* alloc ++, releas -- */
	unsigned int sum_hf_psize;
	struct completion alloc_done;
};

struct di_mtask {
	bool flg_init;
	struct semaphore sem;
	wait_queue_head_t wait_queue;
	struct task_struct *thread;
	unsigned int status;

	unsigned int wakeup;
	unsigned int delay;
	bool exit;

	struct dim_fcmd_s fcmd[DI_CHANNEL_NUB];
	unsigned int err_res; /* 0: no err; other have error */
	unsigned int err_cmd_cnt;
};

struct di_tb_task {
	bool flg_init;
	struct semaphore sem;
	wait_queue_head_t wait_queue;
	struct task_struct *thread;
	unsigned int status;

	unsigned int wakeup;
	unsigned int delay;
	bool exit;

	struct dim_fcmd_s fcmd[DI_CHANNEL_NUB];
	unsigned int err_res; /* 0: no err; other have error */
	unsigned int err_cmd_cnt;
};

#define MAX_KFIFO_L_CMD_NUB	32

union   DI_L_CMD_BITS {
	unsigned int cmd32;
	struct {
		unsigned int id:8,	/*low bit*/
			     ch:8,	/*channel*/
			     p2:8,
			     p3:8;
	} b;
};

#define LCMD1(id, ch)	((id) | ((ch) << 8))
#define LCMD2(id, ch, p2)	((id) | ((ch) << 8) | ((p2) << 16))

enum ECMD_LOCAL {
	ECMD_NONE,
	ECMD_PV_LINK_REG,
	ECMD_PV_LINK_UNREG,
	ECMD_REG,
	ECMD_UNREG,
	ECMD_READY,
	ECMD_CHG,
	ECMD_RL_KEEP,
	ECMD_BLK,
	NR_FINISH,
};

/* for mem task */

#ifdef MARK_SC2
union   DI_L_CMD_BLK_BITS {
	unsigned int cmd32;
	struct {
		unsigned int cmd:4,	/*low bit*/
			     nub:4,	/**/
			     page:24;
	} b;
};

#define LCMD_BLK(cmd, nub, page)	((cmd) | ((nub) << 4) | ((page) << 8))
#endif
enum ECMD_BLK {
	ECMD_BLK_NONE,
	ECMD_BLK_ALLOC,
	ECMD_BLK_RELEASE,
	ECMD_BLK_RELEASE_ALL, /* ready to release */
};

enum ECMD_TB {
	ECMD_TB_NONE,
	ECMD_TB_REG,
	ECMD_TB_PROC,
	ECMD_TB_ALGORITHM,
	ECMD_TB_RELEASE,
};

enum EDIM_BLK_TYP {
	EDIM_BLK_TYP_PST_TEST,
	EDIM_BLK_TYP_OLDI,
	EDIM_BLK_TYP_OLDP,
	EDIM_BLK_TYP_BUFI,
	EDIM_BLK_TYP_BUFP,
	EDIM_BLK_TYP_DATI,
	EDIM_BLK_TYP_PAFBCT,
	EDIM_BLK_TYP_PSCT,
	EDIM_BLK_TYP_POUT = 0x08	/* not di buffer */
};

struct blk_flg_s {
	union {
		unsigned int d32;
		struct {
		unsigned int tvp	: 1;
		unsigned int afbc	: 1;
		unsigned int is_i	: 1;
		unsigned int dw		: 1;
		//2020-10-04 unsigned int rev1	: 4;
		unsigned int typ	: 4;
		unsigned int page: 24;
		} b;
	};
};

struct mtsk_cmd_s {
	unsigned int cmd	: 4;
	unsigned int block_mode : 1;
	unsigned int hf_need	: 1; //
	unsigned int rev1	: 2;
	unsigned int nub	: 8;
	unsigned int rev2	: 16;
	struct blk_flg_s	flg;
};

struct tb_task_cmd_s {
	unsigned int cmd	: 4;
	unsigned int block_mode : 1;
	unsigned int hf_need	: 1; //
	unsigned int ch	: 2;
	unsigned int nub	: 8;
	unsigned int rev2	: 16;
	struct vframe_s *in_buf_vf;
	int field_count;
};

/**************************************
 * QUE
 * keep same order as di_name_new_que
 **************************************/
enum QUE_TYPE {	/*mast start from 0 */
	QUE_IN_FREE,	/*5:0*/
	QUE_PRE_READY,	/*6:1*/
	QUE_POST_FREE,	/*7:2*/
	QUE_POST_READY,	/*8:3*/
	QUE_POST_BACK,	/*9:4*/
	QUE_POST_DOING, /*10:5*/
//	QUE_POST_KEEP,	/*below use pw_queue_in*/
//	QUE_POST_KEEP_BACK,
	QUE_POST_KEEP_RE_ALLOC, /*need:11:6*/
	QUE_PRE_NO_BUF_WAIT,	/*12:7*/
	QUE_PST_NO_BUF_WAIT,	/*13:8*/
	QUE_PRE_NO_BUF, /*14:9*/
	QUE_PST_NO_BUF,	/*15:10*/
	/*----------------*/
	QUE_DBG,
	QUE_NUB,
};

/*#define QUE_NUB  (5)*/
enum EDI_BUF_TYPE {
	EDI_BUF_T_IN = 1,	/*VFRAME_TYPE_IN*/
	EDI_BUF_T_LOCAL,	/*VFRAME_TYPE_LOCAL*/
	EDI_BUF_T_POST,		/*VFRAME_TYPE_POST*/
};

/**************************************/
enum EDIM_QID {
	/*8*/
	EDIM_QID_LMEM,
	/*16*/
	EDIM_QID_TST16,
	/*32*/
	EDIM_QID_TST32,
	/*64*/
	EDIM_QID_TST64,
};

/* ref to EDIM_QID */
#define DIM_Q_NUB	(4)
#define DIM_Q8_NUB	(1)
#define DIM_Q16_NUB	(1)
#define DIM_Q32_NUB	(1)
#define DIM_Q64_NUB	(1)

#define MAX_FIFO_SIZE	(32)

/**************************************
 *
 * summary variable
 * also see:di_sum_name_tab
 **************************************/

enum EDI_SUM {
	EDI_SUM_O_PEEK_CNT,	/*video_peek_cnt*/
	EDI_SUM_REG_UNREG_CNT,	/*di_reg_unreg_cnt*/
	EDI_SUM_NUB,
};

struct di_sum_s {
	char *name;
	enum EDI_SUM	index;
	unsigned int	default_val;
};

/**************************************
 *
 * module para
 *	int
 *	EDI_MP_SUB_DI_B
 *	EDI_MP_SUB_NR_B
 *	EDI_MP_SUB_PD_B
 *	EDI_MP_SUB_MTN_B
 *	EDI_MP_SUB_3D_B
 **************************************/
enum EDI_MP_UI_T {
	/*keep same order with di_mp_ui_top*/
	EDI_MP_UI_T_BEGIN,
	/**************************************/
	EDI_MP_SUB_DI_B,

	edi_mp_force_prog,	/*force_prog bool*/
	edi_mp_combing_fix_en,	/*combing_fix_en bool*/
	edi_mp_cur_lev,		/*cur_lev*/
	edi_mp_pps_dstw,	/*pps_dstw*/
	edi_mp_pps_dsth,	/*pps_dsth*/
	edi_mp_pps_en,		/*pps_en*/
	edi_mp_pps_position,	/*pps_position*/
	edi_mp_pre_enable_mask,	/*pre_enable_mask*/
	edi_mp_post_refresh,	/*post_refresh*/
	edi_mp_nrds_en,		/*nrds_en*/
	edi_mp_bypass_3d,	/*bypass_3d*/
	edi_mp_bypass_trick_mode,	/*bypass_trick_mode*/
	edi_mp_invert_top_bot,	/*invert_top_bot */
	edi_mp_skip_top_bot,
	edi_mp_force_width,
	edi_mp_force_height,
	edi_mp_prog_proc_config,
	edi_mp_start_frame_drop_count,
	edi_mp_same_field_top_count,	/*long?*/
	edi_mp_same_field_bot_count,	/*long?*/
	edi_mp_vpp_3d_mode,
	edi_mp_force_recovery_count,
	edi_mp_pre_process_time,	/*no use?*/
	edi_mp_bypass_post,
	edi_mp_post_wr_en,
	edi_mp_post_wr_support,
	edi_mp_bypass_post_state,
	edi_mp_use_2_interlace_buff,
	edi_mp_debug_blend_mode,
	edi_mp_nr10bit_support,
	edi_mp_di_stop_reg_flag,
	edi_mp_mcpre_en,
	edi_mp_check_start_drop, /* eDI_MP_check_start_drop_prog */
	edi_mp_overturn,			/*? in init*/
	edi_mp_full_422_pack,
	edi_mp_cma_print,
	edi_mp_pulldown_enable,
	edi_mp_di_force_bit_mode,
	edi_mp_calc_mcinfo_en,
	edi_mp_colcfd_thr,
	edi_mp_post_blend,
	edi_mp_post_ei,
	edi_mp_post_cnt,
	edi_mp_di_log_flag,
	edi_mp_di_debug_flag,
	edi_mp_buf_state_log_threshold,
	edi_mp_di_vscale_skip_enable,
	edi_mp_di_vscale_skip_count,
	edi_mp_di_vscale_skip_real, /* eDI_MP_di_vscale_skip_count_real */
	edi_mp_det3d_en,
	edi_mp_post_hold_line,
	edi_mp_post_urgent,
	edi_mp_di_printk_flag,
	edi_mp_force_recovery,
/*	edi_mp_debug_blend_mode,*/
	edi_mp_di_dbg_mask,
	edi_mp_nr_done_check_cnt,
	edi_mp_pre_hsc_down_en,
	edi_mp_pre_hsc_down_width,
	edi_mp_show_nrwr,
	/********deinterlace_hw.c*********/
	edi_mp_pq_load_dbg,
	edi_mp_lmv_lock_win_en,
	edi_mp_lmv_dist,
	edi_mp_pr_mcinfo_cnt,
	edi_mp_offset_lmv,
	edi_mp_post_ctrl,
	edi_mp_if2_disable,
	edi_mp_pre, /* eDI_MP_pre_flag */
	edi_mp_pre_mif_gate,
	edi_mp_pre_urgent,
	edi_mp_pre_hold_line,
	edi_mp_pre_ctrl,
	edi_mp_line_num_post_frst,
	edi_mp_line_num_pre_frst,
	edi_mp_pd22_flg_calc_en,
	edi_mp_mcen_mode,
	edi_mp_mcuv_en,
	edi_mp_mcdebug_mode,
	edi_mp_pldn_ctrl_rflsh,
	edi_mp_pstcrc_ctrl,
	edi_mp_hdr_en,
	edi_mp_hdr_mode,
	edi_mp_hdr_ctrl,
	edi_mp_clock_low_ratio,//set low ratio of vpu clkb
	edi_mp_shr_cfg,
	edi_mp_blend_mode,
	edi_mp_tb_dump,
	edi_mp_prelink_hold_line,
	EDI_MP_SUB_DI_E,
	/**************************************/
	EDI_MP_SUB_NR_B,
	edi_mp_dnr_en,
	edi_mp_nr2_en,
	edi_mp_cue_en,
	edi_mp_invert_cue_phase,
	edi_mp_cue_pr_cnt,
	edi_mp_cue_glb_mot_check_en,
	edi_mp_glb_fieldck_en,
	edi_mp_dnr_pr,
	edi_mp_dnr_dm_en,
	EDI_MP_SUB_NR_E,
	/**************************************/
	EDI_MP_SUB_PD_B,
	edi_mp_flm22_ratio,
	edi_mp_pldn_cmb0,
	edi_mp_pldn_cmb1,
	edi_mp_flm22_sure_num,
	edi_mp_flm22_glbpxlnum_rat,
	edi_mp_flag_di_weave,
	edi_mp_flm22_glbpxl_maxrow,
	edi_mp_flm22_glbpxl_minrow,
	edi_mp_cmb_3point_rnum,
	edi_mp_cmb_3point_rrat,
	/******film_fw1.c**/
	edi_mp_pr_pd,
	edi_mp_prt_flg,
	edi_mp_flmxx_maybe_num,
	edi_mp_flm32_mim_frms,
	edi_mp_flm22_dif01a_flag,
	edi_mp_flm22_mim_frms,
	edi_mp_flm22_mim_smfrms,
	edi_mp_flm32_f2fdif_min0,
	edi_mp_flm32_f2fdif_min1,
	edi_mp_flm32_chk1_rtn,
	edi_mp_flm32_ck13_rtn,
	edi_mp_flm32_chk2_rtn,
	edi_mp_flm32_chk3_rtn,
	edi_mp_flm32_dif02_ratio,
	edi_mp_flm22_chk20_sml,
	edi_mp_flm22_chk21_sml,
	edi_mp_flm22_chk21_sm2,
	edi_mp_flm22_lavg_sft,
	edi_mp_flm22_lavg_lg,
	edi_mp_flm22_stl_sft,
	edi_mp_flm22_chk5_avg,
	edi_mp_flm22_chk6_max,
	edi_mp_flm22_anti_chk1,
	edi_mp_flm22_anti_chk3,
	edi_mp_flm22_anti_chk4,
	edi_mp_flm22_anti_ck140,
	edi_mp_flm22_anti_ck141,
	edi_mp_flm22_frmdif_max,
	edi_mp_flm22_flddif_max,
	edi_mp_flm22_minus_cntmax,
	edi_mp_flagdif01chk,
	edi_mp_dif01_ratio,
	/*******vof_soft_top*****/
	edi_mp_cmb32_blw_wnd,
	edi_mp_cmb32_wnd_ext,
	edi_mp_cmb32_wnd_tol,
	edi_mp_cmb32_frm_nocmb,
	edi_mp_cmb32_min02_sft,
	edi_mp_cmb32_cmb_tol,
	edi_mp_cmb32_avg_dff,
	edi_mp_cmb32_smfrm_num,
	edi_mp_cmb32_nocmb_num,
	edi_mp_cmb22_gcmb_rnum,
	edi_mp_flmxx_cal_lcmb,
	edi_mp_flm2224_stl_sft,
	EDI_MP_SUB_PD_E,
	/**************************************/
	EDI_MP_SUB_MTN_B,
	edi_mp_force_lev,
	edi_mp_dejaggy_flag,
	edi_mp_dejaggy_enable,
	edi_mp_cmb_adpset_cnt,
	edi_mp_cmb_num_rat_ctl4,
	edi_mp_cmb_rat_ctl4_minthd,
	edi_mp_small_local_mtn,
	edi_mp_di_debug_readreg,
	EDI_MP_SUB_MTN_E,
	/**************************************/
	EDI_MP_SUB_3D_B,
	edi_mp_chessbd_vrate,
	edi_mp_det3d_debug,

	EDI_MP_SUB_3D_E,
	/**************************************/
	EDI_MP_UI_T_END,
};

#define K_DI_MP_UIT_NUB (EDI_MP_UI_T_END - EDI_MP_UI_T_BEGIN + 1)

struct di_mp_uit_s {
	char *name;
	enum EDI_MP_UI_T	id;
	int	default_val;
};

/*also see: di_mpx*/
enum EDI_MP_UIX_T {
	EDI_MP_UIX_BEGIN,
	EDI_MP_UIX_RUN_FLG, /*run_flag*/
	EDI_MP_UIX_END,
};

#define K_DI_MP_UIX_NUB (EDI_MP_UIX_END - EDI_MP_UIX_BEGIN + 1)

struct di_mp_uix_s {
	char *name;
	enum EDI_MP_UIX_T	id;
	unsigned int	default_val;
};

/**************************************/
/* DI WORKING MODE */
/**************************************/
enum EDI_WORK_MODE {
	EDI_WORK_MODE_NONE,
	EDI_WORK_MODE_BYPASS_COMPLET,
	EDI_WORK_MODE_BYPASS_ALL,	/*dim_is_bypass*/
	EDI_WORK_MODE_BYPASS_PRE,
	EDI_WORK_MODE_BYPASS_POST,
	EDI_WORK_MODE_I,
	EDI_WORK_MODE_P_AS_I,
	EDI_WORK_MODE_P_AS_P,
	EDI_WORK_MODE_P_USE_IBUF,
	EDI_WORK_MODE_NEW_2020, /* ary for test */
	EDI_WORK_MODE_S4DW,
	EDI_WORK_MODE_ALL,

};

/**************************************/
/* vframe                             */
/**************************************/
struct dev_vfram_t {
	const char *name;
	/*receiver:*/
	struct vframe_receiver_s di_vf_recv;
	/*provider:*/
	struct vframe_provider_s di_vf_prov;

	unsigned int index;
	/*status:*/
	bool bypass_complete;
	bool reg;	/*use this for vframe reg/unreg*/
/*	unsigned int data[32]; */	/*null*/

};

struct di_dat_s {
//	struct dim_mm_blk_s *blk_buf;
	void	*virt; //for cma: (struct page	*)
	unsigned int cnt; //for cma
	bool	flg_alloc;
	/* 0 : no mark; 1: from common; 2: from di's cma */
	unsigned char flg_from;
	struct blk_flg_s flg;
	unsigned long addr_st;
	unsigned long addr_end;
};

/* new interface */
/* @ary_note: for vfm option only */
struct dev_vfm_s {
	bool (*vf_m_fill_polling)(struct di_ch_s *pch);
	void (*vf_m_fill_ready)(struct di_ch_s *pch);
	bool (*vf_m_bypass_first_frame)(struct di_ch_s *pch);
};

struct dev_instance {
	struct di_init_parm parm;
//n	struct di_buffer *in[DIM_K_BUF_IN_LIMIT];
//n	struct di_buffer *out[DIM_K_BUF_OUT_LIMIT];
};

struct dim_itf_ops_s {
	void *(*peek)(struct di_ch_s *pch);
	void *(*get)(struct di_ch_s *pch);
	void (*put)(void *data, struct di_ch_s *pch);
};

struct dim_s4dw_data_s {
	void (*reg_variable)(struct di_ch_s *pch, struct vframe_s *vfm);
	u32 (*is_bypass)(struct di_ch_s *pch, struct vframe_s *vfm);
	u32 (*is_bypass_sys)(struct di_ch_s *pch);
	bool (*fill_2_ready_bynins)(struct di_ch_s *pch,
				    struct dim_nins_s *nins);
};

//n struct dim_inter_s {
struct dim_itf_s {
	enum EDIM_NIN_TYPE etype;
	unsigned int tmode;
	const char *name;
	unsigned int ch;
	/*status:*/
	bool bypass_complete;
	bool flg_s4dw; /* copy */
	bool pre_vpp_link; //
	struct dimn_itf_s *p_itf;	/* @ary 11-08 add */
	bool reg;
	struct mutex lock_reg; /* for reg */
	struct mutex lock_in; /* for input */
	//struct mutex lock_buffer; /* for ext buffer*/
	struct dim_itf_ops_s opsi;
	struct dim_itf_ops_s opso;
	void (*op_post_done)(struct di_ch_s *pch);
	struct dim_dvfm_s *(*op_dvfm_fill)(struct di_ch_s *pch);
	void (*op_ins_2_doing)(struct di_ch_s *pch,
			       bool bypass,
			       struct di_buf_s *di_buf);
	void (*opins_m_back_in)(struct di_ch_s *pch);
	void (*op_m_unreg)(struct di_ch_s *pch);
	bool (*op_fill_ready)(struct di_ch_s *pch, struct di_buf_s *di_buf);
	void (*op_ready_out)(struct di_ch_s *pch);
	void (*op_cfg_ch_set)(struct di_ch_s *pch);
	/* @ary_note: vfm only */
	struct dev_vfram_t	dvfm;	/* for vfm prob fix */

	union {
	struct dev_vfm_s	dvfmc; /* for vfm option */
	struct dev_instance	dinst;
	} u;
	bool bypass_ext; //set 0 when unreg;
};

struct di_ores_s {
	/* same as ori */
	struct di_pre_stru_s di_pre_stru;
	struct di_post_stru_s di_post_stru;

	struct di_buf_s di_buf_local[MAX_LOCAL_BUF_NUM_REAL];
	struct di_buf_s di_buf_in[MAX_IN_BUF_NUM];
	struct di_buf_s di_buf_post[MAX_POST_BUF_NUM];

	struct queue_s queue[QUEUE_NUM];
	struct di_buf_pool_s di_buf_pool[VFRAME_TYPE_NUM];

	struct vframe_s *vframe_in[MAX_IN_BUF_NUM];
	struct vframe_s vframe_in_dup[MAX_IN_BUF_NUM];
	struct vframe_s vframe_local[MAX_LOCAL_BUF_NUM_REAL];
	struct vframe_s vframe_post[MAX_POST_BUF_NUM];
	/* ********** */
	struct di_dat_s	dat_i;
	struct di_dat_s dat_p_afbct;
};

enum EDI_CMA_ST {
	EDI_CMA_ST_IDL,
	EDI_CMA_ST_ALLOC,	/*do*/
	EDI_CMA_ST_READY,
	EDI_CMA_ST_RELEASE,	/*do*/
	EDI_CMA_ST_PART,
};

/**********************************
 * mem
 *********************************/
struct di_mm_cfg_s {
	/*support di size*/
	unsigned int di_h;
	unsigned int di_w;
	/**/
	unsigned int num_local;
	unsigned int num_post;
	unsigned int num_rebuild_keep; //ary add
	unsigned int num_rebuild_alloc;
	unsigned int num_step1_post;

	unsigned int size_local;
	unsigned int size_post;
	unsigned int size_local_page;/*2020 for blk*/
	unsigned int size_post_page;/*2020 for blk*/
	unsigned int nr_size;
	unsigned int count_size;
	unsigned int mcinfo_size;
	unsigned int mv_size;
	unsigned int mtn_size;
	unsigned int di_size;	/* no afbc info size */
	unsigned int afbci_size;	/* afbc info size */
	unsigned int afbct_size;
	unsigned int afbct_local_max_size;
	unsigned int dw_size;
	unsigned int pst_buf_size;
	unsigned int pst_afbci_size;	/*07-28*/
	unsigned int pst_afbct_size;
	unsigned int pst_buf_uv_size;	/*07-28*/
	unsigned int pst_buf_y_size;	/*07-28*/
	unsigned int pst_cvs_w;		/*07-28*/
	unsigned int pst_cvs_h;		/*07-28*/
	unsigned int pst_mode;		/*07-28*/
	unsigned char buf_alloc_mode; /* 0: for i; 1:for prog*/
	/* 2020-06-19 */
	unsigned int canvas_width[3];
	int nr_size_p;
	unsigned int canvas_height; /* for i*/
	unsigned int canvas_height_mc;
	struct blk_flg_s ibuf_flg;
	struct blk_flg_s pbuf_flg;
	/*2020-10-04*/
	struct blk_flg_s dat_idat_flg;
	struct blk_flg_s dat_pafbci_flg;
	struct blk_flg_s dat_pafbct_flg;
	//unsigned int size_iafbc_all;
	unsigned int size_pafbct_all;
	unsigned int size_pafbct_one;

	unsigned int nub_pafbct;
	//unsigned int size_idat;
	unsigned int size_idat_all; /* 2020-10-12 */
	unsigned int size_idat_one;
	unsigned int nub_idat;

	unsigned int fix_buf	: 1;
	unsigned int dis_afbce	: 1;
	unsigned int is_4k	: 1; //for hf
	unsigned int rev1	: 29;
	unsigned int pre_inser_size;
	unsigned int ibuf_hsize;
	unsigned int pbuf_hsize;
	unsigned int size_buf_hf; //from t3
	unsigned int hf_hsize;
	unsigned int hf_vsize;
	unsigned int size_buf_tb; //from t3
	unsigned int tb_hsize;
	unsigned int tb_vsize;
};
struct dim_mm_t_s {
	/* use for reserved and alloc all*/
	unsigned long	mem_start;
	unsigned int	mem_size;
	struct page	*total_pages;
};

struct di_mm_st_s {
	unsigned long	mem_start;
	unsigned int	mem_size;
	int	num_local;
	int	num_post;	/*ppost*/
	unsigned int	flg_tvp;
	unsigned int	flg_realloc;
	unsigned int	num_pst_alloc;
	unsigned int	flg_release;
	int	cnt_alloc; /* debug only */
	bool flg_alloced; /**/
};

struct div2_mm_s {
	struct di_mm_cfg_s cfg; /* clear in dip_init_value */
	struct di_mm_st_s sts;
	u32 fcc_value;
};

struct dim_sum_s {
	/*buf*/
	unsigned int b_pre_free;
	unsigned int b_pst_ready;
	unsigned int b_recyc;
	unsigned int b_pre_ready;
	unsigned int b_pst_free;
	unsigned int b_display;
	unsigned int b_nin;
	unsigned int b_dct_in;
	unsigned int b_in_free;
	bool	need_local; //set by pre_config
	bool flg_rebuild;
};

struct dim_bypass_s {
	union {
		unsigned int d32;
		struct {
			unsigned int need_bypass	: 1,
					is_bypass	: 1,
					lst_n		: 1,
					lst_i		: 1,
					rev1		: 4,
					reason_n	: 8,
					reason_i	: 8,
					rev2		: 8;
		} b;
	};
};

/************************************************
 * di_que_buf
 ***********************************************/
typedef uintptr_t ud;

#define tst_que_ele	(sizeof(unsigned int))//(sizeof(ud))//
#define tst_quep_ele	(sizeof(ud))//

#define DIM_DATA_MASK	(0xf1230000)
#define CODE_BLK	(DIM_DATA_MASK | 0x01)
#define CODE_INS	(DIM_DATA_MASK | 0x02)
#define CODE_HW		(DIM_DATA_MASK | 0x03)
#define CODE_LL		(DIM_DATA_MASK | 0x04)
#define CODE_PST	(DIM_DATA_MASK | 0x05)
#define CODE_MEMN	(DIM_DATA_MASK | 0x06)
#define CODE_PAT	(DIM_DATA_MASK | 0x07)
#define CODE_IAT	(DIM_DATA_MASK | 0x08)
#define CODE_SCT	(DIM_DATA_MASK | 0x09)
#define CODE_NIN	(DIM_DATA_MASK | 0x0a)
#define CODE_NDIS	(DIM_DATA_MASK | 0x0b)
#define CODE_LKIN	(DIM_DATA_MASK | 0x0e)

#define CODE_OUT	(0xff123402)
#define CODE_IN		(0xff123406)
#define CODE_OUT_MODE2	(0xff123403)
#define CODE_BYPASS	(0xff123405)
#define CODE_INS_LBF		(DIM_DATA_MASK | 0x0c)

#define CODE_DD_BLK	(DIM_DATA_MASK | 0x10)
#define NONE_QUE	(0xff)

#define QS_ERR_LOG_SIZE		10
enum QS_FUNC_E {
	QS_FUNC_N_IN,
	QS_FUNC_N_O,
	QS_FUNC_N_EMPTY,
	QS_FUNC_N_FULL,
	QS_FUNC_N_LIST,
	QS_FUNC_N_PEEK,
	QS_FUNC_N_SOME,
	QS_FUNC_N_IS_IN,

	QS_FUNC_F_IN,// = 0x100,
	QS_FUNC_F_O,
	QS_FUNC_F_EMPTY,
	QS_FUNC_F_FULL,
	QS_FUNC_F_LIST,
	QS_FUNC_F_PEEK,
	QS_FUNC_F_SOME,
};

enum QS_ERR_E {
	QS_ERR_INDEX_OVERFLOW = 0x80000001,
	QS_ERR_BIT_CHECK,
	QS_ERR_FIFO_IN,
	QS_ERR_FIFO_O,
	QS_ERR_FIFO_PEEK,
	QS_ERR_FIFO_EMPTY,
	QS_ERR_FIFO_FULL,
	QS_ERR_FIFO_ALLOC,
	QS_ERR_FIFO_O_OVERFLOW,
};

/*use this as fix heard*/
struct qs_buf_s {
	unsigned int code;
	unsigned int ch;
	unsigned int index;
	unsigned int dbg_id;
};

union q_buf_u {
	struct qs_buf_s *qbc; /*qbuf control*/
};

struct qs_err_msg_s {
	enum QS_FUNC_E	func_id;
	enum QS_ERR_E	err_id;
	const char	*qname;
	unsigned int	index1;
	unsigned int	index2;
};

struct qs_err_log_s {
	unsigned int nub;
	unsigned int pos;
	struct qs_err_msg_s msg[QS_ERR_LOG_SIZE];
};

/********************************/

/*que tst*/
enum Q_TYPE {
	Q_T_FIFO,
	Q_T_N, /*bit map*/
	Q_T_FIFO_2,
	Q_T_N_2,
};

struct qs_n_s {
	int		nub;
	//struct mutex	mtex;
	//spinlock_t     lock_rw; /*read and write*/
	unsigned int	marsk;
	union q_buf_u	lst[MAX_FIFO_SIZE];
	//unsigned int	flg_lock;
};

struct qs_f_s {
	bool		flg;	/*1: have reg*/
	struct kfifo	fifo;
	//spinlock_t     lock_wr;
	//spinlock_t     lock_rd;
	//unsigned int	flg_lock;
};

struct qs_cls_s;

struct buf_que_s;

struct qsp_ops_s {
	bool (*reset)(struct buf_que_s *pqb, struct qs_cls_s *q);
	bool (*in)(struct buf_que_s *pqb, struct qs_cls_s *q,
		   union q_buf_u ubuf);
	bool (*is_empty)(struct buf_que_s *pqb, struct qs_cls_s *q);
	bool (*is_full)(struct buf_que_s *pqb, struct qs_cls_s *q);
	unsigned int (*count)(struct buf_que_s *pqb, struct qs_cls_s *q);
	bool (*list)(struct buf_que_s *pqb, struct qs_cls_s *q,
		     unsigned int *rsize);
	/*option*/
	bool (*out)(struct buf_que_s *pqb, struct qs_cls_s *q,
		    union q_buf_u *pbuf);
	bool (*peek)(struct buf_que_s *pqb, struct qs_cls_s *q,
		     union q_buf_u *pbuf);
	bool (*out_some)(struct buf_que_s *pqb, struct qs_cls_s *q,
			 union q_buf_u pbuf);
	bool (*is_in)(struct buf_que_s *pqb, struct qs_cls_s *p, union q_buf_u ubuf);
	bool (*n_get_marsk)(struct buf_que_s *pqb, struct qs_cls_s *q,
			    unsigned int *marsk);
};

struct qs_cls_s {
	enum Q_TYPE	type;
	//unsigned int list[MAX_FIFO_SIZE];
	const char *name;
	bool	flg;
	struct qsp_ops_s ops;
	spinlock_t     lock_wr;/*spinlock*/
	spinlock_t     lock_rd;/*spinlock*/
	unsigned int	flg_lock;
	union {
		struct qs_n_s n;
		struct qs_f_s f;
	};
	struct qs_err_log_s *plog;
};

enum EBUF_QUE_ID {
	EBUF_QUE_ID_BLK = 1,
	EBUF_QUE_ID_MEM,
	EBUF_QUE_ID_PAT,
	EBUF_QUE_ID_IAT,
	EBUF_QUE_ID_SCT,
	EBUF_QUE_ID_NIN,
	EBUF_QUE_ID_NDIS
};

struct buf_que_s;

struct qb_ops_s {
	bool (*bufs_reset)(void *pbuf);
	bool (*bufs_init)(void *pbuf);
	bool (*list)(struct buf_que_s *pqb, unsigned int qindex,
		     unsigned int *rsize);
};

struct buf_que_s {
	//struct buf_que_s	*pqb;/*self*/
	unsigned int	type;
	unsigned int	list_id[MAX_FIFO_SIZE];
	ud		list_ud[MAX_FIFO_SIZE];
	//void	*pbuf[MAX_FIFO_SIZE];
	union q_buf_u	pbuf[MAX_FIFO_SIZE];/*point*/
	struct qs_cls_s	*pque[MAX_FIFO_SIZE];/**/
	bool	rflg;	/*resource flg*/
	char	*name;
	unsigned int	bque_id; /* 05/26 dbg only */
	unsigned int	nub_que;
	unsigned int	nub_buf;
	struct qs_err_log_s log;
	struct qb_ops_s opsb;
	struct qs_f_s tmp_kfifo;

};

#define DIM_QUE_LOCK_RD	(DI_BIT0)
#define DIM_QUE_LOCK_WR	(DI_BIT1)
#define DIM_QUE_LOCK_RD_WR (DI_BIT0 | DI_BIT1)

struct que_creat_s {
	char		*name;
	enum Q_TYPE	type;
	/*need protect or not*/
	unsigned int	lock;
};

struct qbuf_creat_s {
	char *name;
	unsigned int nub_que;
	unsigned int nub_buf;
	unsigned int code;
	unsigned int que_id;
};

/* di_que_buf end */
/************************************************/
/* que buf block */
enum QBF_BLK_Q_TYPE {
	QBF_BLK_Q_IDLE,
	QBF_BLK_Q_READY, /* multi wr, multi rd */
	QBF_BLK_Q_RCYCLE,
	QBF_BLK_Q_RCYCLE2, /*from mem */
	QBF_BLK_Q_NUB,
};

struct dim_sub_mem_s {
	unsigned char	index; //add for mng hf buffer
	unsigned char	ch;
	unsigned long	mem_start;
	struct page	*pages;
	unsigned int	cnt;
};

#define DIM_BLK_NUB	25 /* buf number*/
struct dim_mm_blk_s {
	struct qs_buf_s	header;

	unsigned long	mem_start;
//	unsigned int	size_page; /*size >> page_shift */
	struct page	*pages;
	struct blk_flg_s flg;
	bool	flg_alloc; /* alloc or release*/
	unsigned int	reg_cnt;
	//unsigned long jiff;
//	bool	tvp;
	void *pat_buf;
	void *sct;
	unsigned int sct_keep; //keep number
	void *buffer; //new_interface
	struct dim_sub_mem_s	*hf_buff;
	bool	flg_hf;
	atomic_t	p_ref_mem;
};

/*que buf block end*/
/************************************************/
/* que buf post afbc table */
enum QBF_PAT_Q_TYPE {
	QBF_PAT_Q_IDLE,
	QBF_PAT_Q_READY, /* multi wr, multi rd */
	QBF_PAT_Q_READY_SCT, /* for sct ? */
	QBF_PAT_Q_IN_USED,
	QBF_PAT_Q_NUB,
};

#define DIM_PAT_NUB	POST_BUF_NUM	//16 /* buf number*/
struct dim_pat_s {
	struct qs_buf_s	header;

	unsigned long	mem_start;

	/* for sct */
	void *vaddr;
	bool flg_vmap;
	bool flg_mode; /* 0: for normal; 1: sct */
	unsigned int crc;/*ary 2020-11-09 for sct */
};

/*que post afbc tabl end*/
/************************************************/
/* que buf local buffer exit data */
enum QBF_IAT_Q_TYPE {
	QBF_IAT_Q_IDLE,
	QBF_IAT_Q_READY, /* multi wr, multi rd */
	QBF_IAT_Q_IN_USED,
	QBF_IAT_Q_NUB,
};

#define DIM_IAT_NUB	(MAX_LOCAL_BUF_NUM * 2) /* buf number*/
struct dim_iat_s {
	struct qs_buf_s	header;

//	unsigned long	start_idat;
	unsigned long	start_afbct;
	//unsigned long	start_mc;
	unsigned short	*mcinfo_adr_v;/**/
	bool		mcinfo_alloc_flg;
};

/*que local buffer exit data end*/
/************************************************/
/* que buf sct data */
enum QBF_SCT_Q_TYPE {
	QBF_SCT_Q_IDLE,
	QBF_SCT_Q_READY, /* */
	QBF_SCT_Q_REQ,
	QBF_SCT_Q_USED,
	QBF_SCT_Q_RECYCLE,
	QBF_SCT_Q_KEEP,
	QBF_SCT_Q_NUB,
};

#define DIM_SCT_NUB	(POST_BUF_NUM) /* buf number*/
struct dim_sct_s {
	struct qs_buf_s	header;

	struct dim_pat_s *pat_buf;
	unsigned long tab_addr;
	unsigned int *tab_vaddr;
	unsigned int tail_cnt;
	union {
		unsigned int d32;
		struct {
		unsigned int box	: 1,
			pat	: 1,
			vbit	: 1, /*vmap flg*/
			tab	: 1,
			tab_resize	: 1,
			tab_keep	: 1,
			flg_rev		: 26;
		} b;
	} flg_act;
};

/* < 33 for dim_mscttop_s flg_err*/
enum EDIM_SCT_ERR {
	EDIM_SCT_ERR_BOX,
	EDIM_SCT_ERR_PAT,
	EDIM_SCT_ERR_VMAP,
	EDIM_SCT_ERR_ALLOC,
	EDIM_SCT_ERR_RESIZE,
	EDIM_SCT_ERR_FREE,
	EDIM_SCT_ERR_QUE_2USED,
	EDIM_SCT_ERR_QUE_2REQ
};

struct dim_msc_sum_s {
	unsigned int curr_tt_size;
	unsigned int max_size; /* max for one frame */
//	unsigned int sum_max_tt_size;
	unsigned int max_tt_size2;
	unsigned char curr_nub;
	unsigned char max_nub;

	unsigned char mts_pst_ready;
	unsigned char mts_pst_display;
	unsigned char mts_pst_back;
	unsigned char mts_pst_free;
	unsigned char mts_sct_rcc;
	unsigned char mts_sct_ready;
	unsigned char mts_sct_used;

};

struct dim_mscttop_s {
	void *box;
	unsigned int flg_err;
	unsigned int max_nub;
	unsigned int buffer_size;
	unsigned int buffer_size_nub;
	/*test*/
	unsigned int cnt_alloc;
	unsigned long jiff_no_buf; // for wait
	bool	flg_support;
	bool	flg_no_buf;
	bool	flg_act_box;
	bool	flg_trig_dis;
	bool	flg_allocating;
	struct mutex lock_ready; /* for sct ready */
	struct dim_msc_sum_s sum;
};

/*que sct data end*/
/************************************************/
/* que buf for input data mng */
enum QBF_NINS_Q_TYPE {
	QBF_NINS_Q_IDLE,
	QBF_NINS_Q_CHECK,
	QBF_NINS_Q_USED,
	QBF_NINS_Q_RECYCLE,
	/*for vfm clear, not back dec vf */
	/* when reset, move used to usedb */
	QBF_NINS_Q_USEDB,
	QBF_NINS_Q_DCT, /*for pre-dct*/
	QBF_NINS_Q_DCT_DOING, /*for pre-dct*/
	QBF_NINS_Q_NUB,
};

#define DIM_NINS_NUB	(16) /* buf number*/

struct dsub_nins_s {
	void *ori;
	struct vframe_s vfm_cp;
	struct dim_wmode_s	wmode; /*tmp*/
	unsigned int cnt;
};

struct dim_nins_s {
	struct qs_buf_s	header;
	enum EDIM_NIN_TYPE etype; /* this is same for one reg */
	struct dsub_nins_s c;
};

/*que buf for input data mng end*/
/************************************************/
/* que buf for display data mng */
enum QBF_NDIS_Q_TYPE {
	QBF_NDIS_Q_IDLE,
	QBF_NDIS_Q_USED,
	QBF_NDIS_Q_DISPLAY,
//	QBF_NDIS_Q_BACK,
	QBF_NDIS_Q_KEEP,
	QBF_NDIS_Q_NUB,
};

#define DIM_NDIS_NUB	(18) /* buf number*/

struct dsub_ndis_s {
	struct di_buf_s *di_buf;
	struct dim_mm_blk_s *blk;

	struct vframe_s vfm;/* this is for feature */
	struct di_buffer dbuff;	/* @ary_note new interface 1 */
	struct di_buffer *pbuff; /* @ary_note: new interface 2 */
	/* maybe others */
	/* @ary_note: mode1: vfm: used vfm	*/
	/* @ary_note: mode2: di local buffer:	*/
	/* @ary_note:	used dbuff + vfm	*/
	/* @ary_note: mode3: di use out buffer	*/
	/*		used pbuff		*/
	struct hf_info_t hf;//for display
};

struct dim_ndis_s {
	struct qs_buf_s	header;
	enum EDIM_NIN_TYPE etype; /* this is same for one reg */
	struct dsub_ndis_s c;
};

/*que buf for display data mng end*/
/************************************************/
/* que buf mem config */
enum QBF_MEM_Q_TYPE {
	QBF_MEM_Q_GET_PRE,	/*tmp*/
	QBF_MEM_Q_GET_PST,	/*tmp*/
	QBF_MEM_Q_IN_USED,
	QBF_MEM_Q_RECYCLE,
	QBF_MEM_Q_NUB,
};

/************************************************/

/************************************************
 * 2020-06-16 test
 ************************************************/

enum EDIM_TMODE {
	EDIM_TMODE_NONE,
	EDIM_TMODE_1_PW_VFM,
	/* EDIM_TMODE_1_PW_LOCAL ******
	 * pre + post write
	 * all buf alloc by di
	 * use vframe event
	 ******************************/
	EDIM_TMODE_2_PW_OUT,
	/* EDIM_TMODE_2_PRE_OUT ******
	 * pre + post write
	 * post buf alloc by other module
	 * not use vframe path
	 * add 2019-11-26 for zhouzhi
	 ******************************/
	EDIM_TMODE_3_PW_LOCAL,
	/* EDIM_TMODE_2_PRE_OUT ******
	 * pre + post write
	 * post buf alloc by self
	 * not use vframe path
	 * add 2019-12-04 for test
	 ******************************/
};

/************************************************/
struct di_ch_s {
	/*struct di_cfgx_s dbg_cfg;*/
	unsigned char cfgx_en[K_DI_CFGX_NUB];
	unsigned int mp_uix[K_DI_MP_UIX_NUB];/*module para x*/

	struct di_dbg_datax_s dbg_data;
	unsigned char cfg_cp[EDI_CFG_END];/*2020-12-15*/
	//struct dev_vfram_t vfm;
	enum vframe_source_type_e	src_type;
	//move bool	ponly;
	struct dentry *dbg_rootx;	/*dbg_fs*/

	unsigned int ch_id;
	struct di_ores_s rse_ori;
	struct kfifo	fifo[QUE_NUB];
	bool flg_fifo[QUE_NUB];	/*have ini: 1; else 0*/
/*	bool sub_act_flg;*/
	/************************/
	/*old glob*/
	/************************/
	/*bypass_state*/
	bool bypass_state;
	atomic_t	vf_get_idle;/* 1: idle, other: busy */
	/*video_peek_cnt*/
	unsigned int sum[EDI_SUM_NUB + 1];
	unsigned int sum_get;
	unsigned int sum_put;
	unsigned int sum_reg_cnt;
	unsigned int sum_pst_get;
	unsigned int sum_pst_put;
	unsigned int sum_ext_buf_in;
	unsigned int sum_ext_buf_in2;
	unsigned int sum_pre;
	unsigned int sum_pst;
	unsigned int in_cnt;
	unsigned int crc_cnt;
	/*@ary_note:*/
	unsigned int self_trig_mask;
	unsigned int self_trig_need;
	unsigned int dbg_self_trig_need; //dbg only
	unsigned int sum_releas;
	unsigned int disp_frame_count;
	struct dim_sum_s	sumx;
	struct dim_bypass_s	bypass; /*state only*/
	enum EDPST_MODE mode;

//	struct pre_ext_s pree;
	union {
		unsigned int d32;
		struct {
			unsigned int no_buf	: 1,
				scr_err		: 1,
				rev1		: 2,
				ponly_fst_cnt	: 4,
				rev		: 24;
		} b;
	} rsc_bypass; /* 2020-11-03 for sct */
	struct dim_mscttop_s	msct_top;

	/* qb: blk */
	struct buf_que_s blk_qb;
	struct qs_cls_s	blk_q[QBF_BLK_Q_NUB];
	struct dim_mm_blk_s	blk_bf[DIM_BLK_NUB];
	/* blk end */
	/* qb:mem */
	struct buf_que_s mem_qb;
	struct qs_cls_s	mem_q[QBF_MEM_Q_NUB];
	/* qb: post afbct 2020-10-05 */
	struct buf_que_s pat_qb;
	struct qs_cls_s pat_q[QBF_PAT_Q_NUB];
	struct dim_pat_s	pat_bf[DIM_PAT_NUB];

	/* qb: local 2020-10-12 */
	struct buf_que_s iat_qb;
	struct qs_cls_s iat_q[QBF_IAT_Q_NUB];
	struct dim_iat_s	iat_bf[DIM_IAT_NUB];
	unsigned int		is_tvp	:2;
	//0: unknown, 1: non tvp, 2: tvp
	/* qb: sct 2020-11-03 */
	struct buf_que_s sct_qb;
	struct qs_cls_s sct_q[QBF_SCT_Q_NUB];
	struct dim_sct_s	sct_bf[DIM_SCT_NUB];

	/* qb: in 2020-12-02 */
	struct buf_que_s	nin_qb;
	struct qs_cls_s		nin_q[QBF_NINS_Q_NUB];
	struct dim_nins_s	nin_bf[DIM_NINS_NUB];
	/* qb: in 2020-12-02 */
	struct buf_que_s	ndis_qb;
	struct qs_cls_s		ndis_q[QBF_NDIS_Q_NUB];
	struct dim_ndis_s	ndis_bf[DIM_NDIS_NUB];

	struct qs_cls_s		ndis_que_ready;
	struct qs_cls_s		ndis_que_kback;
	struct qs_cls_s		npst_que; /*new interface */
	struct dim_itf_s itf;
	void *dct_pre; /* struct di_pre_dct_s */
	void *dct_pre_alloc; /* struct di_pre_dct_s */
	const struct dim_s4dw_data_s *s4dw;
	/**/
	unsigned char sts_mem_pre_cfg;
	unsigned char sts_mem_2_local;
	unsigned char sts_mem_2_pst;
	unsigned char	sts_unreg_dis2keep;
	unsigned int	sts_unreg_blk_msk;
	unsigned int	sts_unreg_pat_mst;
	bool	ponly;
	bool en_hf_buf;
	bool en_hf; //
	bool cst_no_dw;
	bool en_dw;
	bool en_dw_mem;
	bool ponly_set;/* plink ponly check */
	bool plink_dct;/* plink ponly check */
	unsigned int last_bypass;
	struct kfifo	fifo32[DIM_Q_NUB];
	bool flg_fifo32[DIM_Q_NUB];
	unsigned int err;
	bool en_tb_buf;
	bool en_tb; //
	unsigned char tb_owner;	//
	bool	tb_busy;//
};

struct dim_policy_s {
	unsigned int std;
	unsigned int ch[DI_CHANNEL_NUB];
	unsigned int order_i;
	unsigned int idle; /*no use*/
	unsigned int i_reg;/*add for pre-vpp link */
	bool flg_pvpp_link;
	union {
		unsigned int cfg_d32;
		struct {
			unsigned int bypass_all_p	: 1,
					i_first		: 1,
					rev1		: 30;
		} cfg_b;
	};
};

struct di_meson_data {
	const char *name;
	unsigned int ic_id;
	unsigned int support;
	/*struct ic_ver icver;*/
	/*struct ddemod_reg_off regoff;*/
};

struct dim_wq_s {
	char *name;
	unsigned int ch;
	unsigned int cmd;
	unsigned int cnt;
	struct workqueue_struct *wq_cma;
	struct work_struct wq_work;
};

struct di_mng_s {
	/*workqueue*/
	struct dim_wq_s		wq;

	/*use enum EDI_CMA_ST*/
	atomic_t cma_mem_state[DI_CHANNEL_NUB];
	/*1:alloc cma, 0:release cma set by mng, read by work que*/
	unsigned int cma_wqsts[DI_CHANNEL_NUB];
	unsigned int cma_wqcnt;
	unsigned int cma_flg_run;
	/*task:*/
	struct di_task		tsk;
	struct di_mtask		mtsk;
	struct di_tb_task	tb_task;

	enum EDIM_TMODE		tmode_pre[DI_CHANNEL_MAX];
	/*channel state: use enum eDI_TOP_STATE */
	atomic_t ch_state[DI_CHANNEL_NUB];

	bool in_flg[DI_CHANNEL_NUB];
	unsigned long	   mem_start[DI_CHANNEL_NUB];
	unsigned int	   mem_size[DI_CHANNEL_NUB];

	bool sub_act_flg[DI_CHANNEL_NUB];
	/*struct	mutex	   event_mutex[DI_CHANNEL_NUB];*/
	bool init_flg[DI_CHANNEL_NUB];	/*init_flag*/
	/*bool reg_flg[DI_CHANNEL_NUB];*/	/*reg_flag*/
	unsigned int reg_flg_ch;	/*for x ch reg/unreg flg*/
	unsigned int reg_setting_ch;	/*ary 2020-10-10*/
	bool trig_unreg_l[DI_CHANNEL_NUB];
	bool hw_reg_flg;	/*for di_reg_setting/di_unreg_setting*/
	bool act_flg		;/*active_flag*/

	bool flg_hw_int;	/*only once*/
	struct dim_policy_s	policy;
	struct dim_mm_t_s mmt;
	struct div2_mm_s	mm[DI_CHANNEL_NUB];
	/*new reg/unreg*/
	atomic_t trig_reg[DI_CHANNEL_NUB];
	atomic_t trig_unreg[DI_CHANNEL_NUB];
};

/*************************
 *debug register:
 *************************/
#define K_DI_SIZE_REG_LOG	(8)
#define K_DI_LAB_MOD		(0xf001)
/*also see: dbg_mode_name*/
enum EDI_DBG_MOD {
	EDI_DBG_MOD_REGB,	/* 0 */
	EDI_DBG_MOD_REGE,	/* 1 */
	EDI_DBG_MOD_UNREGB,	/* 2 */
	EDI_DBG_MOD_UNREGE,	/* 3 */
	EDI_DBG_MOD_PRE_SETB,	/* 4 */
	EDI_DBG_MOD_PRE_SETE,	/* 5 */
	EDI_DBG_MOD_PRE_DONEB,	/* 6 */
	EDI_DBG_MOD_PRE_DONEE,	/* 7 */
	EDI_DBG_MOD_POST_SETB,	/* 8 */
	EDI_DBG_MOD_POST_SETE,	/* 9 */
	EDI_DBG_MOD_POST_IRQB,	/* a */
	EDI_DBG_MOD_POST_IRQE,	/* b */
	EDI_DBG_MOD_POST_DB,	/* c */
	EDI_DBG_MOD_POST_DE,	/* d */
	EDI_DBG_MOD_POST_CH_CHG,	/* e */
	EDI_DBG_MOD_POST_TIMEOUT,	/* F */

	EDI_DBG_MOD_RVB,	/*10 */
	EDI_DBG_MOD_RVE,	/*11 */

	EDI_DBG_MOD_POST_RESIZE, /*0x12 */
	EDI_DBG_MOD_END,

};

enum EDI_LOG_TYPE {
	EDI_LOG_TYPE_ALL = 1,
	EDI_LOG_TYPE_REG,
	EDI_LOG_TYPE_MOD,
};

struct di_dbg_reg {
	unsigned int addr;
	unsigned int val;
	unsigned int st_bit:8,
		b_w:8,
		res:16;
};

struct di_dbg_mod {
	unsigned int label;	/*0xf001: mean dbg mode*/
	unsigned int ch:8,
		mod:8,
		res:16;
	unsigned int cnt;/*frame cnt*/
};

union udbg_data {
	struct di_dbg_reg reg;
	struct di_dbg_mod mod;
};

struct di_dbg_reg_log {
	bool en;
	bool en_reg;
	bool en_mod;
	bool en_all;
	bool en_notoverwrite;

	union udbg_data log[K_DI_SIZE_REG_LOG];
	unsigned int pos;
	unsigned int wsize;
	bool overflow;
};

struct di_dbg_data {
	unsigned int vframe_type;	/*use for type info*/
	unsigned int cur_channel;
	struct di_dbg_reg_log reg_log;
};

#define DI_CVS_EN_PRE	DI_BIT0
#define DI_CVS_EN_PST	DI_BIT1
#define DI_CVS_EN_PRE2	DI_BIT2
#define DI_CVS_EN_PST2	DI_BIT3
#define DI_CVS_EN_INP	DI_BIT4
#define DI_CVS_EN_DS	DI_BIT5

#define DIM_NUB_CVS_NUB		25
struct di_cvs_s {
	unsigned int post_idx[2][6];
	unsigned int pre_idx[2][10];
	unsigned int inp_idx[3];
	unsigned int nr_ds_idx;
	unsigned int pre_num;
	unsigned int post_num;
	unsigned int en;/*bit0:pre,bit1,post; bit2,pre_2*/
	unsigned int err_cnt;
	char *name_used[DIM_NUB_CVS_NUB];
};

struct db_save_s {
	bool	support;
	bool	en_db;
	bool	en_pq;
	bool	update;
	int	mode;/*-1 : not set; 0: set from db, 1: set from pq*/
	unsigned int addr;
	unsigned int val_db;
	unsigned int val_pq;
	unsigned int mask;
};

struct dw_s {
	struct mm_size_out_s size_info;
	struct SHRK_S shrk_cfg;
	bool dbg_show_dw;
	bool state_en;
	bool state_cfg_by_dbg;
};

/************************************************
 * pre-vpp link
 ************************************************/
#define DPVPP_BUF_NUB	(2)
#define DIM_LKIN_NUB	(20) /* buf number*/
#define DPVPP_BLK_NUB_MAX	(15)
#define DPVPP_BLK_ID_HD		(0)

enum EPVPP_MEM_T {
	EPVPP_MEM_T_NONE,
	EPVPP_MEM_T_HD_FULL,
	EPVPP_MEM_T_UHD_FULL,
	EPVPP_MEM_T_UHD_AFBCE,/* 4k and afbce */
	EPVPP_MEM_T_UHD_AFBCE_HD,/* 4k and afbce */
	EPVPP_MEM_T_NUB
};

#define K_MEM_T_NUB		EPVPP_MEM_T_NUB

/* buffer config type */
enum EPVPP_BUF_CFG_T {
	EPVPP_BUF_CFG_T_HD_F,
	EPVPP_BUF_CFG_T_HD_F_TVP,
	EPVPP_BUF_CFG_T_UHD_F_AFBCE,
	EPVPP_BUF_CFG_T_UHD_F_AFBCE_TVP,
	EPVPP_BUF_CFG_T_UHD_F_AFBCE_HD,	/*use hd buffer */
	EPVPP_BUF_CFG_T_UHD_F_AFBCE_HD_TVP,
	EPVPP_BUF_CFG_T_HD_NV21,
	EPVPP_BUF_CFG_T_HD_NV21_TVP,
	EPVPP_BUF_CFG_T_UHD_NV21,
	EPVPP_BUF_CFG_T_UHD_NV21_TVP,
	EPVPP_BUF_CFG_T_UHD_F,
	EPVPP_BUF_CFG_T_UHD_F_TVP,
	EPVPP_BUF_CFG_T_NUB
};

#define K_BUF_CFG_T_NUB		EPVPP_BUF_CFG_T_NUB

enum EPVPP_BYPASS_REASON {
	EPVPP_BYPASS_REASON_I = 1,
	EPVPP_BYPASS_REASON_SIZE_L,
	EPVPP_BYPASS_REASON_SIZE_S,
	EPVPP_BYPASS_REASON_TYPE,
	EPVPP_BYPASS_REASON_HIGH_BANDWIDTH,
	EPVPP_BYPASS_REASON_NO_AFBC,
	EPVPP_BYPASS_REASON_EOS,
	EPVPP_BYPASS_REASON_DBG,//dbg cmd
	EPVPP_BYPASS_REASON_BUF_HD,
	EPVPP_BYPASS_REASON_BUF_UHD,
	EPVPP_BYPASS_REASON_GAME_MODE,
	EPVPP_BYPASS_REASON_DV_PATH,
	EPVPP_BYPASS_REASON_120HZ,
	EPVPP_NO_MEM = 0x100
};

enum EPVPP_DISPLAY {
	EPVPP_OK	= 0,
	EPVPP_DIS_BYPASS = 0x01,
	ERR_NOT_DI_VPP = 0x80000001,
};

struct dimn_qs_cls_s;

/* copy from qsp_ops_s*/
struct dimn_qsp_ops_s {
	bool (*reset)(struct dimn_qs_cls_s *q);
	bool (*put)(struct dimn_qs_cls_s *q, void *ubuf);
	void *(*get)(struct dimn_qs_cls_s *q);
	unsigned int (*in)(struct dimn_qs_cls_s *q, void *ubuf, unsigned int cnt);
	unsigned int (*out)(struct dimn_qs_cls_s *q, void *buf, unsigned int cnt);
	bool (*is_empty)(struct dimn_qs_cls_s *q);
	bool (*is_full)(struct dimn_qs_cls_s *q);
	unsigned int (*count)(struct dimn_qs_cls_s *q);
	unsigned int (*avail)(struct dimn_qs_cls_s *q);
	unsigned int (*list)(struct dimn_qs_cls_s *p, ud *rtab);

	void *(*peek)(struct dimn_qs_cls_s *q);
};

struct dimn_qs_cfg_s {
	unsigned char	*name;
	unsigned char	ele_nub;
	unsigned char	ele_size;
	unsigned char	ele_mod;
	unsigned char	flg_lock;
};

/* copy from qs_cls_s*/
struct dimn_qs_cls_s {
	struct dimn_qs_cfg_s cfg;

	enum Q_TYPE	type;
	struct dimn_qsp_ops_s ops;
	spinlock_t     lock_wr;/*spinlock*/
	spinlock_t     lock_rd;/*spinlock*/

	struct kfifo	fifo;

	bool	flg; /* for kfifo */
	unsigned int size;/* fifo size used for check */
	struct qs_err_log_s *plog;
};

enum QBF_LKIN_Q_TYPE {
	QBF_LKIN_Q_IDLE,
	QBF_LKIN_Q_USED,
	QBF_LKIN_Q_DISPLAY,
//	QBF_NDIS_Q_BACK,
	QBF_LKIN_Q_KEEP,
	QBF_LKIN_Q_NUB,
};

//move from di_prepost_link to data_l.h
//ary add 03-15 for pre-post link
struct dim_mifpara_s { //for mif_cfg
	unsigned int cur_inp_type;
	unsigned int prog_proc_type; //ppr->?
	unsigned char cvs_id[3];
	struct di_win_s win;//move to dvframe?
	bool linear; //input/out format //for pre-post link tmp
};

struct dim_cvspara_s {
	unsigned int plane_nub;
	unsigned char *cvs_id;
	struct canvas_config_s	*cvs_cfg;
};

/*copy from EDI_CVSI */
enum EDI_CVSI_PVPP {
	EDI_CVSI_PVPP_A_NR,
	EDI_CVSI_PVPP_A_NR_C,
	EDI_CVSI_PVPP_A_MEM,
	EDI_CVSI_PVPP_A_MEM_C,
	EDI_CVSI_PVPP_A_IN1,
	EDI_CVSI_PVPP_A_IN1_C,
	EDI_CVSI_PVPP_B_NR,
	EDI_CVSI_PVPP_B_NR_C,
	EDI_CVSI_PVPP_B_MEM,
	EDI_CVSI_PVPP_B_MEM_C,
	EDI_CVSI_PVPP_B_IN1,
	EDI_CVSI_PVPP_B_IN1_C,
};

struct dim_type_smp_s { //use this to check signal change or not
	unsigned int vf_type;
	unsigned int x_size;
	unsigned int y_size;
	unsigned int cur_source_type;
	unsigned int other;
};

struct dim_dvpp_set_s {
	union {
		unsigned int d32;
		struct {
			unsigned int en_in_mif	: 1,
				en_in_afbcd	: 1,
				en_in_cvs	: 1,
				en_mem_mif	: 1,
				en_mem_afbcd	: 1,
				en_mem_cvs	: 1,
				en_wr_mif	: 1,
				en_wr_afbce	: 1,
				en_wr_cvs	: 1,
				en_linear_cp	: 1;
		} b;
	};
};

struct dimn_dvfm_s {
	struct qs_buf_s	header;
	enum EDIM_NIN_TYPE etype;
	struct vframe_s *pvf; /* set when reg and not clear */
	struct dimn_itf_s *itf; /* @ary 11-08 add */
	struct {
		void *ori_in;
		struct vframe_s *ori_vf; /* avoid new interface's issue */
		struct vframe_s vf_in_cp;
		unsigned int cnt_in;
		unsigned int cnt_parser;//
		unsigned int cnt_display;
		unsigned int sum_reg_cnt;
		struct dim_dvpp_set_s	set_cfg;
		union afbc_blk_s	afbc_sgn_cfg;
		struct dvfm_s in_dvfm;
		struct dvfm_s in_dvfm_crop;
		struct dvfm_s out_dvfm;
		struct dvfm_s mem_dvfm; //add for afbcd
		struct dvfm_s nr_wr_dvfm; //add for afbcd
		//struct vframe_s out_vfm;
		atomic_t wr_set;	/* vpp have called display */
		atomic_t wr_cvs_set;
		atomic_t wr_done;	/*vpp have called */
		atomic_t flg_get;
		atomic_t flg_vpp;	/* get by vpp	*/
		atomic_t flg_ref;	/* is refer	*/
		atomic_t flg_show;	/* is display	*/
		unsigned int mem_cnt;
		struct dimn_dvfm_s *mem_link;//?
		unsigned int bypass_reason;
		struct dim_cvspara_s cvspara_in;
		struct dim_cvspara_s cvspara_wr;
		struct dim_cvspara_s cvspara_mem;
		bool is_inp_4k;
		bool is_out_4k;
		bool dw_have;
		unsigned char out_fmt;
		unsigned int sts_diff;
		unsigned int src_w;//temp
		unsigned int src_h; //temp
		struct dcntr_mem_s *dct_pre;
	} c;
};

struct pvpp_buf_cfg_s {
	bool support;
	unsigned char	type;
	unsigned char	dbuf_plan_nub;
	unsigned int	dbuf_hsize;
	struct canvas_config_s	dbuf_wr_cfg[DPVPP_BUF_NUB][2];
	/* for afbce table */
	unsigned long	addr_e[DPVPP_BUF_NUB];
	unsigned long	addr_i[DPVPP_BUF_NUB];
	unsigned int afbc_crc[DPVPP_BUF_NUB];
};

#define DIM_PRE_VPP_NUB		(0xf0)

/***************************************************/
struct dim_pvpp_hw_s {
	bool active;
	//bool en_ponly_afbcd;
//no used	atomic_t reg_top; /* @ary 11-08 add */
	atomic_t link_on_byvpp;
	atomic_t link_on_bydi;
	atomic_t link_sts;
	atomic_t link_in_busy;
	atomic_t link_instance_id;
//no used	atomic_t dbg_display_cnt; //use this to cnt display is called
	struct pvpp_dis_para_in_s	dis_last_para;
	struct dimn_dvfm_s		*dis_last_dvf;
	struct pvpp_dis_para_in_s	dis_c_para;
	unsigned int id_c;
	unsigned int id_l;
	unsigned int reg_cnt; /* @ary 11-08 add */
	bool	en_linear;
	bool	has_notify_vpp;
	unsigned char	reg_nub; /* @ary 11-08 add*/
	unsigned char	intr_mode;
	unsigned char	cvs[2][6]; /*0~1:input; 2~3:nr;4~5:mem */
	unsigned char	cvs_last; //only one bit use
	const struct reg_acc *op;
	const struct reg_acc *op_n;//&di_pre_regset
	bool	en_pst_wr_test; //use this for post write test only
	struct completion pw_done;//use this for post write test only

	/* resource */
	struct blk_s *src_blk[DPVPP_BLK_NUB_MAX];
	struct blk_s *src_blk_e; /* afbc table */
	struct blk_s *src_blk_uhd_afbce[DPVPP_BLK_NUB_MAX];
	struct blk_s *src_blk_dct;
	unsigned char m_mode; /* EPVPP_MEM_T */
	unsigned char m_mode_tgt;	/* EPVPP_MEM_T */
	bool	flg_tvp;
	bool	flg_tvp_tgt;
	bool	blk_rd_hd;	/* mem is ready for internal */
	bool	blk_rd_uhd;
	bool	blk_used_hd;
	bool	blk_used_uhd;
	bool	en_dct;
	unsigned char dct_ch;	/* dct register */
	unsigned char dis_ch; /* for plink display */
	unsigned char dct_flg;
	struct dim_rpt_s pq_rpt;
	unsigned int dct_sum_d;
	struct pvpp_buf_cfg_s buf_cfg[K_BUF_CFG_T_NUB];

	unsigned char blkt_n[K_BLK_T_NUB]; /*for mem alloc*/
	int dbg_m_mode;
	bool last_dct_bypass;
	char dct_delay_cnt;
	char cur_dct_delay;
};

/* ds */
struct dim_prevpp_ds_s {
	unsigned int id;
	struct dimn_itf_s *itf;
	/* que */
	struct dimn_dvfm_s	lk_in_bf[DIM_LKIN_NUB];
	//move struct vframe_s		vf_bf[DIM_LKIN_NUB];
	/* que */
	struct dimn_qs_cls_s		lk_que_idle;
	struct dimn_qs_cls_s		lk_que_in;
	struct dimn_qs_cls_s		lk_que_ready;
	struct dimn_qs_cls_s		lk_que_recycle;
	struct dimn_qs_cls_s		lk_que_kback;

	unsigned char sum_que_idle;
	unsigned char sum_que_in;
	unsigned char sum_que_ready;
	unsigned char sum_que_recycle;
	unsigned char sum_que_kback;
	unsigned int dct_sum_in;
	unsigned int dct_sum_o;

	struct div2_mm_s	mm;
	unsigned char		cfg_cp[EDI_CFG_END];
	unsigned char		cma_mode;
	unsigned int cnt_parser; /* source change set to 0 */
	unsigned int cnt_display;
	union c_out_fmt_s o_hd;
	union c_out_fmt_s o_uhd;
	union c_out_fmt_s o_c;
	enum EDPST_MODE	out_mode;	//EDPST_MODE_422_10BIT_PACK
	enum EDPST_MODE	out_mode_hd;	//EDPST_MODE_422_10BIT_PACK
	enum EDPST_MODE	out_mode_uhd;	//EDPST_MODE_422_10BIT_PACK
	unsigned char m_mode_n_hd;	//enum EPVPP_MEM_T
	unsigned char m_mode_n_uhd;	//enum EPVPP_MEM_T
	//unsigned char out_fmt_hd;
	//unsigned char out_fmt_uhd;
	//unsigned char out_fmt;
	//move bool	en_pst_wr_test; //use this for post write test only
	bool	en_4k;	/* en 4k */
	bool	en_out_afbce;
	bool	out_afbce_nv2110;
	bool	en_out_sctmem;
	bool	en_hf_buf;	/* not support hf */
	bool	en_dw;
	bool	en_out_nv12;
	bool	en_dbg_check_ud;
	bool	en_dbg_check_vf;
	unsigned char	en_dbg_off_nr;//bit 7: disable all; bit 0:disable nr
	/* setting cfg */
	struct dim_dvpp_set_s set_cfg_cur;
	struct dvfm_s out_dvfm_demo;
	struct pvpp_dis_para_in_s	dis_para_demo;
	struct pvpp_dis_para_in_s	dis_para_demo2; //from interface;
	struct di_win_s out_win;
	struct dim_type_smp_s in_last;

	struct DI_MIF_S mif_in;
	struct DI_MIF_S mif_wr;
	struct DI_MIF_S mif_mem;
	struct dim_mifpara_s mifpara_in;
	struct dim_mifpara_s mifpara_out;
	struct dim_mifpara_s mifpara_mem;
	const struct reg_acc *op;
	bool is_inp_4k;
	bool is_out_4k;
//move	unsigned char intr_mode;
	union afbc_blk_s	afbc_sgn_cfg;
	union afbc_blk_s	afbc_en_cfg;
	union afbc_blk_s	afbc_en_set;
	union hw_sc2_ctr_pre_s	pre_top_cfg;
	struct di_dbg_datax_s dbg_data;
	unsigned int pre_done_nub;
	unsigned int dbg_last_diff;
	int	field_count_for_cont;
};

struct dimn_vfm_s {
	/*receiver:*/
	struct vframe_receiver_s di_vf_recv;
	/*provider:*/
	struct vframe_provider_s di_vf_prov;

	/**/
};

struct dimn_itf_s;

struct dimn_vfml_ops_s {
	bool (*vf_m_in)(struct dimn_itf_s *itf);
	void (*vf_m_2_ready)(struct dimn_itf_s *itf);
	bool (*vf_m_bypass_first_frame)(struct dimn_itf_s *itf);
	unsigned int (*vf_bypass_check_chg)(struct dimn_itf_s *itf,
					    struct vframe_s *vfm);
	void (*vf_put)(struct vframe_s *vf, struct dimn_itf_s *itf);
	struct vframe_s *(*vf_get)(struct dimn_itf_s *itf);
	struct vframe_s *(*vf_peek)(struct dimn_itf_s *itf);

	bool (*unreg_trig)(struct dimn_itf_s *itf); //before unreg post
	bool (*unreg_api)(struct dimn_itf_s *itf); //common
	bool (*reg_pre_check)(struct dimn_itf_s *itf);//true means ok;
	bool (*reg_api)(struct dimn_itf_s *itf); //common
	bool (*reg_start)(struct dimn_itf_s *itf);
	int (*et_ready)(struct dimn_itf_s *itf);
	int (*et_states)(struct dimn_itf_s *itf,
			struct vframe_states *states);
	int (*et_reset)(struct dimn_itf_s *itf);
};

struct dimn_pvpp_ops_s {
	bool (*reg)(struct dimn_itf_s *itf);
	bool (*unreg)(struct dimn_itf_s *itf);
	bool (*parser)(void *para);
	//int (*display)(struct vframe_s *vfm,
	//		  void *in_para, void *out_para);
};

struct dimn_pvpp_ops_api_s {
	int (*display)(struct vframe_s *vfm,
		       struct pvpp_dis_para_in_s *in_para,
		       void *out_para);
	int (*display_unreg_bypass)(void);
	int (*check_vf)(struct vframe_s *vfm);
	int (*check_di_act)(void);
	int (*vpp_sw)(bool on);
	int (*vpp_get)(struct vframe_s *vfm);
	int (*vpp_put)(struct vframe_s *vfm);
	int (*get_di_in_win)(struct di_ch_s *pch,
		unsigned int src_w,
		unsigned int src_h,
		struct di_win_s *out);
};

struct dimn_ins_ops_s {
};

struct dimn_vfml_ext_s {
	/* data */
};

struct dimn_ins_ext_s {
};

struct dimn_itf_s {
	unsigned int ch;
	unsigned int id; /* @ary 11-08 ref to DI_PLINK_CN_NUB */
	atomic_t reg;
#ifdef DIM_PLINK_ENABLE_CREATE
	struct mutex lock_reg; /* for reg */ /*for internal reg no need */
//	struct mutex lock_dbg;
	atomic_t regging_api; /* in api, set from start to end */
	atomic_t unregging_api;
	atomic_t unregging_back;
	struct completion reg_done; /* reg/unreg share */
#endif
	spinlock_t     lock_first_buf;/* for first buffer get */
	bool		en_first_buf; /* for first buffer get */
	enum EDIM_NIN_TYPE etype; /* set by reg_api */
	unsigned int sum_reg_cnt; /* set in event */

	unsigned int src_need;
	unsigned int tmode; /* ex:EDIM_TMODE_2_PW_OUT */

	/*status:*/
	bool bypass_complete;
	bool flg_freeze;	/* @ary 11-08 add */
	unsigned int bind_ch;
	struct {
		unsigned int src_state; /* ref to src_need */
		unsigned int src_last;
		/* 2021-09-09 */
		unsigned int sum_pre_get;
		unsigned int sum_pre_put;
		unsigned int sum_pst_get;
		unsigned int sum_pst_put;
		unsigned int sum_parser;
		unsigned int sum_4k;

		//unsigned char flg_do; /*get, reg, unreg, reset */
		bool reg_di; /* used for di local */
		//move atomic_t link_sts;
		bool is_tvp;
		bool pause_parser;
		bool pause_pst_get;
		bool pause_pre_get; /* stop input get */
		bool flg_block;
		bool flg_reg_mem;
		unsigned char m_mode_n; /* EPVPP_MEM_T */
		unsigned int bypass_reason;
		//move atomic_t dbg_display_cnt; //use this to cnt display is called
		atomic_t dbg_display_sts;
		unsigned long jiff_display;
		unsigned int last_ds_ratio; /* for pre-link */
		//move to hw bool	has_notify_vpp;
	} c;
	struct di_init_parm nitf_parm;
	struct dim_itf_ops_s opsi;
	struct dim_itf_ops_s opso;
	struct dim_prevpp_ds_s *ds;
	struct vframe_s		vf_bf[DIM_LKIN_NUB];
	struct di_buffer	buf_bf[DIM_LKIN_NUB];

	/* @ary_note: vfm only */
	struct dev_vfram_t	dvfm;		/* for vfm prob fix */
	struct dimn_vfml_ext_s	*ext_vfm;	/* struct dimn_vfml_ext_s */
	struct dimn_ins_ext_s	*ext_ins;

	const struct dimn_vfml_ops_s *ops_vfm;
	struct dimn_ins_ops_s ops_ins;
};

/* */
#define DIM_WKUP_TAG_CRITICAL  DI_BIT31
enum EDIM_WKUP_REASON {
	EDIM_WKUP_REASON_IN_HAVE = 50,
	EDIM_WKUP_REASON_BACK_BUF,
	EDIM_WKUP_REASON_IN_L,
	EDIM_WKUP_REASON_EXT_BUF_HAVE,

};

struct dim_plink_dbg_s {
	bool flg_sw;
	int flg_check_di_act;
	int flg_check_vf;
	int display_sts;
	u32 display_cnt;
};

struct dim_dvs_prevpp_s {
	bool allowed;	/* support vpp link */
	bool insert;
	bool en_polling; /* used for dbg crt */
	struct dimn_itf_s	itf[DI_PLINK_CN_NUB];
	struct dim_pvpp_hw_s	hw;/* @ary 11-08 add */
	const struct dimn_pvpp_ops_s *ops;
	const struct dimn_pvpp_ops_api_s *ops_api;
	struct hrtimer hrtimer_wk;
	atomic_t wk_need; /* only debug ?*/
	atomic_t hr_timer_have;
	ktime_t ktimer_lst_wk;
	atomic_t sum_wk_rq;	/*debug: total cal wk */
	atomic_t sum_wk_real_cnt; /*debug: real wk */
	const struct vframe_operations_s *vf_ops;
	struct dim_plink_dbg_s dbg_d;
};

struct di_data_l_s {
	/*bool cfg_en[K_DI_CFG_NUB];*/	/*cfg_top*/
	union di_cfg_tdata_u cfg_en[K_DI_CFG_NUB];
	unsigned int cfg_sel;
	unsigned int cfg_dbg_mode; /*val or item*/
	int mp_uit[K_DI_MP_UIT_NUB];	/*EDI_MP_UI_T*/
	struct di_ch_s ch_data[DI_CHANNEL_NUB];
	unsigned int		is_secure_pre	:2;
	//0: unknown, 1: non secure, 2: secure
	unsigned int		is_secure_pst	:2;
	//0: unknown, 1: non secure, 2: secure
	int plane[DI_CHANNEL_NUB];	/*use for debugfs*/

	struct di_dbg_data dbg_data;
	struct di_mng_s mng;
	struct di_hpre_s hw_pre;
	struct di_hpst_s hw_pst;
	struct di_hdct_s hw_dct;
	struct dw_s dw_d;
	const struct di_dct_ops_s *dct_op;
	struct db_save_s db_save[DIM_DB_SAVE_NUB];
	const struct dim_hw_opsv_s *hop_l1; /* from sc2 */
	struct afd_s di_afd;
	const struct hw_ops_s *hop_l2;

	const struct afd_ops_s *afds;
	struct di_cvs_s cvs;
	struct dentry *dbg_root_top;	/* dbg_fs*/
	/*pq_ops*/
	const struct pulldown_op_s *ops_pd;	/* pulldown */
	const struct detect3d_op_s *ops_3d;	/* detect_3d */
	const struct nr_op_s *ops_nr;	/* nr */
	const struct nr_opr_s *ops_nr_op;	/* nr for pre-vpp link */
	const struct mtn_op_s *ops_mtn;	/* deinterlace_mtn */
	const struct ext_ops_s	*ops_ext;
	/*di ops for other module */
	/*struct di_ext_ops *di_api; */
	const struct di_meson_data *mdata;
	void *hw_hdr; /*struct di_hdr_s*/
	unsigned char hf_src_cnt;//
	unsigned char hf_owner;	//
	bool	hf_busy;//
	unsigned int ic_sub_ver;
	struct reg_t s4dw_reg[DIM_NRDIS_REG_BACK_NUB];
	void *mng_hf_buf;
	unsigned char tb_src_cnt;//
	//unsigned char tb_owner;	//
	//bool	tb_busy;//
	struct dim_dvs_prevpp_s dvs_prevpp;
	atomic_t	state_cnt_reg;
	atomic_t	cnt_reg_pre_link;/* pre-vpp link cnt */
	bool	pre_vpp_exist;	/* interface */
	bool	pre_vpp_active; /* interface sw multi wr bypass contr */
	bool	pre_vpp_set;	/* interface sw other multi wr */
	bool	fg_bypass_en; /* for t5dvb fg */
	void *dd;
};

/**************************************
 *
 * DEBUG infor
 *
 *************************************/

#define DBG_M_C_ALL		DI_BIT30	/*all debug close*/
#define DBG_M_O_ALL		DI_BIT31	/*all debug open*/

#define DBG_M_DT		DI_BIT0	/*do table work*/
#define DBG_M_REG		DI_BIT1	/*reg/unreg*/
#define DBG_M_POST_REF		DI_BIT2
#define DBG_M_TSK		DI_BIT3
#define DBG_M_INIT		DI_BIT4
#define DBG_M_EVENT		DI_BIT5
#define DBG_M_FIRSTFRAME	DI_BIT6
#define DBG_M_DBG		DI_BIT7

#define DBG_M_POLLING		DI_BIT8
#define DBG_M_ONCE		DI_BIT9
#define DBG_M_KEEP		DI_BIT10	/*keep buf*/
#define DBG_M_MEM		DI_BIT11	/*mem alloc release*/
#define DBG_M_MEM2		DI_BIT12	/* 2nd task mem*/
#define DBG_M_WQ		DI_BIT14	/*work que*/
#define DBG_M_PL		DI_BIT15
#define DBG_M_AFBC		DI_BIT16
#define DBG_M_COPY		DI_BIT17
#define DBG_M_PQ		DI_BIT18
#define DBG_M_SCT		DI_BIT19
#define DBG_M_NQ		DI_BIT20
#define DBG_M_BPASS		DI_BIT21
#define DBG_M_DCT		DI_BIT22
#define DBG_M_PP		DI_BIT23
#define DBG_M_LINK		DI_BIT24
#define DBG_M_TST		DI_BIT25
#define DBG_M_PDCT		DI_BIT26 //pre dct
#define DBG_M_HDR		DI_BIT27
#define DBG_M_IC		DI_BIT28
#define DBG_M_RESET_PRE		DI_BIT29
#define DBG_M_TB		DI_BIT27

extern unsigned int di_dbg;

#define dbg_m(mark, fmt, args ...)		\
	do {					\
		if (di_dbg & DBG_M_C_ALL)	\
			break;			\
		if ((di_dbg & DBG_M_O_ALL) ||	\
		    (di_dbg & (mark))) {		\
			pr_info("dim:" fmt, ##args); \
		}				\
	} while (0)

#define PR_ERR(fmt, args ...)		pr_err("dim:err:" fmt, ##args)
#define PR_WARN(fmt, args ...)		pr_err("dim:warn:" fmt, ##args)
#define PR_INF(fmt, args ...)		pr_info("dim:" fmt, ##args)

#define dbg_dt(fmt, args ...)		dbg_m(DBG_M_DT, fmt, ##args)
#define dbg_reg(fmt, args ...)		dbg_m(DBG_M_REG, fmt, ##args)
#define dbg_post_ref(fmt, args ...)	dbg_m(DBG_M_POST_REF, fmt, ##args)
#define dbg_poll(fmt, args ...)		dbg_m(DBG_M_POLLING, fmt, ##args)
#define dbg_tsk(fmt, args ...)		dbg_m(DBG_M_TSK, fmt, ##args)

#define dbg_init(fmt, args ...)		dbg_m(DBG_M_INIT, fmt, ##args)
#define dbg_ev(fmt, args ...)		dbg_m(DBG_M_EVENT, fmt, ##args)
#define dbg_first_frame(fmt, args ...)	dbg_m(DBG_M_FIRSTFRAME, fmt, ##args)
#define dbg_dbg(fmt, args ...)		dbg_m(DBG_M_DBG, fmt, ##args)
#define dbg_once(fmt, args ...)		dbg_m(DBG_M_ONCE, fmt, ##args)
#define dbg_mem(fmt, args ...)		dbg_m(DBG_M_MEM, fmt, ##args)
#define dbg_keep(fmt, args ...)		dbg_m(DBG_M_KEEP, fmt, ##args)
#define dbg_wq(fmt, args ...)		dbg_m(DBG_M_WQ, fmt, ##args)
#define dbg_pl(fmt, args ...)		dbg_m(DBG_M_PL, fmt, ##args)
#define dbg_mem2(fmt, args ...)		dbg_m(DBG_M_MEM2, fmt, ##args)
#define dbg_afbc(fmt, args ...)		dbg_m(DBG_M_AFBC, fmt, ##args)
#define dbg_copy(fmt, args ...)		dbg_m(DBG_M_COPY, fmt, ##args)
#define dbg_pq(fmt, args ...)		dbg_m(DBG_M_PQ, fmt, ##args)
#define dbg_sct(fmt, args ...)		dbg_m(DBG_M_SCT, fmt, ##args)
#define dbg_nq(fmt, args ...)		dbg_m(DBG_M_NQ, fmt, ##args)
#define dbg_pp(fmt, args ...)		dbg_m(DBG_M_PP, fmt, ##args)
#define dbg_dctp(fmt, args ...)		dbg_m(DBG_M_PDCT, fmt, ##args)
#define dbg_hdr(fmt, args ...)		dbg_m(DBG_M_HDR, fmt, ##args)
#define dbg_link(fmt, args ...)		dbg_m(DBG_M_LINK, fmt, ##args)
#define dbg_tst(fmt, args ...)		dbg_m(DBG_M_TST, fmt, ##args)
#define dbg_tb(fmt, args ...)		dbg_m(DBG_M_TB, fmt, ##args)
#define dbg_bypass(fmt, args ...)	dbg_m(DBG_M_BPASS, fmt, ##args)
#define dbg_ic(fmt, args ...)		dbg_m(DBG_M_IC, fmt, ##args)

char *di_cfgx_get_name(enum EDI_CFGX_IDX idx);
bool di_cfgx_get(unsigned int ch, enum EDI_CFGX_IDX idx);
unsigned char di_cfgx_getc(unsigned int ch, enum EDI_CFGX_IDX idx);
void di_cfgx_set(unsigned int ch,
		 enum EDI_CFGX_IDX idx,
		 bool en,
		 unsigned char pos);

/****************************************
 *bit control
 ****************************************/
void bset(unsigned int *p, unsigned int bitn);
void bclr(unsigned int *p, unsigned int bitn);
bool bget(unsigned int *p, unsigned int bitn);

static inline struct di_data_l_s *get_datal(void)
{
	return (struct di_data_l_s *)get_dim_de_devp()->data_l;
}

static inline struct di_ch_s *get_chdata(unsigned int ch)
{
	return &get_datal()->ch_data[ch];
}

static inline struct di_mng_s *get_bufmng(void)
{
	return &get_datal()->mng;
}

static inline struct di_hpre_s  *get_hw_pre(void)
{
	return &get_datal()->hw_pre;
}

static inline struct di_hpst_s  *get_hw_pst(void)
{
	return &get_datal()->hw_pst;
}

static inline const struct dim_hw_opsv_s  *opl1(void)
{
	return get_datal()->hop_l1;
}

static inline const struct hw_ops_s  *opl2(void)
{
	return get_datal()->hop_l2;
}

static inline struct di_dat_s *get_pst_afbct(struct di_ch_s *pch)
{
	return &pch->rse_ori.dat_p_afbct;
}

static inline struct di_dat_s *get_idat(struct di_ch_s *pch)
{
	return &pch->rse_ori.dat_i;
}

/****************************************
 * flg_hw_int
 *	for hw set once
 ****************************************/
static inline bool di_get_flg_hw_int(void)
{
	return get_datal()->mng.flg_hw_int;
}

static inline void di_set_flg_hw_int(bool on)
{
	get_datal()->mng.flg_hw_int = on;
}

/**********************
 *
 *	reg log:
 *********************/
static inline struct di_dbg_reg_log *get_dbg_reg_log(void)
{
	return &get_datal()->dbg_data.reg_log;
}

static inline struct di_ores_s *get_orsc(unsigned int ch)
{
	return &get_datal()->ch_data[ch].rse_ori;
}

static inline struct vframe_s **get_vframe_in(unsigned int ch)
{
	return &get_orsc(ch)->vframe_in[0];
}

static inline struct vframe_s *get_vframe_in_dup(unsigned int ch)
{
	return &get_orsc(ch)->vframe_in_dup[0];
}

static inline struct vframe_s *get_vframe_local(unsigned int ch)
{
	return &get_orsc(ch)->vframe_local[0];
}

static inline struct vframe_s *get_vframe_post(unsigned int ch)
{
	return &get_orsc(ch)->vframe_post[0];
}

static inline struct di_buf_s *get_buf_local(unsigned int ch)
{
	return &get_orsc(ch)->di_buf_local[0];
}

static inline struct di_buf_s *get_buf_in(unsigned int ch)
{
	return &get_orsc(ch)->di_buf_in[0];
}

static inline struct di_buf_s *get_buf_post(unsigned int ch)
{
	return &get_orsc(ch)->di_buf_post[0];
}

static inline struct queue_s *get_queue(unsigned int ch)
{
	return &get_orsc(ch)->queue[0];
}

static inline struct di_buf_pool_s *get_buf_pool(unsigned int ch)
{
	return &get_orsc(ch)->di_buf_pool[0];
}

static inline struct di_pre_stru_s *get_pre_stru(unsigned int ch)
{
	return &get_orsc(ch)->di_pre_stru;
}

static inline struct di_post_stru_s *get_post_stru(unsigned int ch)
{
	return &get_orsc(ch)->di_post_stru;
}

static inline enum EDI_SUB_ID get_current_channel(void)
{
	return get_datal()->dbg_data.cur_channel;
}

static inline void set_current_channel(unsigned int channel)
{
	get_datal()->dbg_data.cur_channel = channel;
}

static inline bool get_init_flag(unsigned char ch)
{
	return get_bufmng()->init_flg[ch];
}

static inline struct dim_policy_s *get_dpolicy(void)
{
	return &get_bufmng()->policy;
}

static inline void set_init_flag(unsigned char ch, bool on)
{
	get_bufmng()->init_flg[ch] =  on;
}

extern const unsigned int di_ch2mask_table[DI_CHANNEL_MAX];
/******************************************
 *
 *	reg / unreg
 *
 *****************************************/
static inline bool get_reg_flag(unsigned char ch)
{
	unsigned int flg = get_bufmng()->reg_flg_ch;
	bool ret = false;

	if (bget(&flg, ch))
		ret = true;

	/*dim_print("%s:%d\n", __func__, ret);*/
	return ret;
}

static inline unsigned int get_reg_flag_all(void)
{
	return get_bufmng()->reg_flg_ch;
}

static inline void set_reg_flag(unsigned char ch, bool on)
{
	if (on)
		bset(&get_bufmng()->reg_flg_ch, ch);
	else
		bclr(&get_bufmng()->reg_flg_ch, ch);
	/*dim_print("%s:%d\n", __func__, get_bufmng()->reg_flg_ch);*/
}

static inline unsigned int get_reg_setting_all(void)
{
	return get_bufmng()->reg_setting_ch;
}

static inline void set_reg_setting(unsigned char ch, bool on)
{
	if (on)
		bset(&get_bufmng()->reg_setting_ch, ch);
	else
		bclr(&get_bufmng()->reg_setting_ch, ch);
	/*dim_print("%s:%d\n", __func__, get_bufmng()->reg_flg_ch);*/
}

/******************************************
 *
 *	trig unreg:
 *		when unreg: set 1
 *		when reg: set 0
 *****************************************/

static inline bool get_flag_trig_unreg(unsigned char ch)
{
	return get_bufmng()->trig_unreg_l[ch];
}

#ifdef MARK_HIS
static inline unsigned int get_reg_flag_all(void)
{
	return get_bufmng()->reg_flg_ch;
}
#endif

static inline void set_flag_trig_unreg(unsigned char ch, bool on)
{
	get_bufmng()->trig_unreg_l[ch] =  on;
}

static inline bool get_hw_reg_flg(void)
{
	return get_bufmng()->hw_reg_flg;
}

static inline void set_hw_reg_flg(bool on)
{
	get_bufmng()->hw_reg_flg =  on;
}

static inline bool get_or_act_flag(void)
{
	return get_bufmng()->act_flg;
}

static inline void set_or_act_flag(bool on)
{
	get_bufmng()->act_flg =  on;
}

static inline unsigned int get_flag_tvp(unsigned char ch)
{
	return get_datal()->ch_data[ch].is_tvp;
}

static inline struct dd_s *get_dd(void)
{
	struct dd_s *dd;

	if (!get_datal())
		return NULL;
	dd = get_datal()->dd;
	return dd;
}

static inline void set_flag_tvp(unsigned char ch, unsigned int data)
{
	get_datal()->ch_data[ch].is_tvp = data;
}

static inline unsigned int get_flag_secure_pre(void)
{
	return get_datal()->is_secure_pre;
}

static inline void set_flag_secure_pre(unsigned int data)
{
	get_datal()->is_secure_pre = data;
}

static inline unsigned int get_flag_secure_pst(void)
{
	return get_datal()->is_secure_pst;
}

static inline void set_flag_secure_pst(unsigned int data)
{
	get_datal()->is_secure_pst = data;
}

/*sum*/
static inline void di_sum_set_l(unsigned int ch, enum EDI_SUM id,
				unsigned int val)
{
	get_chdata(ch)->sum[id] = val;
}

static inline unsigned int di_sum_inc_l(unsigned int ch, enum EDI_SUM id)
{
	get_chdata(ch)->sum[id]++;
	return get_chdata(ch)->sum[id];
}

static inline unsigned int di_sum_get_l(unsigned int ch, enum EDI_SUM id)
{
	return get_chdata(ch)->sum[id];
}

/*sum get and put*/
static inline unsigned int get_sum_g(unsigned int ch)
{
	return get_datal()->ch_data[ch].sum_get;
}

static inline void sum_g_inc(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_get++;
}

static inline void sum_g_clear(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_get = 0;
}

static inline unsigned int get_sum_p(unsigned int ch)
{
	return get_datal()->ch_data[ch].sum_put;
}

static inline void sum_p_inc(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_put++;
}

static inline void sum_p_clear(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_put = 0;
}

/*********************/
static inline unsigned int get_sum_pst_g(unsigned int ch)
{
	return get_datal()->ch_data[ch].sum_pst_get;
}

void dbg_timer(unsigned int ch, enum EDBG_TIMER item);

static inline void sum_pst_g_inc(unsigned int ch)
{
	if (get_datal()->ch_data[ch].sum_pst_get < 3) {
		dbg_timer(ch, EDBG_TIMER_1_PGET +
			  get_datal()->ch_data[ch].sum_pst_get);
	}
	get_datal()->ch_data[ch].sum_pst_get++;
}

static inline void sum_pst_g_clear(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_pst_get = 0;
}

static inline unsigned int get_sum_pst_p(unsigned int ch)
{
	return get_datal()->ch_data[ch].sum_pst_put;
}

static inline void sum_pst_p_inc(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_pst_put++;
}

static inline void sum_pst_p_clear(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_pst_put = 0;
}

static inline unsigned int get_sum_release(unsigned int ch)
{
	return get_datal()->ch_data[ch].sum_releas;
}

static inline void sum_release_inc(unsigned int ch)
{
	get_datal()->ch_data[ch].sum_releas++;
}

/*********************/

static inline struct dim_sum_s *get_sumx(unsigned int ch)
{
	return &get_datal()->ch_data[ch].sumx;
}

/*bypass_state*/

static inline bool di_bypass_state_get(unsigned int ch)
{
	return get_chdata(ch)->bypass_state;
}

static inline void di_bypass_state_set(unsigned int ch, bool on)
{
	get_chdata(ch)->bypass_state =  on;
}

#ifdef MARK_HIS
static inline struct semaphore *get_sema(void)
{
	return &get_dim_de_devp()->sema;
}
#endif

static inline struct di_task *get_task(void)
{
	return &get_bufmng()->tsk;
}

static inline struct di_mtask *get_mtask(void)
{
	return &get_bufmng()->mtsk;
}

static inline struct di_tb_task *get_tb_task(void)
{
	return &get_bufmng()->tb_task;
}

/******************************************
 *	pq ops
 *****************************************/

static inline const struct pulldown_op_s *get_ops_pd(void)
{
	return get_datal()->ops_pd;
}

static inline const struct detect3d_op_s *get_ops_3d(void)
{
	return get_datal()->ops_3d;
}

static inline const struct nr_op_s *get_ops_nr(void)
{
	return get_datal()->ops_nr;
}

static inline const struct nr_opr_s *nr_op(void)
{
	return get_datal()->ops_nr_op;
}

static inline const struct mtn_op_s *get_ops_mtn(void)
{
	return get_datal()->ops_mtn;
}

static inline const struct ext_ops_s *ops_ext(void)
{
	return get_datal()->ops_ext;
}

#ifdef MARK_HIS
static inline struct di_ext_ops *get_ops_api(void)
{
	return get_datal()->di_api;
}
#endif

/******************************************
 *	module para for di
 *****************************************/

static inline int dimp_get(enum EDI_MP_UI_T idx)
{
	return get_datal()->mp_uit[idx];
}

static inline void dimp_set(enum EDI_MP_UI_T idx, int val)
{
	get_datal()->mp_uit[idx] = val;
}

static inline int dimp_inc(enum EDI_MP_UI_T idx)
{
	get_datal()->mp_uit[idx]++;
	return get_datal()->mp_uit[idx];
}

static inline int dimp_dec(enum EDI_MP_UI_T idx)
{
	get_datal()->mp_uit[idx]--;
	return get_datal()->mp_uit[idx];
}

#define di_mpr(x) dimp_get(edi_mp_##x)

/******************************************
 *	mm
 *****************************************/
static inline struct div2_mm_s *dim_mm_get(unsigned int ch)
{
	return &get_datal()->mng.mm[ch];
}

static inline struct dim_mm_t_s *dim_mmt_get(void)
{
	return &get_datal()->mng.mmt;
}

static inline unsigned long di_get_mem_start(unsigned int ch)
{
	return get_datal()->mng.mm[ch].sts.mem_start;
}

static inline void di_set_mem_info(unsigned int ch,
				   unsigned long mstart,
				   unsigned int size)
{
	get_datal()->mng.mm[ch].sts.mem_start = mstart;
	get_datal()->mng.mm[ch].sts.mem_size = size;
}

static inline unsigned int di_get_mem_size(unsigned int ch)
{
	return get_datal()->mng.mm[ch].sts.mem_size;
}

static inline struct dim_plink_dbg_s *di_g_plink_dbg(void)
{
	return &get_datal()->dvs_prevpp.dbg_d;
}

void di_tout_int(struct di_time_out_s *tout, unsigned int thd);
bool di_tout_contr(enum EDI_TOUT_CONTR cmd, struct di_time_out_s *tout);

#ifdef MARK_SC2
/*cpu_after_eq*/
static inline bool is_ic_after_eq(unsigned int ic_id)
{
	if (get_datal()->mdata->ic_id >= ic_id)
		return true;
	return false;
}

static inline bool is_ic_before(unsigned int ic_id)
{
	if (get_datal()->mdata->ic_id < ic_id)
		return true;
	return false;
}
#endif
static inline bool is_ic_between(unsigned int ic_min, unsigned int ic_max)
{
	unsigned int id = get_datal()->mdata->ic_id;

	if (id >= ic_min && id <= ic_max)
		return true;
	return false;
}

/**************************************
 * error flg: ?
 *	bit 0: 1 mean no buf is error
 *	bit 1: 1 mean no blk_buf is error
 **************************************/
static inline void p_ref_set_buf(struct di_buf_s *buf,
				 bool set,
				 unsigned char flg, unsigned char post)
{
	if (!buf || !buf->blk_buf) {
		if (!buf) {
			PR_WARN("p_ref_set:no buf %d\n", post);
			return;
		}
		if (!buf->blk_buf)
			PR_WARN("p_ref_set:no blk %d\n", post);

		return;
	}
	dbg_mem("p_ref_set:0x%px:%d\n", buf->blk_buf, set);
	atomic_set(&buf->blk_buf->p_ref_mem, set);
}

#define DIM_IS_REV(cc1, cc2)	is_ic_sub_ver((get_datal()->mdata->ic_id), \
					DI_IC_ID_##cc1, \
					(get_datal()->ic_sub_ver), \
					DI_IC_REV_##cc2)
#define DIM_IS_IC(cc)		is_ic_named((get_datal()->mdata->ic_id), \
					DI_IC_ID_##cc)
#define DIM_IS_IC_EF(cc)	is_ic_after_eq((get_datal()->mdata->ic_id), \
					DI_IC_ID_##cc)
#define DIM_IS_IC_BF(cc)	is_ic_before((get_datal()->mdata->ic_id), \
					DI_IC_ID_##cc)
#define DIM_IS_IC_BT(cc1, cc2)	is_ic_between(DI_IC_ID_##cc1, DI_IC_ID_##cc2)

/************************************************
 * ic support information
 ************************************************/
#define IC_SUPPORT_DECONTOUR	DI_BIT0
#define IC_SUPPORT_HDR		DI_BIT1
#define IC_SUPPORT_DW		DI_BIT2 /* double write */
#define IC_SUPPORT_PRE_VPP_LINK	DI_BIT3
#define IC_SUPPORT_TB		DI_BIT4

#define IS_IC_SUPPORT(cc)	(get_datal()->mdata->support & \
				IC_SUPPORT_##cc ? true : false)
#define DIM_IS_ICS(T5W)		(DIM_IS_IC(T3) && \
				cfgg(SUB_V) == 1)

#endif	/*__DI_DATA_L_H__*/
