Running: /usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/l2/ferlicotdelbe/tp/ARCHI/TP1/TP1/firstsch_isim_beh.exe -prj /home/l2/ferlicotdelbe/tp/ARCHI/TP1/TP1/firstsch_beh.prj work.firstsch 
ISim M.81d (signature 0x141a37e9)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/l2/ferlicotdelbe/tp/ARCHI/TP1/TP1/firstsch.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 35156 KB
Fuse CPU Usage: 180 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package vcomponents
Compiling architecture and2_v of entity and2 [and2_default]
Compiling architecture inv_v of entity inv [inv_default]
Compiling architecture nand2_v of entity nand2 [nand2_default]
Compiling architecture nor2_v of entity nor2 [nor2_default]
Compiling architecture or2_v of entity or2 [or2_default]
Compiling architecture xnor2_v of entity xnor2 [xnor2_default]
Compiling architecture xor2_v of entity xor2 [xor2_default]
Compiling architecture behavioral of entity firstsch
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable /home/l2/ferlicotdelbe/tp/ARCHI/TP1/TP1/firstsch_isim_beh.exe
Fuse Memory Usage: 76160 KB
Fuse CPU Usage: 200 ms
GCC CPU Usage: 380 ms
