# system info soc_system on 2015.06.24.10:50:20
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1435110573
#
#
# Files generated for soc_system on 2015.06.24.10:50:20
files:
filepath,kind,attributes,module,is_top
soc_system/simulation/soc_system.v,VERILOG,,soc_system,true
soc_system/simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
soc_system/simulation/submodules/soc_system_sysid_qsys.vo,VERILOG,,soc_system_sysid_qsys,false
soc_system/simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
soc_system/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
soc_system/simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
soc_system/simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0.v,VERILOG,,soc_system_mm_interconnect_0,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2.v,VERILOG,,soc_system_mm_interconnect_2,false
soc_system/simulation/submodules/soc_system_irq_mapper.sv,SYSTEM_VERILOG,,soc_system_irq_mapper,false
soc_system/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
soc_system/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
soc_system/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
soc_system/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_cold_reset_req.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_debug_reset_req.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_warm_reset_req.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces_f2h_stm_hw_events.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/soc_system_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_hps_0_fpga_interfaces,false
soc_system/simulation/submodules/soc_system_hps_0_hps_io.v,VERILOG,,soc_system_hps_0_hps_io,false
soc_system/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
soc_system/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
soc_system/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
soc_system/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
soc_system/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_addr_router,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_id_router,false
soc_system/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
soc_system/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_xbar_demux,false
soc_system/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_cmd_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_xbar_demux,false
soc_system/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_0_rsp_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2_addr_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_addr_router,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2_id_router.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_id_router,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_cmd_xbar_demux,false
soc_system/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_cmd_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_cmd_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_rsp_xbar_demux,false
soc_system/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_rsp_xbar_mux,false
soc_system/simulation/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux.sv,SYSTEM_VERILOG,,soc_system_mm_interconnect_2_rsp_xbar_mux,false
soc_system/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/soc_system_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
soc_system/simulation/submodules/soc_system_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,soc_system_hps_0_hps_io_border,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.hps_0,soc_system_hps_0
soc_system.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system.hps_0.hps_io.border,soc_system_hps_0_hps_io_border
soc_system.sysid_qsys,soc_system_sysid_qsys
soc_system.mm_bridge_0,altera_avalon_mm_bridge
soc_system.h2f_slave_0,altera_avalon_mm_bridge
soc_system.mm_clock_crossing_bridge_0,altera_avalon_mm_clock_crossing_bridge
soc_system.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system.mm_interconnect_0.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.mm_bridge_0_s0_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
soc_system.mm_interconnect_0.sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.mm_bridge_0_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_0.sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_0.addr_router,soc_system_mm_interconnect_0_addr_router
soc_system.mm_interconnect_0.addr_router_001,soc_system_mm_interconnect_0_addr_router
soc_system.mm_interconnect_0.id_router,soc_system_mm_interconnect_0_id_router
soc_system.mm_interconnect_0.id_router_001,soc_system_mm_interconnect_0_id_router
soc_system.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.limiter_001,altera_merlin_traffic_limiter
soc_system.mm_interconnect_0.burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.burst_adapter_001,altera_merlin_burst_adapter
soc_system.mm_interconnect_0.cmd_xbar_demux,soc_system_mm_interconnect_0_cmd_xbar_demux
soc_system.mm_interconnect_0.cmd_xbar_demux_001,soc_system_mm_interconnect_0_cmd_xbar_demux
soc_system.mm_interconnect_0.cmd_xbar_mux,soc_system_mm_interconnect_0_cmd_xbar_mux
soc_system.mm_interconnect_0.cmd_xbar_mux_001,soc_system_mm_interconnect_0_cmd_xbar_mux
soc_system.mm_interconnect_0.rsp_xbar_demux,soc_system_mm_interconnect_0_rsp_xbar_demux
soc_system.mm_interconnect_0.rsp_xbar_demux_001,soc_system_mm_interconnect_0_rsp_xbar_demux
soc_system.mm_interconnect_0.rsp_xbar_mux,soc_system_mm_interconnect_0_rsp_xbar_mux
soc_system.mm_interconnect_0.rsp_xbar_mux_001,soc_system_mm_interconnect_0_rsp_xbar_mux
soc_system.mm_interconnect_2,soc_system_mm_interconnect_2
soc_system.mm_interconnect_2.mm_clock_crossing_bridge_0_s0_translator,altera_merlin_slave_translator
soc_system.mm_interconnect_2.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
soc_system.mm_interconnect_2.mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
soc_system.mm_interconnect_2.mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_2.mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system.mm_interconnect_2.addr_router,soc_system_mm_interconnect_2_addr_router
soc_system.mm_interconnect_2.addr_router_001,soc_system_mm_interconnect_2_addr_router
soc_system.mm_interconnect_2.id_router,soc_system_mm_interconnect_2_id_router
soc_system.mm_interconnect_2.burst_adapter,altera_merlin_burst_adapter
soc_system.mm_interconnect_2.cmd_xbar_demux,soc_system_mm_interconnect_2_cmd_xbar_demux
soc_system.mm_interconnect_2.cmd_xbar_demux_001,soc_system_mm_interconnect_2_cmd_xbar_demux
soc_system.mm_interconnect_2.cmd_xbar_mux,soc_system_mm_interconnect_2_cmd_xbar_mux
soc_system.mm_interconnect_2.rsp_xbar_demux,soc_system_mm_interconnect_2_rsp_xbar_demux
soc_system.mm_interconnect_2.rsp_xbar_mux,soc_system_mm_interconnect_2_rsp_xbar_mux
soc_system.mm_interconnect_2.rsp_xbar_mux_001,soc_system_mm_interconnect_2_rsp_xbar_mux
soc_system.irq_mapper,soc_system_irq_mapper
soc_system.irq_mapper_001,soc_system_irq_mapper
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_001,altera_reset_controller
soc_system.rst_controller_002,altera_reset_controller
soc_system.rst_controller_003,altera_reset_controller
soc_system.rst_controller_004,altera_reset_controller
