regmap	,	V_9
"no parent for syscon devices\n"	,	L_22
ENOMEM	,	V_56
parent	,	V_70
to_rockchip_pd	,	F_18
ack_offset	,	V_16
rockchip_pd_attach_dev	,	F_20
of_match_device	,	F_52
qos_node	,	V_48
"device tree node not found\n"	,	L_20
domain_reg_offset	,	V_68
"no power domains defined\n"	,	L_25
dev	,	V_40
pm_genpd_add_subdomain	,	F_50
generic_pm_domain	,	V_36
clk_put	,	F_27
pmu	,	V_4
of_parse_phandle	,	F_40
"%s: undefined domain id %d\n"	,	L_9
id	,	V_51
active_wakeup	,	V_45
num_qos	,	V_19
pwr_mask	,	V_30
val	,	V_8
clk	,	V_41
"reg"	,	L_6
"%s: failed to get clk at index %d: %d\n"	,	L_12
regmap_read	,	F_2
clk_enable	,	F_14
rockchip_pm_domain_drv_register	,	F_56
rockchip_do_pmu_set_power_domain	,	F_11
MAX_QOS_REGS_NUM	,	V_58
node	,	V_47
driver	,	V_81
core_pwrcnt_offset	,	V_84
pm_clk_create	,	F_22
domain	,	V_37
rockchip_pmu_domain_is_idle	,	F_1
of_node	,	V_43
syscon_node_to_regmap	,	F_41
GFP_KERNEL	,	V_55
"no regmap available\n"	,	L_23
device	,	V_39
of_clk_get	,	F_24
ENODEV	,	V_59
pm_genpd_init	,	F_43
core_power_transition_time	,	V_85
qos_regmap	,	V_20
flags	,	V_64
mutex	,	V_33
mutex_init	,	F_53
device_node	,	V_46
power_off	,	V_60
mutex_unlock	,	F_16
of_property_read_u32	,	F_34
rockchip_pd_power_on	,	F_17
"pm_clk_create failed %d\n"	,	L_2
for_each_child_of_node	,	F_49
"pm_qos"	,	L_15
QOS_BANDWIDTH	,	V_24
QOS_SATURATION	,	V_25
"failed to handle subdomain node %s: %d\n"	,	L_24
sy	,	V_15
i	,	V_18
rockchip_domain_info	,	V_5
j	,	V_50
rockchip_pmu	,	V_3
QOS_EXTCONTROL	,	V_26
regmap_update_bits	,	F_4
EINVAL	,	V_52
"attaching to power domain '%s'\n"	,	L_1
pm_domain	,	V_44
"#clock-cells"	,	L_11
"missing pmu data\n"	,	L_21
power_on	,	V_32
clk_prepare	,	F_38
devm_kcalloc	,	F_39
mutex_lock	,	F_13
__init	,	T_2
num_domains	,	V_53
domain_info	,	V_54
dev_ops	,	V_63
of_node_put	,	F_42
platform_device	,	V_75
"pm_clk_add_clk failed %d\n"	,	L_4
for_each_available_child_of_node	,	F_54
idle_offset	,	V_10
data	,	V_83
QOS_PRIORITY	,	V_21
"adding clock '%pC' to list of PM clocks\n"	,	L_3
dev_dbg	,	F_21
rockchip_pd_power_off	,	F_19
of_genpd_add_provider_onecell	,	F_55
rockchip_pm_remove_one_domain	,	F_45
"failed to handle node %s: %d\n"	,	L_17
GENPD_FLAG_PM_CLK	,	V_65
gpu_power_transition_time	,	V_87
pdev	,	V_76
req_offset	,	V_14
u32	,	T_1
rockchip_configure_pd_cnt	,	F_47
idle_mask	,	V_11
"added clock '%pC' to domain '%s'\n"	,	L_14
gpu_pwrcnt_offset	,	V_86
pd_to_genpd	,	F_31
info	,	V_7
genpd	,	V_38
rockchip_pd_detach_dev	,	F_29
rockchip_pmu_save_qos	,	F_7
rockchip_pm_add_subdomain	,	F_48
detach_dev	,	V_62
rockchip_pm_domain	,	V_1
"%s: invalid domain id %d\n"	,	L_8
err_out	,	V_57
of_match_table	,	V_82
clk_cnt	,	V_49
count	,	V_69
platform_driver_register	,	F_57
domains	,	V_67
rockchip_pmu_domain_is_on	,	F_10
rockchip_pm_domain_cleanup	,	F_46
PTR_ERR	,	F_37
req_mask	,	V_13
dsb	,	F_5
pm_clk_destroy	,	F_28
child_domain	,	V_72
rockchip_pm_domain_driver	,	V_88
rockchip_active_wakeup	,	F_30
name	,	V_42
"detaching from power domain '%s'\n"	,	L_5
"clocks"	,	L_10
idx	,	V_74
ack_mask	,	V_17
parent_domain	,	V_73
clks	,	V_35
devm_kzalloc	,	F_36
rockchip_pd_power	,	F_12
pm_clk_add_clk	,	F_26
np	,	V_71
status_mask	,	V_27
num_clks	,	V_34
of_count_phandle_with_args	,	F_35
rockchip_pm_add_one_domain	,	F_33
dev_err	,	F_23
genpd_data	,	V_66
pd_info	,	V_6
rockchip_pmu_set_idle_request	,	F_3
regmap_write	,	F_9
pwr_offset	,	V_31
"%s: failed to prepare clk %pC (index %d): %d\n"	,	L_13
of_device_id	,	V_77
status_offset	,	V_28
on	,	V_29
QOS_MODE	,	V_23
"failed to power on domain '%s': %d\n"	,	L_16
idle	,	V_12
qos_save_regs	,	V_22
rockchip_pm_domain_probe	,	F_51
match	,	V_78
pmu_info	,	V_80
attach_dev	,	V_61
"%s: failed to retrieve domain id (reg): %d\n"	,	L_7
container_of	,	F_32
clk_unprepare	,	F_44
pd	,	V_2
rockchip_pmu_restore_qos	,	F_8
"%s failed to add subdomain %s: %d\n"	,	L_18
"%s add subdomain: %s\n"	,	L_19
rockchip_pmu_info	,	V_79
clk_disable	,	F_15
cpu_relax	,	F_6
IS_ERR	,	F_25
