# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_detector.ip_user_files/bd/design_1/ipshared/5dee/hdl/signal_detector_v1_0_M00_AXIS.vhd" \
"../../../../test_detector.ip_user_files/bd/design_1/ipshared/5dee/hdl/signal_detector_v1_0.vhd" \
"../../../../test_detector.ip_user_files/bd/design_1/ip/design_1_signal_detector_0_0/sim/design_1_signal_detector_0_0.vhd" \
"../../../../test_detector.ip_user_files/bd/design_1/ipshared/e8fd/hdl/signal_input_v1_0.vhd" \
"../../../../test_detector.ip_user_files/bd/design_1/ip/design_1_signal_input_0_0/sim/design_1_signal_input_0_0.vhd" \
"../../../../test_detector.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../test_detector.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
