<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'etsoc_ddr_controller'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>etsoc_ddr_controller_esr</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr</csr:referenceName>
       <csr:identifier>etsoc_ddr_controller_esr</csr:identifier>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1227</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_ddr_controller_esr</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_reset_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_clock_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_main_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scrub1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scrub2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_u0_mrr_data</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_u1_mrr_data</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_mrr_status</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_status</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_critical_en</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_normal_en</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_err_int_log</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scratch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_trace_ctl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_ctl_status</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_cyc_cntr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_cntr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_cntr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual2</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_reset_ctl</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_reset_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1</csr:addressLow>
         <csr:addressHigh>0x1</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_clock_ctl</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_clock_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2</csr:addressLow>
         <csr:addressHigh>0x2</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_main_ctl</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_main_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3</csr:addressLow>
         <csr:addressHigh>0x3</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_scrub1</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scrub1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_scrub2</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scrub2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5</csr:addressLow>
         <csr:addressHigh>0x5</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_u0_mrr_data</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_u0_mrr_data</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6</csr:addressLow>
         <csr:addressHigh>0x6</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_u1_mrr_data</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_u1_mrr_data</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7</csr:addressLow>
         <csr:addressHigh>0x7</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_mrr_status</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_mrr_status</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_int_status</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_status</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9</csr:addressLow>
         <csr:addressHigh>0x9</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_int_critical_en</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_critical_en</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA</csr:addressLow>
         <csr:addressHigh>0xA</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_int_normal_en</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_normal_en</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB</csr:addressLow>
         <csr:addressHigh>0xB</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_err_int_log</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_err_int_log</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask0</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD</csr:addressLow>
         <csr:addressHigh>0xD</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask1</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE</csr:addressLow>
         <csr:addressHigh>0xE</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_scratch</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scratch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF</csr:addressLow>
         <csr:addressHigh>0xF</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_trace_ctl</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_trace_ctl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_ctl_status</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_ctl_status</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x11</csr:addressLow>
         <csr:addressHigh>0x11</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_cyc_cntr</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_cyc_cntr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x12</csr:addressLow>
         <csr:addressHigh>0x12</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_cntr</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_cntr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x13</csr:addressLow>
         <csr:addressHigh>0x13</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_cntr</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_cntr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x15</csr:addressLow>
         <csr:addressHigh>0x15</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x16</csr:addressLow>
         <csr:addressHigh>0x16</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual2</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x17</csr:addressLow>
         <csr:addressHigh>0x17</csr:addressHigh>
         <csr:instanceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual2</csr:instanceName>
         <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_reset_ctl</csr:referenceName>
       <csr:identifier>ddrc_reset_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>72</csr:linenumber>
       <csr:title>DDR controller reset control</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_reset_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.6."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_subsystem_reset</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>40</csr:linenumber>
         <csr:title>DDR controller subsystem reset.</csr:title>
        <csr:description>
         <csr:p>When this bit is set, the main portion of the Memory Controller 0 is held in reset. This bit is read/write.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_apb_reset</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>48</csr:linenumber>
         <csr:title>DDR controller APB interface reset.</csr:title>
        <csr:description>
         <csr:p>When set to 1 the memory controller APB bus is held in reset. This bit is read/write.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_pub_reset</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>55</csr:linenumber>
         <csr:title>DDR controller PUB reset.</csr:title>
        <csr:description>
         <csr:p>Setting this bit resets the DDR PUB. This bit is read/write.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_power_ok</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>63</csr:linenumber>
         <csr:title>DDR controller power OK.</csr:title>
        <csr:description>
         <csr:p>Setting this bit indicates the DDR controller power is stable. This bit is read/write.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_pll_clk_sel</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>71</csr:linenumber>
         <csr:title>DDR controller PLL clock select.</csr:title>
        <csr:description>
         <csr:p>Setting this bit selectes the PLL clock. This bit is read/write.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_clock_ctl</csr:referenceName>
       <csr:identifier>ddrc_clock_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>230</csr:linenumber>
       <csr:title>DDR controller clock control.</csr:title>
       <csr:offset>0x1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_clock_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.7."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_cactive_ddrc</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>85</csr:linenumber>
         <csr:title>DDR controller 0 cactive</csr:title>
        <csr:description>
         <csr:p>A value of 1 indicates that Memory Controller 0 is active, thus requiring a clock.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_csysack_ddrc</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>93</csr:linenumber>
         <csr:title>DDR controller 0 csysack</csr:title>
        <csr:description>
         <csr:p>A value of 0 indicates that Memory Controller 0 can enter a low power state (i.e., the clock can be turned off).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_csysreq_ddrc</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>102</csr:linenumber>
         <csr:title>DDR controller 0 csysreq</csr:title>
        <csr:description>
         <csr:p>Set to a value of 0 to request that Memory Controller 0 enter a low-power state. Set to a value of 1 during normal operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_cactive_ddrc</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>109</csr:linenumber>
         <csr:title>DDR controller 1 active</csr:title>
        <csr:description>
         <csr:p>DDR controller 1  is active, thus requiring a clock.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_csysack_ddrc</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>117</csr:linenumber>
         <csr:title>DDR controller 1 csysack</csr:title>
        <csr:description>
         <csr:p>A value of 0 indicates that Memory Controller 1 can enter a low power state (i.e., the clock can be turned off).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_csysreq_ddrc</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>125</csr:linenumber>
         <csr:title>DDR controller 1 csysreq</csr:title>
        <csr:description>
         <csr:p>Set to a value of 0 to request that Memory Controller 0 enter a low-power state. Set to a value of 1 for normal operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_cactive_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>133</csr:linenumber>
         <csr:title>DDR controller 0 cactive low</csr:title>
        <csr:description>
         <csr:p>A value of 1 indicates that the Memory Controller 0 low priority AXI interface is active, thus requiring a clock.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_csysack_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>142</csr:linenumber>
         <csr:title>DDR controller 0 csysack low</csr:title>
        <csr:description>
         <csr:p>A value of 0 indicates that the Memory Controller 0 low priority AXI interface can enter a low power state (i.e., the clock can be turned off).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_csysreq_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>151</csr:linenumber>
         <csr:title>DDR controller 0 csysreq low</csr:title>
        <csr:description>
         <csr:p>Set to a value of 0 to request that the Memory Controller 0 low priority AXI interface enter a low-power state. Set to a value of 1 for normal operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_cactive_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>159</csr:linenumber>
         <csr:title>DDR controller 1 cactive low</csr:title>
        <csr:description>
         <csr:p>A value of 1 indicates that the Memory Controller 1 low priority AXI interface is active, thus requiring a clock.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_csysack_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>168</csr:linenumber>
         <csr:title>DDR controller 1 csysack low</csr:title>
        <csr:description>
         <csr:p>A value of 0 indicates that the Memory Controller 1 low priority AXI interface can enter a low power state (i.e., the clock can be turned off).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_csysreq_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>177</csr:linenumber>
         <csr:title>DDR controller 1 csysreq low</csr:title>
        <csr:description>
         <csr:p>Set to a value of 0 to request that the Memory Controller 1 low priority AXI interface enter a low-power state. Set to a value of 1 for normal operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_cactive_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>185</csr:linenumber>
         <csr:title>DDR controller 0 cactive high</csr:title>
        <csr:description>
         <csr:p>A value of 1 indicates that the Memory Controller 0 high priority AXI interface is active, thus requiring a clock.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_csysack_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>194</csr:linenumber>
         <csr:title>DDR controller 0 csysack high</csr:title>
        <csr:description>
         <csr:p>A value of 0 indicates that the Memory Controller 0 high priority AXI interface can enter a low power state (i.e., the clock can be turned off).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_csysreq_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>203</csr:linenumber>
         <csr:title>DDR controller 0 csysreq high</csr:title>
        <csr:description>
         <csr:p>Set to a value of 0 to request that the Memory Controller 0 high priority AXI interface enter a low-power state. Set to a value of 1 for normal operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_cactive_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>211</csr:linenumber>
         <csr:title>DDR controller 1 cactive high</csr:title>
        <csr:description>
         <csr:p>A value of 1 indicates that the Memory Controller 1 high priority AXI interface is active, thus requiring a clock.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_csysack_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>220</csr:linenumber>
         <csr:title>DDR controller 1 csysack high</csr:title>
        <csr:description>
         <csr:p>A value of 0 indicates that the Memory Controller 1 high priority AXI interface can enter a low power state (i.e., the clock can be turned off).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_csysreq_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>229</csr:linenumber>
         <csr:title>DDR controller 1 csysreq high</csr:title>
        <csr:description>
         <csr:p>Set to a value of 0 to request that the Memory Controller 1 high priority AXI interface enter a low-power state. Set to a value of 1 for normal operation.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_main_ctl</csr:referenceName>
       <csr:identifier>ddrc_main_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>272</csr:linenumber>
       <csr:title>DDR controller main control</csr:title>
       <csr:offset>0x2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_main_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.8."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_write_auto_precharge_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>244</csr:linenumber>
         <csr:title>Write auto-precharge low</csr:title>
        <csr:description>
         <csr:p>When set to 1, write commands issued to the low priority Memory Controller will close the row automatically after the access.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_write_auto_precharge_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>253</csr:linenumber>
         <csr:title>Write auto-precharge high</csr:title>
        <csr:description>
         <csr:p>When set to 1, write commands issued to the high priority Memory Controller will close the row automatically after the access.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_read_auto_precharge_lo</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>262</csr:linenumber>
         <csr:title>Read auto-precharge low</csr:title>
        <csr:description>
         <csr:p>When set to 1, read commands issued to the low priority Memory Controller will close the row automatically after the access.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_read_auto_precharge_hi</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>271</csr:linenumber>
         <csr:title>Read auto-precharge high</csr:title>
        <csr:description>
         <csr:p>When set to 1, read commands issued to the high priority Memory Controller will close the row automatically after the access.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scrub1</csr:referenceName>
       <csr:identifier>ddrc_scrub1</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>290</csr:linenumber>
       <csr:title>DDR controller scrub address start mask</csr:title>
       <csr:offset>0x3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_scrub1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.9."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_scrub_addr_start_mask</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>289</csr:linenumber>
         <csr:title>DDR controller scrub address start mask</csr:title>
        <csr:description>
         <csr:p>Scrubber address start mask. Sets the starting address the ECC scrubber generates. esr_ddrc_scrub_addr_start_mask must be set in a protected region always. The minimum value for esr_ddrc_scrub_addr_start_mask can be 0, provided this address is in the protected region based on the ECCCFG0.ecc_region_map.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scrub2</csr:referenceName>
       <csr:identifier>ddrc_scrub2</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>309</csr:linenumber>
       <csr:title>DDR controller scrub address range mask</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_scrub2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.10."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_scrub_addr_range_mask</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>308</csr:linenumber>
         <csr:title>DDR controller scrub address range mask</csr:title>
        <csr:description>
         <csr:p>Scrubber address range mask. If set, limits the address range that the ECC scrubber can generate. esr_ddrc_scrub_addr_range_mask must be set in protected region always. The maximum value for esr_ddrc_scrub_addr_range_mask can be (ECC region start address - 1), provided this address is in protected region based on ECCCFG0.ecc_region_map.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_u0_mrr_data</csr:referenceName>
       <csr:identifier>ddrc_u0_mrr_data</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>331</csr:linenumber>
       <csr:title>DDR controller 0 mode register read data</csr:title>
       <csr:offset>0x5</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_u0_mrr_data</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.11."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_mrr_data</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>330</csr:linenumber>
         <csr:title>DDR controller 0 mode register read data</csr:title>
        <csr:description>
         <csr:p>Data returned from LPDDR4x RAM connected to the Memory Controller 0 after a Mode Register Read (MRR) command. This data is only valid if esr_ddrc_u0_mrr_data_valid is 1. Normally, valid data is in bits 7:0. However, sometimes the LPDDR4 data bits 7:0 are swapped with data bits 15:8 on the circuit board. In this case, the valid MRR data is in bits 15:8 of this register.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_u1_mrr_data</csr:referenceName>
       <csr:identifier>ddrc_u1_mrr_data</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>353</csr:linenumber>
       <csr:title>DDR controller U1 mode register read data</csr:title>
       <csr:offset>0x6</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_u1_mrr_data</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.12."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_mrr_data</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>352</csr:linenumber>
         <csr:title>DDR controller 1 mode register read data</csr:title>
        <csr:description>
         <csr:p>Data returned from LPDDR4x RAM connected to the Memory Controller 1 after a Mode Register Read (MRR) command. This data is only valid if esr_ddrc_u1_mrr_data_valid is 1. Normally, valid data is in bits 7:0. However, sometimes the LPDDR4 data bits 7:0 are swapped with data bits 15:8 on the circuit board. In this case, the valid MRR data is in bits 15:8 of this register.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_mrr_status</csr:referenceName>
       <csr:identifier>ddrc_mrr_status</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>379</csr:linenumber>
       <csr:title>DDR controller mode register read status</csr:title>
       <csr:offset>0x7</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_mrr_status</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.13."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u0_mrr_data_valid</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>368</csr:linenumber>
         <csr:title>Memory controller 0 mode register read data valid.</csr:title>
        <csr:description>
         <csr:p>This bit will be set to when the data in esr_esr_u0_mrr_data is valid, which occurs after an MRR read is initiated to the Memory Controller 0. This bit should be cleared by software by setting it to 0 prior to initiating an MRR read.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>esr_ddrc_u1_mrr_data_valid</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>378</csr:linenumber>
         <csr:title>Memory controller 1 mode register read data valid</csr:title>
        <csr:description>
         <csr:p>This bit will be set to when the data in esr_esr_u1_mrr_data is valid, which occurs after an MRR read is initiated to the Memory Controller 1. This bit should be cleared by software by setting it to 0 prior to initiating an MRR read.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_status</csr:referenceName>
       <csr:identifier>ddrc_int_status</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>552</csr:linenumber>
       <csr:title>DDR controller interrupt status</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_int_status</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.14."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mc0_ecc_uncorrected_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>395</csr:linenumber>
         <csr:title>Memory controller 0 uncorrectable ECC error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that memory controller 0 has detected an uncorrectable ECC error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_ecc_uncorrected_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>405</csr:linenumber>
         <csr:title>Memory controller 1 uncorrectable ECC error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that memory controller 1 has detected an uncorrectable ECC error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_dfi_alert_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>416</csr:linenumber>
         <csr:title>Memory controller 0 DFI interface error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that a parity error has been detected on the DFI interface on Memory Controller 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_dfi_alert_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>427</csr:linenumber>
         <csr:title>Memory controller 1 DFI interface error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that a parity error has been detected on the DFI interface on Memory Controller 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi0_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>438</csr:linenumber>
         <csr:title>Memory controller 0 DFI PHY error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that the DDR PHY has signaled a DFI error to Memory Controller 0. The error code is captured in DDRC_ERR_LOG.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>449</csr:linenumber>
         <csr:title>Memory controller 1 DFI PHY error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that the DDR PHY has signaled a DFI error to Memory Controller 1. The error code is captured in DDRC_ERR_LOG.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ddrphy_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>459</csr:linenumber>
         <csr:title>Memory controller 1 PHY error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that the DDR PHY has detected an error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_ecc_corrected_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>469</csr:linenumber>
         <csr:title>Memory controller 0 correctable ECC error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that memory controller 0 has detected a correctable ECC error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_ecc_corrected_err_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>479</csr:linenumber>
         <csr:title>Memory controller 1 correctable ECC error</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that memory controller 1 has detected a correctable ECC error.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_sbr_done_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>489</csr:linenumber>
         <csr:title>Memory controller 0 scrub cycle done</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that memory controller 0 scrub cycle has completed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_sbr_done_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>499</csr:linenumber>
         <csr:title>Memory controller 1 scrub cycle done</csr:title>
        <csr:description>
         <csr:p>When set by hardware, this read-only bit indicates that memory controller 1 scrub cycle has completed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_derate_temp_limit_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>510</csr:linenumber>
         <csr:title>Memory controller 0 temperature limit</csr:title>
        <csr:description>
         <csr:p>Derate temperature limit interrupt indicating that temperature operating limit has been exceeded on the LPDDR4x connected to Memory Controller 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_derate_temp_limit_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>521</csr:linenumber>
         <csr:title>Memory controller 1 temperature limit</csr:title>
        <csr:description>
         <csr:p>Derate temperature limit interrupt indicating that temperature operating limit has been exceeded on the LPDDR4x connected to Memory Controller 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_count0_overflow_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>531</csr:linenumber>
         <csr:title>Memory controller performance counter 0 overflow</csr:title>
        <csr:description>
         <csr:p>Derate temperature limit interrupt indicating that performance counter 0 has overflowed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_count1_overflow_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>541</csr:linenumber>
         <csr:title>Memory controller performance counter 1 overflow</csr:title>
        <csr:description>
         <csr:p>Derate temperature limit interrupt indicating that performance counter 1 has overflowed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_count_overflow_intr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>551</csr:linenumber>
         <csr:title>Memory controller cycle counter overflow</csr:title>
        <csr:description>
         <csr:p>Derate temperature limit interrupt indicating that the cycle counter has overflowed.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_critical_en</csr:referenceName>
       <csr:identifier>ddrc_int_critical_en</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>694</csr:linenumber>
       <csr:title>DDR controller interrupt critical enable.</csr:title>
       <csr:offset>0x9</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_int_critical_en</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.15."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When a given bit of this register is set, the corresponding interrupt defined in the ddrc_int_status register defined above is routed as a critical error.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mc0_ecc_uncorrected_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>569</csr:linenumber>
         <csr:title>Memory controller 0 uncorrectable ECC critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_ecc_uncorrected_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_ecc_uncorrected_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>577</csr:linenumber>
         <csr:title>Memory controller 1 uncorrectable ECC critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_ecc_uncorrected_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_dfi_alert_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>585</csr:linenumber>
         <csr:title>Memory controller 0 DFI interface critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_dfi_alert_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_dfi_alert_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>595</csr:linenumber>
         <csr:title>Memory controller 1 DFI interface critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_dfi_alert_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi0_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>603</csr:linenumber>
         <csr:title>Memory controller 0 DFI critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route dfi0_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>611</csr:linenumber>
         <csr:title>Memory controller 1 DFI critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route dfi1_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ddrphy_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>619</csr:linenumber>
         <csr:title>Memory controller 1 PHY critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route ddrphy_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_ecc_corrected_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>627</csr:linenumber>
         <csr:title>Memory controller 0 correctable ECC critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_ecc_corrected_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_ecc_corrected_err_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>635</csr:linenumber>
         <csr:title>Memory controller 1 correctable ECC critical error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_ecc_corrected_err_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_sbr_done_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>643</csr:linenumber>
         <csr:title>Memory controller 0 scrub cycle done critical interrupt </csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_sbr_done_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_sbr_done_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>651</csr:linenumber>
         <csr:title>Memory controller 1 scrub cycle done critical interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_sbr_done_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_derate_temp_limit_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>659</csr:linenumber>
         <csr:title>Memory controller 0 temperature limit critical interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_derate_temp_limit_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_derate_temp_limit_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>667</csr:linenumber>
         <csr:title>Memory controller 1 temperature limit critical interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_derate_temp_limit_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_count0_overflow_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>676</csr:linenumber>
         <csr:title>Memory controller performance counter 0 overflow critical interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route perf_count0_overflow_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_count1_overflow_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>685</csr:linenumber>
         <csr:title>Memory controller performance counter 1 overflow critical interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route perf_count1_overflow_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_count_overflow_crit_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>693</csr:linenumber>
         <csr:title>Memory controller cycle counter overflow critical interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route cyc_count_overflow_intr as a critical interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_int_normal_en</csr:referenceName>
       <csr:identifier>ddrc_int_normal_en</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>830</csr:linenumber>
       <csr:title>DDR controller interrupt normal enable</csr:title>
       <csr:offset>0xA</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_int_normal_en</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.16."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mc0_ecc_uncorrected_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>707</csr:linenumber>
         <csr:title>Memory controller 0 uncorrectable ECC normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_ecc_uncorrected_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_ecc_uncorrected_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>715</csr:linenumber>
         <csr:title>Memory controller 1 uncorrectable ECC normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_ecc_uncorrected_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_dfi_alert_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>723</csr:linenumber>
         <csr:title>Memory controller 0 DFI interface normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_dfi_alert_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_dfi_alert_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>731</csr:linenumber>
         <csr:title>Memory controller 1 DFI interface normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_dfi_alert_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi0_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>739</csr:linenumber>
         <csr:title>DFI interface 0 normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route dfi0_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>747</csr:linenumber>
         <csr:title>DFI interface 1 normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route dfi1_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ddrphy_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>755</csr:linenumber>
         <csr:title>Memory controller 1 PHY normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route ddrphy_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_ecc_corrected_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>763</csr:linenumber>
         <csr:title>Memory controller 0 correctable ECC normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_ecc_corrected_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_ecc_corrected_err_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>771</csr:linenumber>
         <csr:title>Memory controller 1 correctable ECC normal error</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_ecc_corrected_err_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_sbr_done_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>779</csr:linenumber>
         <csr:title>Memory controller 0 scrub cycle done normal interrupt </csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_sbr_done_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_sbr_done_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>787</csr:linenumber>
         <csr:title>Memory controller 1 scrub cycle done normal interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_sbr_done_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc0_derate_temp_limit_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>795</csr:linenumber>
         <csr:title>Memory controller 0 temperature limit normal interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc0_derate_temp_limit_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mc1_derate_temp_limit_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>803</csr:linenumber>
         <csr:title>Memory controller 1 temperature limit normal interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route mc1_derate_temp_limit_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_count0_overflow_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>812</csr:linenumber>
         <csr:title>Memory controller performance counter 0 overflow normal interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route perf_count0_overflow_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_count1_overflow_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>821</csr:linenumber>
         <csr:title>Memory controller performance counter 1 overflow normal interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route perf_count1_overflow_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_count_overflow_norm_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>829</csr:linenumber>
         <csr:title>Memory controller cycle counter overflow normal interrupt</csr:title>
        <csr:description>
         <csr:p>When this bit is set, route cyc_count_overflow_intr as a normal interrupt.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_err_int_log</csr:referenceName>
       <csr:identifier>ddrc_err_int_log</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>906</csr:linenumber>
       <csr:title>DDR controller error int log</csr:title>
       <csr:offset>0xB</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_err_int_log</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.17."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>dfi0_err</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>843</csr:linenumber>
         <csr:title>DFI interface 0 error captured</csr:title>
        <csr:description>
         <csr:p>When this read-only bit is set, a dfi_error on interface 0 has been captured.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi0_err_clr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>852</csr:linenumber>
         <csr:title>DFI interface 0 error clear</csr:title>
        <csr:description>
         <csr:p>Setting this bit clears the dfi0_error. This bit is auto-clearing. This bit takes precedence over dfi0_error_set in bit 2.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi0_err_set</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>861</csr:linenumber>
         <csr:title>DFI interface 0 error set</csr:title>
        <csr:description>
         <csr:p>Setting this bit generates a dfi0_error (useful for testing). This bit is auto-clearing. This bit is superceded by the state of bit 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi0_err_info</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>870</csr:linenumber>
         <csr:title>DFI interface 0 error info</csr:title>
        <csr:description>
         <csr:p>This 4-bit field is populated by hardware when the dfi0_error bit 0 is asserted. For debug purposes, this field can also be written by software when the dfi0_err_set in bit 2 is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>878</csr:linenumber>
         <csr:title>DFI interface 1 error captured</csr:title>
        <csr:description>
         <csr:p>When this read-only bit is set, a dfi_error on interface 1 has been captured.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err_clr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>887</csr:linenumber>
         <csr:title>DFI interface 1 error clear</csr:title>
        <csr:description>
         <csr:p>Setting this bit clears the dfi1_error. This bit is auto-clearing. This bit takes precedence over dfi1_error_set in bit 10.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err_set</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>896</csr:linenumber>
         <csr:title>DFI interface 1 error set</csr:title>
        <csr:description>
         <csr:p>Setting this bit generates a dfi1_error (useful for testing). This bit is auto-clearing. This bit is superceded by the state of bit 9.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dfi1_err_info</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>905</csr:linenumber>
         <csr:title>DFI interface 1 error info</csr:title>
        <csr:description>
         <csr:p>This 4-bit field is populated by hardware when the dfi1_err bit 8 is asserted. For debug purposes, this field can also be written by software when the dfi1_err_set bit 10 is set.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask0</csr:referenceName>
       <csr:identifier>ddrc_debug_sigs_mask0</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>921</csr:linenumber>
       <csr:title>DDR controller debug sigs mask 0</csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_debug_sigs_mask0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.18."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ddrc_debug_sigs_mask0</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>920</csr:linenumber>
         <csr:title>DDR controller debug sigs mask 0</csr:title>
        <csr:description>
         <csr:p>Mask for signals going into the memshire status monitor to be traced. This register represents the lower 64 bits (63:0) of the mask.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_debug_sigs_mask1</csr:referenceName>
       <csr:identifier>ddrc_debug_sigs_mask1</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>934</csr:linenumber>
       <csr:title>DDR controller debug sigs mask 1</csr:title>
       <csr:offset>0xD</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_debug_sigs_mask1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.20."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ddrc_debug_sigs_mask1</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>933</csr:linenumber>
         <csr:title>Mask for signals going into the memshire status monitor to be traced. This register represents the upper 64 bits (127:64) of the mask.</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_scratch</csr:referenceName>
       <csr:identifier>ddrc_scratch</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>945</csr:linenumber>
       <csr:title>DDR controller scratch register</csr:title>
       <csr:offset>0xE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_scratch</csr:typeName>
       <csr:attributes>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ddrc_scratch</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>944</csr:linenumber>
         <csr:title>This register used to store bits 191:128 of the mask, but is now available for use.</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_trace_ctl</csr:referenceName>
       <csr:identifier>ddrc_trace_ctl</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>967</csr:linenumber>
       <csr:title>DDR controller trace control</csr:title>
       <csr:offset>0xF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_trace_ctl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.21."</csr:attribute>
        <csr:attribute>PP="2"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>trace_en</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>958</csr:linenumber>
         <csr:title>Trace enable</csr:title>
        <csr:description>
         <csr:p>Setting this bit enables the memshire trace signal pipeline registers. This bit is R/W.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>perf_op_sigs_mask</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>966</csr:linenumber>
         <csr:title>Memory signal mask</csr:title>
        <csr:description>
         <csr:p>This field is the mask for the memory controller signals. This bit is R/W.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="2"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_ctl_status</csr:referenceName>
       <csr:identifier>ddrc_perfmon_ctl_status</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1149</csr:linenumber>
       <csr:title>DDR controller performance monitor control and status register</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_ctl_status</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.22."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>cyc_s</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>979</csr:linenumber>
         <csr:title>Cycle counter start</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to start the cycle counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_r</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>986</csr:linenumber>
         <csr:title>Cycle counter reset</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to reset the cycle counter.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_ocycl</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>994</csr:linenumber>
         <csr:title>Cycle counter overflow</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to stop the cycle counter on an overflow.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_i</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1001</csr:linenumber>
         <csr:title>Cycle counter interrupt</csr:title>
        <csr:description>
         <csr:p>This read/write bit is the cycle counter interrupt enable.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_s</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1008</csr:linenumber>
         <csr:title>Performance counter 0 start</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to start performance counter 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_r</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1015</csr:linenumber>
         <csr:title>Performance counter 0 reset</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to reset performance counter 0.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_ocycl</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1023</csr:linenumber>
         <csr:title>Performance counter 0 overflow</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to stop performance counter 0 on an overflow.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_i</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1031</csr:linenumber>
         <csr:title>Performance counter 0 interrupt</csr:title>
        <csr:description>
         <csr:p>This read/write bit is the performance counter 0 interrupt enable.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_e</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1039</csr:linenumber>
         <csr:title>Performance counter 0 event/resource</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to count resources (0) or events (1).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_mode</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1047</csr:linenumber>
         <csr:title>Performance counter 0 mode</csr:title>
        <csr:description>
         <csr:p>This read/write field indicates the performance counter 0 mode.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>16</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_s</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1054</csr:linenumber>
         <csr:title>Performance counter 1 start</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to start performance counter 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_r</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1061</csr:linenumber>
         <csr:title>Performance counter 1 reset</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to reset performance counter 1.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_ocycl</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1069</csr:linenumber>
         <csr:title>Performance counter 1 overflow</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to stop performance counter 1 on an overflow.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_i</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1077</csr:linenumber>
         <csr:title>Performance counter 1 interrupt</csr:title>
        <csr:description>
         <csr:p>This read/write bit is the performance counter 1 interrupt enable.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_e</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1085</csr:linenumber>
         <csr:title>Performance counter 1 event/resource</csr:title>
        <csr:description>
         <csr:p>This read/write bit is used to count resources (0) or events (1).</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_mode</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1093</csr:linenumber>
         <csr:title>Performance counter 1 mode</csr:title>
        <csr:description>
         <csr:p>This read/write field indicates the performance counter 1 mode.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>29</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ao</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1101</csr:linenumber>
         <csr:title>Stop on any overflow</csr:title>
        <csr:description>
         <csr:p>This read/write bit causes the counters to stop on any overflow.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_sa</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1108</csr:linenumber>
         <csr:title>Cycle counter status active</csr:title>
        <csr:description>
         <csr:p>This read-only bit indicates the cycle counter active status.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>32</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>cyc_so</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1116</csr:linenumber>
         <csr:title>Cycle counter status overflow</csr:title>
        <csr:description>
         <csr:p>This read-only bit indicates the cycle counter overflow status.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>33</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_sa</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1124</csr:linenumber>
         <csr:title>Performance counter 0 status active</csr:title>
        <csr:description>
         <csr:p>This read-only bit indicates the performance 0 counter active status.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>34</csr:msb>
         <csr:lsb>34</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p0_so</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1132</csr:linenumber>
         <csr:title>Performance counter 0 status overflow</csr:title>
        <csr:description>
         <csr:p>This read-only bit indicates the performance 0 counter overflow status.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>35</csr:msb>
         <csr:lsb>35</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_sa</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1140</csr:linenumber>
         <csr:title>Performance counter 1 status active</csr:title>
        <csr:description>
         <csr:p>This read-only bit indicates the performance 1 counter active status.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>36</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>p1_so</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1148</csr:linenumber>
         <csr:title>Performance counter 1 status overflow</csr:title>
        <csr:description>
         <csr:p>This read-only bit indicates the performance 1 counter overflow status.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>37</csr:msb>
         <csr:lsb>37</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>38</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_cyc_cntr</csr:referenceName>
       <csr:identifier>ddrc_perfmon_cyc_cntr</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1160</csr:linenumber>
       <csr:title>DDR controller performance monitor cycle counter</csr:title>
       <csr:offset>0x11</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_cyc_cntr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.23."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>cyc_cntr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1159</csr:linenumber>
         <csr:title>Cycle counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_cntr</csr:referenceName>
       <csr:identifier>ddrc_perfmon_p0_cntr</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1171</csr:linenumber>
       <csr:title>DDR controller performance monitor p0 counter</csr:title>
       <csr:offset>0x12</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_p0_cntr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.24."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p0_cntr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1170</csr:linenumber>
         <csr:title>p0 counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_cntr</csr:referenceName>
       <csr:identifier>ddrc_perfmon_p1_cntr</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1182</csr:linenumber>
       <csr:title>DDR controller performance monitor p1 counter</csr:title>
       <csr:offset>0x13</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_p1_cntr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.25."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p1_cntr</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1181</csr:linenumber>
         <csr:title>p1 counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual</csr:referenceName>
       <csr:identifier>ddrc_perfmon_p0_qual</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1193</csr:linenumber>
       <csr:title>DDR controller performance monitor p0 qualifier</csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_p0_qual</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.26."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p0_qual</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1192</csr:linenumber>
         <csr:title>DDR controller performance monitor p0 qualifier</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual</csr:referenceName>
       <csr:identifier>ddrc_perfmon_p1_qual</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1204</csr:linenumber>
       <csr:title>DDR controller performance monitor p1 qualifier</csr:title>
       <csr:offset>0x15</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_p1_qual</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.27."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p1_qual</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1203</csr:linenumber>
         <csr:title>DDR controller performance monitor p1 qualifier</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual2</csr:referenceName>
       <csr:identifier>ddrc_perfmon_p0_qual2</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1215</csr:linenumber>
       <csr:title>DDR controller performance monitor p0 qualifier2</csr:title>
       <csr:offset>0x16</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_p0_qual2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.28."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p0_qual2</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1214</csr:linenumber>
         <csr:title>DDR controller performance monitor p0 qualifier2</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual2</csr:referenceName>
       <csr:identifier>ddrc_perfmon_p1_qual2</csr:identifier>
       <csr:addressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>etsoc_ddr_controller.csr</csr:filename>
       <csr:linenumber>1226</csr:linenumber>
       <csr:title>DDR controller performance monitor p1 qualifier2</csr:title>
       <csr:offset>0x17</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Etsoc_ddr_controller_esr_ddrc_perfmon_p1_qual2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Memory Shire Specification, Section 5.4.29."</csr:attribute>
        <csr:attribute>PP="3"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>p1_qual2</csr:identifier>
         <csr:widthMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_WIDTH</csr:widthMacro>
         <csr:msbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_MSB</csr:msbMacro>
         <csr:lsbMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_LSB</csr:lsbMacro>
         <csr:rangeMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_RANGE</csr:rangeMacro>
         <csr:resetMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_RESET</csr:resetMacro>
         <csr:maskMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_GET</csr:getMacro>
         <csr:setMacro>ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_SET</csr:setMacro>
         <csr:filename>etsoc_ddr_controller.csr</csr:filename>
         <csr:linenumber>1225</csr:linenumber>
         <csr:title>DDR controller performance monitor p1 qualifier2</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>PP="3"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'etsoc_ddr_controller'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
