// Seed: 3582801725
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    output tri id_7,
    output tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input wor id_14,
    input wand id_15,
    input supply1 id_16,
    input uwire id_17,
    input wand id_18,
    output supply1 id_19,
    output tri0 id_20,
    output wor id_21,
    output tri1 id_22,
    input supply0 id_23,
    input tri0 id_24,
    output wand id_25,
    output wire id_26,
    input wire module_0,
    output tri0 id_28
);
  integer id_30;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4
);
  assign id_4 = 1;
  module_0(
      id_4,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_4,
      id_1,
      id_4
  );
endmodule
