\hypertarget{struct_r_t_c___type_def}{}\doxysection{RTC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab96baad20d23ce254a22d99b1ae7b385}{TAMPCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}{BKP20R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad631ab450114ab05d803ad516265e983}{BKP21R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aad2aa3f597d129acdf3feb003ce3f71b}{BKP22R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aa9a52b4018522596dbe7fbe0c377e052}{BKP23R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}{BKP24R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}{BKP25R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a4c71682d0e053ba0b5aa49889e25a61d}{BKP26R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}{BKP27R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}{BKP28R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}{BKP29R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}{BKP30R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a86c4d91891e23bbcb73ccc367adf1104}{BKP31R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Real-\/\+Time Clock. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01305}{1305}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}\label{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMAR@{ALRMAR}}
\index{ALRMAR@{ALRMAR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMAR}{ALRMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ALRMAR}

RTC alarm A register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01314}{1314}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}\label{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMASSR@{ALRMASSR}}
\index{ALRMASSR@{ALRMASSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMASSR}{ALRMASSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ALRMASSR}

RTC alarm A sub second register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01324}{1324}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}\label{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBR@{ALRMBR}}
\index{ALRMBR@{ALRMBR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMBR}{ALRMBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ALRMBR}

RTC alarm B register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01315}{1315}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}\label{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBSSR@{ALRMBSSR}}
\index{ALRMBSSR@{ALRMBSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMBSSR}{ALRMBSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ALRMBSSR}

RTC alarm B sub second register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01325}{1325}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}\label{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP0R}{BKP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP0R}

RTC backup register 0, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01327}{1327}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}\label{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP10R}{BKP10R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP10R}

RTC backup register 10, Address offset\+: 0x78 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01337}{1337}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}\label{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP11R}{BKP11R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP11R}

RTC backup register 11, Address offset\+: 0x7C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01338}{1338}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}\label{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP12R}{BKP12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP12R}

RTC backup register 12, Address offset\+: 0x80 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01339}{1339}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}\label{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP13R}{BKP13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP13R}

RTC backup register 13, Address offset\+: 0x84 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01340}{1340}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}\label{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP14R}{BKP14R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP14R}

RTC backup register 14, Address offset\+: 0x88 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01341}{1341}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}\label{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP15R}{BKP15R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP15R}

RTC backup register 15, Address offset\+: 0x8C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01342}{1342}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}\label{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP16R@{BKP16R}}
\index{BKP16R@{BKP16R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP16R}{BKP16R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP16R}

RTC backup register 16, Address offset\+: 0x90 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01343}{1343}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}\label{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP17R@{BKP17R}}
\index{BKP17R@{BKP17R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP17R}{BKP17R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP17R}

RTC backup register 17, Address offset\+: 0x94 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01344}{1344}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}\label{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP18R@{BKP18R}}
\index{BKP18R@{BKP18R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP18R}{BKP18R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP18R}

RTC backup register 18, Address offset\+: 0x98 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01345}{1345}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}\label{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP19R@{BKP19R}}
\index{BKP19R@{BKP19R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP19R}{BKP19R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP19R}

RTC backup register 19, Address offset\+: 0x9C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01346}{1346}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}\label{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP1R}{BKP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP1R}

RTC backup register 1, Address offset\+: 0x54 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01328}{1328}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}\label{struct_r_t_c___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP20R@{BKP20R}}
\index{BKP20R@{BKP20R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP20R}{BKP20R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP20R}

RTC backup register 20, Address offset\+: 0x\+A0 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01347}{1347}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ad631ab450114ab05d803ad516265e983}\label{struct_r_t_c___type_def_ad631ab450114ab05d803ad516265e983}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP21R@{BKP21R}}
\index{BKP21R@{BKP21R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP21R}{BKP21R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP21R}

RTC backup register 21, Address offset\+: 0x\+A4 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01348}{1348}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_aad2aa3f597d129acdf3feb003ce3f71b}\label{struct_r_t_c___type_def_aad2aa3f597d129acdf3feb003ce3f71b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP22R@{BKP22R}}
\index{BKP22R@{BKP22R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP22R}{BKP22R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP22R}

RTC backup register 22, Address offset\+: 0x\+A8 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01349}{1349}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_aa9a52b4018522596dbe7fbe0c377e052}\label{struct_r_t_c___type_def_aa9a52b4018522596dbe7fbe0c377e052}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP23R@{BKP23R}}
\index{BKP23R@{BKP23R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP23R}{BKP23R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP23R}

RTC backup register 23, Address offset\+: 0x\+AC 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01350}{1350}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}\label{struct_r_t_c___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP24R@{BKP24R}}
\index{BKP24R@{BKP24R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP24R}{BKP24R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP24R}

RTC backup register 24, Address offset\+: 0x\+B0 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01351}{1351}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}\label{struct_r_t_c___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP25R@{BKP25R}}
\index{BKP25R@{BKP25R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP25R}{BKP25R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP25R}

RTC backup register 25, Address offset\+: 0x\+B4 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01352}{1352}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a4c71682d0e053ba0b5aa49889e25a61d}\label{struct_r_t_c___type_def_a4c71682d0e053ba0b5aa49889e25a61d}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP26R@{BKP26R}}
\index{BKP26R@{BKP26R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP26R}{BKP26R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP26R}

RTC backup register 26, Address offset\+: 0x\+B8 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01353}{1353}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}\label{struct_r_t_c___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP27R@{BKP27R}}
\index{BKP27R@{BKP27R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP27R}{BKP27R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP27R}

RTC backup register 27, Address offset\+: 0x\+BC 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01354}{1354}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}\label{struct_r_t_c___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP28R@{BKP28R}}
\index{BKP28R@{BKP28R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP28R}{BKP28R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP28R}

RTC backup register 28, Address offset\+: 0x\+C0 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01355}{1355}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}\label{struct_r_t_c___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP29R@{BKP29R}}
\index{BKP29R@{BKP29R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP29R}{BKP29R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP29R}

RTC backup register 29, Address offset\+: 0x\+C4 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01356}{1356}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}\label{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP2R}{BKP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP2R}

RTC backup register 2, Address offset\+: 0x58 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01329}{1329}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}\label{struct_r_t_c___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP30R@{BKP30R}}
\index{BKP30R@{BKP30R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP30R}{BKP30R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP30R}

RTC backup register 30, Address offset\+: 0x\+C8 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01357}{1357}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a86c4d91891e23bbcb73ccc367adf1104}\label{struct_r_t_c___type_def_a86c4d91891e23bbcb73ccc367adf1104}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP31R@{BKP31R}}
\index{BKP31R@{BKP31R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP31R}{BKP31R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP31R}

RTC backup register 31, Address offset\+: 0x\+CC 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01358}{1358}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}\label{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP3R}{BKP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP3R}

RTC backup register 3, Address offset\+: 0x5C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01330}{1330}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}\label{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP4R}{BKP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP4R}

RTC backup register 4, Address offset\+: 0x60 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01331}{1331}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}\label{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP5R}{BKP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP5R}

RTC backup register 5, Address offset\+: 0x64 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01332}{1332}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}\label{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP6R}{BKP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP6R}

RTC backup register 6, Address offset\+: 0x68 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01333}{1333}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}\label{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP7R}{BKP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP7R}

RTC backup register 7, Address offset\+: 0x6C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01334}{1334}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}\label{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP8R}{BKP8R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP8R}

RTC backup register 8, Address offset\+: 0x70 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01335}{1335}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}\label{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP9R}{BKP9R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BKP9R}

RTC backup register 9, Address offset\+: 0x74 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01336}{1336}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}\label{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CALR@{CALR}}
\index{CALR@{CALR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALR}{CALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CALR}

RTC calibration register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01322}{1322}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RTC control register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01309}{1309}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

RTC date register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01308}{1308}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

RTC initialization and status register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01310}{1310}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}\label{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!OR@{OR}}
\index{OR@{OR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR}

RTC option register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01326}{1326}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}\label{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRER@{PRER}}
\index{PRER@{PRER}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRER}{PRER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PRER}

RTC prescaler register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01311}{1311}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_r_t_c___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED}

Reserved, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01313}{1313}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}\label{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SHIFTR@{SHIFTR}}
\index{SHIFTR@{SHIFTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHIFTR}{SHIFTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SHIFTR}

RTC shift control register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01318}{1318}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}\label{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SSR@{SSR}}
\index{SSR@{SSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSR}{SSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SSR}

RTC sub second register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01317}{1317}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ab96baad20d23ce254a22d99b1ae7b385}\label{struct_r_t_c___type_def_ab96baad20d23ce254a22d99b1ae7b385}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TAMPCR@{TAMPCR}}
\index{TAMPCR@{TAMPCR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TAMPCR}{TAMPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMPCR}

RTC tamper configuration register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01323}{1323}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}\label{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TR@{TR}}
\index{TR@{TR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TR}

RTC time register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01307}{1307}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}\label{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSDR@{TSDR}}
\index{TSDR@{TSDR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSDR}{TSDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSDR}

RTC time stamp date register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01320}{1320}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}\label{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSSSR@{TSSSR}}
\index{TSSSR@{TSSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSSSR}{TSSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSSSR}

RTC time-\/stamp sub second register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01321}{1321}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}\label{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSTR@{TSTR}}
\index{TSTR@{TSTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSTR}{TSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSTR}

RTC time stamp time register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01319}{1319}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}\label{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WPR@{WPR}}
\index{WPR@{WPR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPR}{WPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPR}

RTC write protection register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01316}{1316}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}\label{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WUTR@{WUTR}}
\index{WUTR@{WUTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WUTR}{WUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WUTR}

RTC wakeup timer register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01312}{1312}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
