# RTL-level-design-of-ALU-
This project has incorporated an ALU unit of addition , though it can be extended by increasing the opcode data width , but I limited it only addition as an introduction to RTL level design.  This project was done in Xilinx VIVADO using Verilog HDL
