<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<!-- import the script somewhere in the head -->
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cloudFPGA (cF) API: repos_for_Dox/cFp_HelloKale/ROLE/hdl/Role.vhdl Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">cloudFPGA (cF) API
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">The documentation of the source code of cloudFPGA (cF)</div>
  </td>
   <td style="padding-left: 0.5em;">
   <div id="projectbrief"><a href="https://cloudfpga.github.io/Doc">Return to the generic documentation of cloudFPGA</a></div>
   </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Role.vhdl</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="vhdlchar">/</span><span class="vhdlchar">*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">Copyright</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span><span class="comment"> -- 2021 IBM Corporation</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160; <span class="vhdlchar">*</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">Licensed</span> <span class="vhdlchar">under</span> <span class="vhdlchar">the</span> <span class="vhdlchar">Apache</span> <span class="vhdlchar">License</span><span class="vhdlchar">,</span> <span class="vhdlchar">Version</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>.<span class="vhdllogic">0</span> <span class="vhdlchar">(</span><span class="vhdlchar">the</span> <span class="keyword">&quot;License&quot;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">you</span> <span class="vhdlchar">may</span> <span class="keywordflow">not</span> <span class="keywordflow">use</span> <span class="vhdlchar">this</span> <span class="keywordflow">file</span> <span class="vhdlchar">except</span> <span class="keywordflow">in</span> <span class="vhdlchar">compliance</span> <span class="keywordflow">with</span> <span class="vhdlchar">the</span> <span class="vhdlchar">License</span><span class="vhdlchar">.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">You</span> <span class="vhdlchar">may</span> <span class="vhdlchar">obtain</span> <span class="vhdlchar">a</span> <span class="vhdlchar">copy</span> <span class="keywordflow">of</span> <span class="vhdlchar">the</span> <span class="vhdlchar">License</span> <span class="vhdlchar">at</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; <span class="vhdlchar">*</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; <span class="vhdlchar">*</span>     <span class="vhdlchar">http</span><span class="vhdlchar">:</span><span class="vhdlchar">/</span><span class="vhdlchar">/</span><span class="vhdlchar">www</span><span class="vhdlchar">.</span><span class="vhdlchar">apache</span><span class="vhdlchar">.</span><span class="vhdlchar">org</span><span class="vhdlchar">/</span><span class="vhdlchar">licenses</span><span class="vhdlchar">/</span><span class="vhdlchar">LICENSE</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span>.<span class="vhdllogic">0</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; <span class="vhdlchar">*</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">Unless</span> <span class="vhdlchar">required</span> <span class="vhdlchar">by</span> <span class="vhdlchar">applicable</span> <span class="vhdlchar">law</span> <span class="keywordflow">or</span> <span class="vhdlchar">agreed</span> <span class="keywordflow">to</span> <span class="keywordflow">in</span> <span class="vhdlchar">writing</span><span class="vhdlchar">,</span> <span class="vhdlchar">software</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">distributed</span> <span class="vhdlchar">under</span> <span class="vhdlchar">the</span> <span class="vhdlchar">License</span> <span class="keywordflow">is</span> <span class="vhdlchar">distributed</span> <span class="keywordflow">on</span> <span class="vhdlchar">an</span> <span class="keyword">&quot;AS IS&quot;</span> <span class="vhdlchar">BASIS</span><span class="vhdlchar">,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">WITHOUT</span> <span class="vhdlchar">WARRANTIES</span> <span class="keywordflow">OR</span> <span class="vhdlchar">CONDITIONS</span> <span class="keywordflow">OF</span> <span class="vhdlchar">ANY</span> <span class="vhdlchar">KIND</span><span class="vhdlchar">,</span> <span class="vhdlchar">either</span> <span class="vhdlchar">express</span> <span class="keywordflow">or</span> <span class="vhdlchar">implied</span><span class="vhdlchar">.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">See</span> <span class="vhdlchar">the</span> <span class="vhdlchar">License</span> <span class="keywordflow">for</span> <span class="vhdlchar">the</span> <span class="vhdlchar">specific</span> <span class="vhdlchar">language</span> <span class="vhdlchar">governing</span> <span class="vhdlchar">permissions</span> <span class="keywordflow">and</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; <span class="vhdlchar">*</span> <span class="vhdlchar">limitations</span> <span class="vhdlchar">under</span> <span class="vhdlchar">the</span> <span class="vhdlchar">License</span><span class="vhdlchar">.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; <span class="vhdlchar">*</span><span class="vhdlchar">/</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">-- * Title : Role for the bring-up of the FMKU2595 when equipped with a XCKU060.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">-- * File    : Role.vhdl</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">-- * Tools   : Vivado v2016.4, v2017.4, v2019.2 (64-bit) </span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">-- * Description : In cloudFPGA, the user application is referred to as a &#39;role&#39;    </span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">-- *    and is integrated along with a &#39;shell&#39; that abstracts the HW components</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">-- *    of the FPGA module. </span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-- *    The current role implements a set of TCP, UDP and DDR4 tests for the  </span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">-- *    bring-up of the FPGA module FMKU60. This role is typically paired with</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">-- *    the shell &#39;Kale&#39; by the cloudFPGA project &#39;cFp_HelloKale&#39;.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">-- *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">--**  CONTEXT CLAUSE  **  FMKU60 ROLE(BringUp)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="vhdlkeyword">use     </span>IEEE.std_logic_1164.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="vhdlkeyword">use     </span>IEEE.numeric_std.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">UNISIM</span>; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="vhdlkeyword">use     </span>UNISIM.vcomponents.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a886a05bc65d4dbb24db6595ad7e1de15">   44</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">XIL_DEFAULTLIB</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ace6581cd1b8b96661ec2164c5b3949f0">   45</a></span>&#160;<span class="vhdlkeyword">use     </span><span class="keywordflow">XIL_DEFAULTLIB.all</span>;  </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">--**  ENTITY  **  ROLE_KALE</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">--******************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keywordflow">entity </span><a class="code" href="classRole__Kale.html">Role_Kale</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2019</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">   54</a></span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    -- SHELL / Clock, Reset and Enable Interface</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">piSHL_156_25Rst</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    -- SHELL / Nts / Udp / Tx Data Interfaces (.i.e SHELL--&gt;ROLE)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Data ----------------</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">siSHL_Nts_Udp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">siSHL_Nts_Udp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">siSHL_Nts_Udp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">siSHL_Nts_Udp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;  </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">siSHL_Nts_Udp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Metadata ------------</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">   71</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">siSHL_Nts_Udp_Meta_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">   72</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">siSHL_Nts_Udp_Meta_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">   73</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">siSHL_Nts_Udp_Meta_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Data Len ------------</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">   75</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">siSHL_Nts_Udp_DLen_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">   76</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">siSHL_Nts_Udp_DLen_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">   77</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">siSHL_Nts_Udp_DLen_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    -- SHELL / Nts / Udp / Rx Data Interfaces (.i.e ROLE--&gt;SHELL)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Data ---------------</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">soSHL_Nts_Udp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">soSHL_Nts_Udp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">soSHL_Nts_Udp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">soSHL_Nts_Udp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">soSHL_Nts_Udp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Meta ---------------</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">   88</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">soSHL_Nts_Udp_Meta_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">   89</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">soSHL_Nts_Udp_Meta_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">   90</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">soSHL_Nts_Udp_Meta_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Data Length ---------</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">   92</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">soSHL_Nts_Udp_DLen_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">   93</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">soSHL_Nts_Udp_DLen_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">   94</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">soSHL_Nts_Udp_DLen_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    -- SHELL / Nts/ Udp / Rx Ctrl Interfaces (.i.e ROLE&lt;--&gt;SHELL)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Listen Request -----</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">   99</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">soSHL_Nts_Udp_LsnReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">  100</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">soSHL_Nts_Udp_LsnReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;           </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">  101</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">soSHL_Nts_Udp_LsnReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;           </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Listen Reply --------</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">  103</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">siSHL_Nts_Udp_LsnRep_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">  104</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">siSHL_Nts_Udp_LsnRep_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;   </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">  105</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">siSHL_Nts_Udp_LsnRep_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Close Request ------</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">  107</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">soSHL_Nts_Udp_ClsReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">  108</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">soSHL_Nts_Udp_ClsReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;   </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">  109</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">soSHL_Nts_Udp_ClsReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    ---- Axi4-Stream UDP Close Reply --------</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">  111</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">siSHL_Nts_Udp_ClsRep_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">  112</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">siSHL_Nts_Udp_ClsRep_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;   </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">  113</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">siSHL_Nts_Udp_ClsRep_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / Tx Data Interfaces (.i.e ROLE--&gt;SHELL)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Data ---------------</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">soSHL_Nts_Tcp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">soSHL_Nts_Tcp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">soSHL_Nts_Tcp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">soSHL_Nts_Tcp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">soSHL_Nts_Tcp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Send Request -------</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">  124</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">soSHL_Nts_Tcp_SndReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">  125</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">soSHL_Nts_Tcp_SndReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">  126</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">soSHL_Nts_Tcp_SndReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Send Reply ---------</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">  128</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">siSHL_Nts_Tcp_SndRep_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">55</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">  129</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">siSHL_Nts_Tcp_SndRep_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">  130</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">siSHL_Nts_Tcp_SndRep_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / Rx Data Interfaces  (.i.e SHELL--&gt;ROLE)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Data -----------------</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">siSHL_Nts_Tcp_Data_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">siSHL_Nts_Tcp_Data_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">siSHL_Nts_Tcp_Data_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">siSHL_Nts_Tcp_Data_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">siSHL_Nts_Tcp_Data_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    ----  Axi4-Stream TCP Metadata ------------</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">siSHL_Nts_Tcp_Meta_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">siSHL_Nts_Tcp_Meta_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">siSHL_Nts_Tcp_Meta_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    ----  Axi4-Stream TCP Data Notification ---</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">siSHL_Nts_Tcp_Notif_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7+96</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">siSHL_Nts_Tcp_Notif_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">siSHL_Nts_Tcp_Notif_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    ----  Axi4-Stream TCP Data Request --------</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">soSHL_Nts_Tcp_DReq_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">soSHL_Nts_Tcp_DReq_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;       </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">soSHL_Nts_Tcp_DReq_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / TxP Ctlr Interfaces (.i.e ROLE&lt;--&gt;SHELL)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Open Session Request</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">soSHL_Nts_Tcp_OpnReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">soSHL_Nts_Tcp_OpnReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">soSHL_Nts_Tcp_OpnReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Open Session Reply</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">siSHL_Nts_Tcp_OpnRep_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">siSHL_Nts_Tcp_OpnRep_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">siSHL_Nts_Tcp_OpnRep_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Close Request ------</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">soSHL_Nts_Tcp_ClsReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">soSHL_Nts_Tcp_ClsReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">soSHL_Nts_Tcp_ClsReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">    -- SHELL / Nts / Tcp / Rx Ctlr Interfaces (.i.e SHELL--&gt;ROLE)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">    ------------------------------------------------------</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">    ---- Axi4-Stream TCP Listen Request ----</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">soSHL_Nts_Tcp_LsnReq_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">soSHL_Nts_Tcp_LsnReq_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">soSHL_Nts_Tcp_LsnReq_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    ----  Axi4-Stream TCP Listen Rep --------</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">  175</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">siSHL_Nts_Tcp_LsnRep_tdata</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">  176</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">siSHL_Nts_Tcp_LsnRep_tvalid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ae77e01808f021586738b323deec34421">  177</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae77e01808f021586738b323deec34421">siSHL_Nts_Tcp_LsnRep_tready</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">    -- SHELL / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    ---- Memory Port #0 / S2MM-AXIS ----------------   </span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">    ------ Stream Read Command ---------</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">soSHL_Mem_Mp0_RdCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">soSHL_Mem_Mp0_RdCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">soSHL_Mem_Mp0_RdCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    ------ Stream Read Status ----------</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">siSHL_Mem_Mp0_RdSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">siSHL_Mem_Mp0_RdSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">siSHL_Mem_Mp0_RdSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">    ------ Stream Read Data ------------</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">siSHL_Mem_Mp0_Read_tdata</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">siSHL_Mem_Mp0_Read_tkeep</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">siSHL_Mem_Mp0_Read_tlast</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">siSHL_Mem_Mp0_Read_tvalid</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">siSHL_Mem_Mp0_Read_tready</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">    ------ Stream Write Command --------</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">soSHL_Mem_Mp0_WrCmd_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">soSHL_Mem_Mp0_WrCmd_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">soSHL_Mem_Mp0_WrCmd_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    ------ Stream Write Status ---------</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">siSHL_Mem_Mp0_WrSts_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">siSHL_Mem_Mp0_WrSts_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">siSHL_Mem_Mp0_WrSts_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">    ------ Stream Write Data -----------</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">soSHL_Mem_Mp0_Write_tdata</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">soSHL_Mem_Mp0_Write_tkeep</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">soSHL_Mem_Mp0_Write_tlast</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">soSHL_Mem_Mp0_Write_tvalid</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">soSHL_Mem_Mp0_Write_tready</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">    -- SHELL / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">    ---- Write Address Channel ---------</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a97a0de068c5d466df1e85d2525032392">  214</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a97a0de068c5d466df1e85d2525032392">moSHL_Mem_Mp1_AWID</a></span>                  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classRole__Kale.html#afaf28c86861a110b15d968f91762c2ad">  215</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afaf28c86861a110b15d968f91762c2ad">moSHL_Mem_Mp1_AWADDR</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac1e4d1edbfab71109a1c144e42c45347">  216</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac1e4d1edbfab71109a1c144e42c45347">moSHL_Mem_Mp1_AWLEN</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a75026ce0085dadb3bacec8d92c096640">  217</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a75026ce0085dadb3bacec8d92c096640">moSHL_Mem_Mp1_AWSIZE</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a1ce7bf9003b586c35206f1e5bd6042b3">  218</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1ce7bf9003b586c35206f1e5bd6042b3">moSHL_Mem_Mp1_AWBURST</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a977046859583314cf0fa16640a8d4262">  219</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a977046859583314cf0fa16640a8d4262">moSHL_Mem_Mp1_AWVALID</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a479ec467fc1256f4dbe49a03e700e89b">  220</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a479ec467fc1256f4dbe49a03e700e89b">moSHL_Mem_Mp1_AWREADY</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">    ---- Write Data Channel ------------</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ad59195e8b3486593630299a6e116f659">  222</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad59195e8b3486593630299a6e116f659">moSHL_Mem_Mp1_WDATA</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a94291beb22a78bddf82c5e84869bdb51">  223</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a94291beb22a78bddf82c5e84869bdb51">moSHL_Mem_Mp1_WSTRB</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac9b6ddaca54fbeae71a265ef7feeb456">  224</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac9b6ddaca54fbeae71a265ef7feeb456">moSHL_Mem_Mp1_WLAST</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a30e4ba3d1da8cea6519d854b54dc507c">  225</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a30e4ba3d1da8cea6519d854b54dc507c">moSHL_Mem_Mp1_WVALID</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a0dfa73ac164beaec16c471be2f353f1c">  226</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0dfa73ac164beaec16c471be2f353f1c">moSHL_Mem_Mp1_WREADY</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">    ---- Write Response Channel --------</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a5c13ba32c994f018c2473b4378d24317">  228</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a5c13ba32c994f018c2473b4378d24317">moSHL_Mem_Mp1_BID</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a6602e0bcafa4788cf587c9e398dd96a2">  229</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a6602e0bcafa4788cf587c9e398dd96a2">moSHL_Mem_Mp1_BRESP</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aee1bf08618e5f94088be12f2d072d6c1">  230</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aee1bf08618e5f94088be12f2d072d6c1">moSHL_Mem_Mp1_BVALID</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a37c21db73b5dfb2468be908bd984283a">  231</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a37c21db73b5dfb2468be908bd984283a">moSHL_Mem_Mp1_BREADY</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">    ---- Read Address Channel ----------</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af42e2837765eaca3634d2b8c5365e792">  233</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af42e2837765eaca3634d2b8c5365e792">moSHL_Mem_Mp1_ARID</a></span>                  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aa1664686ae8e94ac9cc8c8136e4b5b9c">  234</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa1664686ae8e94ac9cc8c8136e4b5b9c">moSHL_Mem_Mp1_ARADDR</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ab56ff0d1a7e198ca51af8a075f0a924b">  235</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab56ff0d1a7e198ca51af8a075f0a924b">moSHL_Mem_Mp1_ARLEN</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classRole__Kale.html#ac36c14c5aea27158ee9129bcdaae09ab">  236</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac36c14c5aea27158ee9129bcdaae09ab">moSHL_Mem_Mp1_ARSIZE</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aeb7778567be841652b7668f4d28491fa">  237</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aeb7778567be841652b7668f4d28491fa">moSHL_Mem_Mp1_ARBURST</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classRole__Kale.html#af66869f8e6ce7fe5aead3001edd18a91">  238</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af66869f8e6ce7fe5aead3001edd18a91">moSHL_Mem_Mp1_ARVALID</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aba25e6481e6e216c19a374286088f302">  239</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aba25e6481e6e216c19a374286088f302">moSHL_Mem_Mp1_ARREADY</a></span>               <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">    ---- Read Data Channel -------------</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a20d24cb2575424254cbdb98eee5e8c7a">  241</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a20d24cb2575424254cbdb98eee5e8c7a">moSHL_Mem_Mp1_RID</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a8dfd6f73d0c509642e53eb77219daad3">  242</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a8dfd6f73d0c509642e53eb77219daad3">moSHL_Mem_Mp1_RDATA</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a4bb64337f9800718b18fc716e15ecde0">  243</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a4bb64337f9800718b18fc716e15ecde0">moSHL_Mem_Mp1_RRESP</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classRole__Kale.html#aea138addc0779fd5b4df6e9fccadf952">  244</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aea138addc0779fd5b4df6e9fccadf952">moSHL_Mem_Mp1_RLAST</a></span>                 <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a939ebd5518394be068130fd9289459f4">  245</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a939ebd5518394be068130fd9289459f4">moSHL_Mem_Mp1_RVALID</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classRole__Kale.html#a0d06e1c87220ac1ec66f6406db7efa3d">  246</a></span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0d06e1c87220ac1ec66f6406db7efa3d">moSHL_Mem_Mp1_RREADY</a></span>                <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">    -- SHELL / Mmio / AppFlash Interface</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">    ---- [PHY_RESET] -------------------</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">piSHL_Mmio_Ly7Rst</a></span>                   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">    ---- [PHY_ENABLE] ------------------</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">    ---- [DIAG_CTRL_1] -----------------</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">piSHL_Mmio_Mc1_MemTestCtrl</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">    ---- [DIAG_STAT_1] -----------------</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">poSHL_Mmio_Mc1_MemTestStat</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">    ---- [DIAG_CTRL_2] -----------------</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">    --[NOT_USED] piSHL_Mmio_UdpEchoCtrl   : in    std_ulogic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">    --[NOT_USED] piSHL_Mmio_UdpPostDgmEn  : in    std_ulogic;</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">    --[NOT_USED] piSHL_Mmio_UdpCaptDgmEn  : in    std_ulogic;</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">    --[NOT_USED] piSHL_Mmio_TcpEchoCtrl   : in    std_ulogic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">    --[NOT_USED] piSHL_Mmio_TcpPostSegEn  : in    std_ulogic;</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">    --[NOT_USED] piSHL_Mmio_TcpCaptSegEn  : in    std_ulogic;</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">    ---- [APP_RDROL] -------------------</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">poSHL_Mmio_RdReg</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">    --- [APP_WRROL] --------------------</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">piSHL_Mmio_WrReg</a></span>                    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">    -- TOP : Secondary Clock (Asynchronous)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">piTOP_250_00Clk</a></span>                     <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="keywordtype">std_ulogic</span><span class="comment">   -- Freerunning</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classRole__Kale.html">Role_Kale</a>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">-- **  ARCHITECTURE  **  BRING_UP of ROLE_KALE</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">-- *****************************************************************************</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classRole__Kale.html">BringUp</a> <span class="keywordflow">of</span> <a class="code" href="classRole__Kale.html">Role_Kale</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  --============================================================================</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  --  SIGNAL DECLARATIONS</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  --============================================================================  </span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  -- Delayed reset signal and counter </span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">s156_25Rst_delayed</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sRstDelayCounter</span>            <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : TSIF --&gt; TARS --&gt; TAF</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_Data_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_Data_tkeep</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_Data_tlast</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_Data_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_Data_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_SessId_tdata</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_SessId_tvalid</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_SessId_tready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_DatLen_tdata</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_DatLen_tvalid</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_TARS_DatLen_tready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;  </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  -- -------------------------------------------</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_Data_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_Data_tkeep</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_Data_tlast</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_Data_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_Data_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_SessId_tdata</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_SessId_tvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_SessId_tready</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_DatLen_tdata</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_DatLen_tvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TAF_DatLen_tready</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;  </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : TSIF --&gt; ARS --&gt; DEBUG</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_ARS_SinkCnt_tdata</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_ARS_SinkCnt_tvalid</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTSIF_ARS_SinkCnt_tready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : TAF --&gt; TARS --&gt; TSIF</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_Data_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_Data_tkeep</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_Data_tlast</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_Data_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_Data_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_SessId_tdata</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_SessId_tvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_SessId_tready</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_DatLen_tdata</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_DatLen_tvalid</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTAF_TARS_DatLen_tready</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  -- -------------------------------------------</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_Data_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_Data_tkeep</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_Data_tlast</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_Data_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_Data_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_SessId_tdata</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_SessId_tvalid</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_SessId_tready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_DatLen_tdata</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_DatLen_tvalid</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssTARS_TSIF_DatLen_tready</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : USIF --&gt; UARS --&gt; UAF</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Data_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Data_tkeep</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Data_tlast</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Data_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Data_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Meta_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Meta_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_Meta_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_DLen_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_DLen_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UARS_DLen_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  -- -------------------------------------------</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Data_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Data_tkeep</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Data_tlast</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Data_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Data_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Meta_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Meta_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_Meta_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_DLen_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_DLen_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_UAF_DLen_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : UAF --&gt; UARS --&gt; USIF</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Data_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Data_tkeep</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Data_tlast</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Data_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Data_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Meta_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Meta_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_Meta_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_DLen_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_DLen_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_UARS_DLen_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  -- -------------------------------------------</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Data_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Data_tkeep</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span>  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Data_tlast</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Data_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Data_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Meta_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Meta_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_Meta_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_DLen_tdata</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_DLen_tvalid</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUARS_USIF_DLen_tready</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : USIF &lt;--&gt; UAF (Axis-based)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  -- USIF-&gt; UAF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Data_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Data_tkeep</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Data_tlast</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Data_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Data_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Meta_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Meta_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_Meta_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">    --</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_DLen_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_DLen_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_UAF_DLen_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  -- UAF-&gt;USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Data_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Data_tkeep</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Data_tlast</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Data_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Data_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Meta_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Meta_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_Meta_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  --     </span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_DLen_tdata</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_DLen_tvalid</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_USIF_DLen_tready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  -- SIGNAL DECLARATIONS : USIF &lt;--&gt; FIFO &lt;--&gt; UAF</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  -- USIF -&gt; FIFO_Write / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_FIFO_Udp_Data_data</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_FIFO_Udp_Data_write</span>        <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_FIFO_Udp_Data_full</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_FIFO_Udp_Meta_data</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_FIFO_Udp_Meta_write</span>        <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUSIF_FIFO_Udp_Meta_full</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  -- FIFO_Read -&gt; UAF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_UAF_Udp_Data_data</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_UAF_Udp_Data_read</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_UAF_Udp_Data_empty</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_UAF_Udp_Meta_data</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_UAF_Udp_Meta_read</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_UAF_Udp_Meta_empty</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  -- UAF -&gt; FIFO_write / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_Data_data</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_Data_write</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_Data_full</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_Meta_data</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_Meta_write</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_Meta_full</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_DLen_data</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_DLen_write</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssUAF_FIFO_Udp_DLen_full</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  -- FIFO_Read -&gt; USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_Data_data</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_Data_read</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_Data_empty</span>        <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_Meta_data</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_Meta_read</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_Meta_empty</span>        <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  --     </span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_DLen_data</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_DLen_read</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">ssFIFO_USIF_Udp_DLen_empty</span>        <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sSHL_Mem_Mp0_Write_tlast</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  </div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  -- DEBUG SIGNALS</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  --------------------------------------------------------</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">attribute</span> <span class="vhdlchar">mark_debug</span>                     <span class="vhdlchar">:</span> <span class="keywordtype">string</span>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sTSIF_DBG_SinkCnt</span>                 <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">attribute</span> <span class="vhdlchar">mark_debug</span> <span class="keywordflow">of</span> <span class="vhdlchar">sTSIF_DBG_SinkCnt</span><span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="keyword">&quot;true&quot;</span>;<span class="comment"> -- Set to &quot;true&#39; if you need/want to trace these signals</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  --</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">signal</span> <span class="vhdlchar">sTSIF_DBG_InpBufSpace</span>             <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">attribute</span> <span class="vhdlchar">mark_debug</span> <span class="keywordflow">of</span> <span class="vhdlchar">sTSIF_DBG_InpBufSpace</span> <span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="keyword">&quot;true&quot;</span>;<span class="comment"> -- Set to &quot;true&#39; if you need/want to trace these signals</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  </div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  --============================================================================</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  --  VARIABLE DECLARATIONS</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">  --============================================================================  </span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;   </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  --== COMPONENT DECLARATIONS</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">component</span> UdpApplicationFlash_Deprecated <span class="keywordflow">is</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">      -- From SHELL / Clock, Reset</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      aclk                    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      aresetn                 : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      piSHL_Mmio_En_V        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_EchoCtrl_V  : in  std_logic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioPostDgmEn_V  : in  std_logic;</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioCaptDgmEn_V  : in  std_logic;</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">      -- From USIF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      siUSIF_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      siUSIF_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      siUSIF_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      siUSIF_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      siUSIF_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      siUSIF_Meta_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      siUSIF_Meta_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      siUSIF_Meta_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      siUSIF_DLen_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      siUSIF_DLen_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      siUSIF_DLen_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">      -- To USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      soUSIF_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      soUSIF_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      soUSIF_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      soUSIF_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      soUSIF_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">      --               </span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      soUSIF_Meta_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      soUSIF_Meta_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      soUSIF_Meta_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      soUSIF_DLen_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      soUSIF_DLen_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      soUSIF_DLen_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>  </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    );</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> <span class="vhdlchar">UdpApplicationFlash_Deprecated</span>;  </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">component</span> UdpApplicationFlash_ApFifo <span class="keywordflow">is</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      ap_clk                             : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      ap_rst                             : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      piSHL_Mmio_En_V                    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_EchoCtrl_V  : in  std_logic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_PostDgmEn_V : in  std_logic;</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_CaptDgmEn_V : in  std_logic;</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">      -- From USIF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      siUSIF_Data_V_dout                 : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);  <span class="comment">-- 64+8+1</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      siUSIF_Data_V_empty_n              : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      siUSIF_Data_V_read                 : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      siUSIF_Meta_V_dout                 : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      siUSIF_Meta_V_empty_n              : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      siUSIF_Meta_V_read                 : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      siUSIF_DLen_V_V_dout               : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      siUSIF_DLen_V_V_empty_n            : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      siUSIF_DLen_V_V_read               : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">      -- To USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      soUSIF_Data_V_din                  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;      soUSIF_Data_V_write                : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      soUSIF_Data_V_full_n               : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">      --               </span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      soUSIF_Meta_V_din                  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;      soUSIF_Meta_V_write                : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      soUSIF_Meta_V_full_n               : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      soUSIF_DLen_V_V_din                : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      soUSIF_DLen_V_V_write              : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      soUSIF_DLen_V_V_full_n             : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    );</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> UdpApplicationFlash_ApFifo;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">component</span> UdpApplicationFlash <span class="keywordflow">is</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      ap_clk                 : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      ap_rst_n               : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      piSHL_Mmio_En_V        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_EchoCtrl_V  : in  std_logic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_PostDgmEn_V : in  std_logic;</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">      --[NOT_USED] piSHL_Mmio_CaptDgmEn_V : in  std_logic;</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">      -- From USIF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      siUSIF_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      siUSIF_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      siUSIF_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      siUSIF_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      siUSIF_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      siUSIF_Meta_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      siUSIF_Meta_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      siUSIF_Meta_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">            --</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      siUSIF_DLen_V_V_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      siUSIF_DLen_V_V_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      siUSIF_DLen_V_V_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">      -- To USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;      soUSIF_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      soUSIF_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      soUSIF_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      soUSIF_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      soUSIF_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">      --               </span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      soUSIF_Meta_V_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      soUSIF_Meta_V_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      soUSIF_Meta_V_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      soUSIF_DLen_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      soUSIF_DLen_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      soUSIF_DLen_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span> </div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    );</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> UdpApplicationFlash;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">component</span> UdpShellInterface_Deprecated <span class="keywordflow">is</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      aclk                  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      aresetn               : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">      -- SHELL / Mmio Interface</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      piSHL_Mmio_En_V       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">      -- SHELL / UDP Control Port Interfaces</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      soSHL_LsnReq_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      soSHL_LsnReq_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      soSHL_LsnReq_TREADY   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      siSHL_LsnRep_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      siSHL_LsnRep_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      siSHL_LsnRep_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">      --      </span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      soSHL_ClsReq_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      soSHL_ClsReq_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      soSHL_ClsReq_TREADY   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      siSHL_ClsRep_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      siSHL_ClsRep_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      siSHL_ClsRep_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">      -- SHELL / Rx Data Interfaces</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      siSHL_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      siSHL_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      siSHL_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      siSHL_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      siSHL_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      siSHL_Meta_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      siSHL_Meta_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      siSHL_Meta_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      siSHL_DLen_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      siSHL_DLen_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      siSHL_DLen_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">      -- SHELL / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      soSHL_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      soSHL_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      soSHL_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      soSHL_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      soSHL_Data_tready     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      soSHL_Meta_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      soSHL_Meta_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      soSHL_Meta_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      soSHL_DLen_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      soSHL_DLen_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;      soSHL_DLen_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">      -- UAF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      siUAF_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      siUAF_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      siUAF_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      siUAF_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      siUAF_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      siUAF_Meta_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      siUAF_Meta_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      siUAF_Meta_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">      --     </span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      siUAF_DLen_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      siUAF_DLen_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      siUAF_DLen_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">      -- UAF / Rx Data Interfaces</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      soUAF_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      soUAF_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      soUAF_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      soUAF_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      soUAF_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      soUAF_Meta_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      soUAF_Meta_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      soUAF_Meta_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;      soUAF_DLen_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      soUAF_DLen_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      soUAF_DLen_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  );</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> UdpShellInterface_Deprecated;  </div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">component</span> UdpShellInterface_ApFifo <span class="keywordflow">is</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        ap_clk                  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        ap_rst_n                : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">        -- SHELL / Mmio Interface</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        piSHL_Mmio_En_V         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">        -- SHELL / UDP Control Port Interfaces</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        soSHL_LsnReq_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        soSHL_LsnReq_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        soSHL_LsnReq_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        siSHL_LsnRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        siSHL_LsnRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        siSHL_LsnRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">        --      </span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        soSHL_ClsReq_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        soSHL_ClsReq_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        soSHL_ClsReq_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        siSHL_ClsRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        siSHL_ClsRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        siSHL_ClsRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">        -- SHELL / Rx Data Interfaces</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        siSHL_Data_tdata        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        siSHL_Data_tkeep        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        siSHL_Data_tlast        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        siSHL_Data_tvalid       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        siSHL_Data_tready       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        siSHL_Meta_V_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        siSHL_Meta_V_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        siSHL_Meta_V_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        siSHL_DLen_V_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        siSHL_DLen_V_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        siSHL_DLen_V_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">        -- SHELL / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        soSHL_Data_tdata        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        soSHL_Data_tkeep        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        soSHL_Data_tlast        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        soSHL_Data_tvalid       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        soSHL_Data_tready       : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        soSHL_Meta_V_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        soSHL_Meta_V_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;        soSHL_Meta_V_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        soSHL_DLen_V_V_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;        soSHL_DLen_V_V_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        soSHL_DLen_V_V_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">        -- UAF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        siUAF_Data_V_dout       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        siUAF_Data_V_empty_n    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        siUAF_Data_V_read       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;        siUAF_Meta_V_dout       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        siUAF_Meta_V_empty_n    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        siUAF_Meta_V_read       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">        --    </span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;        siUAF_DLen_V_V_dout     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        siUAF_DLen_V_V_empty_n  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        siUAF_DLen_V_V_read     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">        -- UAF / Rx Data Interfaces</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        soUAF_Data_V_din        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        soUAF_Data_V_write      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        soUAF_Data_V_full_n     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;        soUAF_Meta_V_din        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        soUAF_Meta_V_write      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        soUAF_Meta_V_full_n     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        soUAF_DLen_V_din        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        soUAF_DLen_V_write      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        soUAF_DLen_V_full_n     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span> </div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    );</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160; </div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> UdpShellInterface_ApFifo;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">component</span> UdpShellInterface <span class="keywordflow">is</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        ap_clk                  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        ap_rst_n                : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">        -- SHELL / Mmio Interface</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        piSHL_Mmio_En_V         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">        -- SHELL / UDP Control Port Interfaces</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        soSHL_LsnReq_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        soSHL_LsnReq_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        soSHL_LsnReq_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        siSHL_LsnRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        siSHL_LsnRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        siSHL_LsnRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">        --      </span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        soSHL_ClsReq_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        soSHL_ClsReq_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        soSHL_ClsReq_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        siSHL_ClsRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        siSHL_ClsRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        siSHL_ClsRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">        -- SHELL / Rx Data Interfaces</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        siSHL_Data_tdata        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        siSHL_Data_tkeep        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        siSHL_Data_tlast        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;        siSHL_Data_tvalid       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;        siSHL_Data_tready       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        siSHL_Meta_V_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;        siSHL_Meta_V_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        siSHL_Meta_V_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        siSHL_DLen_V_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        siSHL_DLen_V_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;        siSHL_DLen_V_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">        -- SHELL / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        soSHL_Data_tdata        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        soSHL_Data_tkeep        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;        soSHL_Data_tlast        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;        soSHL_Data_tvalid       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        soSHL_Data_tready       : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        soSHL_Meta_V_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        soSHL_Meta_V_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        soSHL_Meta_V_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        soSHL_DLen_V_V_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        soSHL_DLen_V_V_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;        soSHL_DLen_V_V_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">        -- UAF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        siUAF_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        siUAF_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        siUAF_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        siUAF_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        siUAF_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;        siUAF_Meta_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;        siUAF_Meta_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        siUAF_Meta_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">        --     </span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;        siUAF_DLen_V_V_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        siUAF_DLen_V_V_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        siUAF_DLen_V_V_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">        -- UAF / Rx Data Interfaces</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        soUAF_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        soUAF_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        soUAF_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        soUAF_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        soUAF_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        soUAF_Meta_V_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        soUAF_Meta_V_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;        soUAF_Meta_V_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;        soUAF_DLen_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        soUAF_DLen_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        soUAF_DLen_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>    </div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    );</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> UdpShellInterface;  </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160; </div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">component</span> TcpApplicationFlash_Deprecated <span class="keywordflow">is</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      aclk                   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      aresetn                : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;    </div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">      ------------------------------------------------------       </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioEchoCtrl_V  : in  std_logic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioPostSegEn_V : in  std_logic;</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioCaptSegEn_V : in  std_logic;      </span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">      -- From SHELL / Tcp Data Interfaces</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      siTSIF_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      siTSIF_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      siTSIF_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      siTSIF_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      siTSIF_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      siTSIF_SessId_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      siTSIF_SessId_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      siTSIF_SessId_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      siTSIF_DatLen_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      siTSIF_DatLen_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;      siTSIF_DatLen_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">      -- To SHELL / Tcp Data Interfaces</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      soTSIF_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      soTSIF_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      soTSIF_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;      soTSIF_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      soTSIF_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      soTSIF_SessId_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      soTSIF_SessId_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      soTSIF_SessId_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      soTSIF_DatLen_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;      soTSIF_DatLen_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      soTSIF_DatLen_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    );</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> TcpApplicationFlash_Deprecated;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">component</span> TcpApplicationFlash <span class="keywordflow">is</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      ap_clk                   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      ap_rst_n                 : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">      --------------------------------------------------------       </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioEchoCtrl_V  : in  std_logic_vector(  1 downto 0);</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioPostSegEn_V : in  std_logic;</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">      --[NOT_USED] piSHL_MmioCaptSegEn   : in  std_logic;</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">      -- From SHELL / Tcp Data Interfaces</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      siTSIF_Data_tdata        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      siTSIF_Data_tkeep        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      siTSIF_Data_tlast        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      siTSIF_Data_tvalid       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;      siTSIF_Data_tready       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      siTSIF_SessId_V_V_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      siTSIF_SessId_V_V_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      siTSIF_SessId_V_V_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      siTSIF_DatLen_V_V_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      siTSIF_DatLen_V_V_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;      siTSIF_DatLen_V_V_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">      -- To SHELL / Tcp Data Interfaces</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      soTSIF_Data_tdata        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;      soTSIF_Data_tkeep        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      soTSIF_Data_tlast        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;      soTSIF_Data_tvalid       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      soTSIF_Data_tready       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      soTSIF_SessId_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      soTSIF_SessId_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      soTSIF_SessId_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">      --</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      soTSIF_DatLen_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;      soTSIF_DatLen_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      soTSIF_DatLen_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    );</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> TcpApplicationFlash;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160; </div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">component</span> TcpShellInterface_Deprecated <span class="keywordflow">is</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">      -- SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      aclk                  : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      aresetn               : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">      -- SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">      --------------------------------------------------------       </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      piSHL_Mmio_En_V       : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">      -- TAF / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">      -- FPGA Transmit Path (APP--&gt;SHELL) ----------</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">      ---- TCP Data Stream   </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      siTAF_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;      siTAF_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      siTAF_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      siTAF_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      siTAF_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">      ---- TCP Session-Id </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;      siTAF_SessId_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      siTAF_SessId_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;      siTAF_SessId_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">      ---- TCP Data-Length </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      siTAF_DatLen_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      siTAF_DatLen_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      siTAF_DatLen_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>; </div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">      ------------------------------------------------------               </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">      -- TAF /RxP Data Flow Interfaces                      </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">      ------------------------------------------------------               </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">      -- FPGA Transmit Path (SHELL--&gt;APP) --------                      </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;      soTAF_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      soTAF_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      soTAF_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      soTAF_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      soTAF_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">      ---- TCP Session-Id</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      soTAF_SessId_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      soTAF_SessId_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      soTAF_SessId_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">      ---- TCP Data-Length</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      soTAF_DatLen_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      soTAF_DatLen_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      soTAF_DatLen_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">      -- SHELL / RxP Data Flow Interfaces</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">      ---- TCP Data Notification Stream  </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;      siSHL_Notif_tdata     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7+96</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>); <span class="comment">-- 8-bits boundary</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      siSHL_Notif_tvalid    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      siSHL_Notif_tready    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">      ---- TCP Data Request Stream </span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      soSHL_DReq_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      soSHL_DReq_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      soSHL_DReq_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      siSHL_Data_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      siSHL_Data_tkeep      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      siSHL_Data_tlast      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      siSHL_Data_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;      siSHL_Data_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">      ---- TCP Metadata Stream </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      siSHL_Meta_tdata      : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      siSHL_Meta_tvalid     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      siSHL_Meta_tready     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">      -- SHELL / RxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">      -- FPGA Receive Path (SHELL--&gt;APP) -------</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">      ---- TCP Listen Request Stream </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      soSHL_LsnReq_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      soSHL_LsnReq_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      soSHL_LsnReq_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">      ---- TCP Listen Status Stream </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      siSHL_LsnRep_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      siSHL_LsnRep_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      siSHL_LsnRep_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">      -- SHELL / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      soSHL_Data_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      soSHL_Data_tkeep      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      soSHL_Data_tlast      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      soSHL_Data_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      soSHL_Data_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">      ---- TCP Send Request Stream </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      soSHL_SndReq_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      soSHL_SndReq_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      soSHL_SndReq_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">      ---- TCP Send Reply Stream </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      siSHL_SndRep_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">55</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      siSHL_SndRep_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      siSHL_SndRep_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">      -- SHELL / TxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">      -- FPGA Transmit Path (APP--&gt;SHELL) ------</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">      ---- TCP Open Session Request Stream </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      soSHL_OpnReq_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      soSHL_OpnReq_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      soSHL_OpnReq_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">      ---- TCP Open Session Status Stream  </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      siSHL_OpnRep_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      siSHL_OpnRep_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      siSHL_OpnRep_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">      ---- TCP Close Request Stream</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      soSHL_ClsReq_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      soSHL_ClsReq_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      soSHL_ClsReq_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    );</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> TcpShellInterface_Deprecated;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160; </div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keywordflow">component</span> TcpShellInterface <span class="keywordflow">is</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      ap_clk                  : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      ap_rst_n                : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">       --------------------------------------------------------</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">       -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">       --------------------------------------------------------       </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;       piSHL_Mmio_En_V        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">      -- TAF / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">      -- FPGA Transmit Path (APP--&gt;SHELL) ---------</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      siTAF_Data_tdata        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      siTAF_Data_tkeep        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      siTAF_Data_tlast        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;      siTAF_Data_tvalid       : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;      siTAF_Data_tready       : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">      ---- TCP Session-Id </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      siTAF_SessId_V_V_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      siTAF_SessId_V_V_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;      siTAF_SessId_V_V_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">      ---- TCP Data-Length </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      siTAF_DatLen_V_V_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      siTAF_DatLen_V_V_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;      siTAF_DatLen_V_V_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>; </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">      ------------------------------------------------------               </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">      -- TAF / RxP Data Flow Interfaces                      </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">      ------------------------------------------------------               </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">      -- FPGA Transmit Path (SHELL--&gt;APP) --------                      </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      soTAF_Data_tdata        : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      soTAF_Data_tkeep        : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      soTAF_Data_tlast        : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      soTAF_Data_tvalid       : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;      soTAF_Data_tready       : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">      ---- TCP Session-Id</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      soTAF_SessId_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      soTAF_SessId_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      soTAF_SessId_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">      ---- TCP Data-Length</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;      soTAF_DatLen_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;      soTAF_DatLen_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;      soTAF_DatLen_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">      -- SHELL / RxP Data Flow Interfaces</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">      ---- TCP Data Notification Stream  </span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      siSHL_Notif_V_tdata     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">103</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;      siSHL_Notif_V_tvalid    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      siSHL_Notif_V_tready    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">      ---- TCP Data Request Stream </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      soSHL_DReq_V_tdata      : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      soSHL_DReq_V_tvalid     : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      soSHL_DReq_V_tready     : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;      siSHL_Data_tdata        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      siSHL_Data_tkeep        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      siSHL_Data_tlast        : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;      siSHL_Data_tvalid       : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      siSHL_Data_tready       : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">      ---- TCP Metadata Stream </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      siSHL_Meta_V_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      siSHL_Meta_V_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;      siSHL_Meta_V_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">      -- SHELL / RxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">      -- FPGA Receive Path (SHELL--&gt;APP) -------</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">      ---- TCP Listen Request Stream </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;      soSHL_LsnReq_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;      soSHL_LsnReq_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      soSHL_LsnReq_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">      ---- TCP Listen Status Stream </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;      siSHL_LsnRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      siSHL_LsnRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      siSHL_LsnRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">      -- SHELL / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">      ---- TCP Data Stream </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;      soSHL_Data_tdata        : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;      soSHL_Data_tkeep        : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;      soSHL_Data_tlast        : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;      soSHL_Data_tvalid       : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      soSHL_Data_tready       : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">      ---- TCP Send Request Stream </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      soSHL_SndReq_V_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;      soSHL_SndReq_V_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;      soSHL_SndReq_V_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">      ---- TCP Send Reply Stream </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      siSHL_SndRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">55</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;      siSHL_SndRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      siSHL_SndRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">      -- SHELL / TxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">      -- FPGA Transmit Path (APP--&gt;SHELL) ------</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">      ---- TCP Open Session Request Stream </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;      soSHL_OpnReq_V_tdata    : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">47</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      soSHL_OpnReq_V_tvalid   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;      soSHL_OpnReq_V_tready   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">      ---- TCP Open Session Status Stream  </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      siSHL_OpnRep_V_tdata    : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">23</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      siSHL_OpnRep_V_tvalid   : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      siSHL_OpnRep_V_tready   : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">      ---- TCP Close Request Stream </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      soSHL_ClsReq_V_V_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      soSHL_ClsReq_V_V_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      soSHL_ClsReq_V_V_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">      -- DEBUG Interfaces</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">      ---- Sink Counter Stream</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      soDBG_SinkCnt_V_V_tdata : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      soDBG_SinkCnt_V_V_tvalid: <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;      soDBG_SinkCnt_V_V_tready: <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">      ---- Input Buffer Space</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      soDBG_InpBufSpace_V_V_tdata : <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      soDBG_InpBufSpace_V_V_tvalid: <span class="keywordflow">out</span> <span class="keywordtype">std_ulogic</span>;</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      soDBG_InpBufSpace_V_V_tready: <span class="keywordflow">in</span>  <span class="keywordtype">std_ulogic</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    );</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> TcpShellInterface;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">component</span> MemTestFlash <span class="keywordflow">is</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">     ------------------------------------------------------</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">     -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">     ------------------------------------------------------</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      ap_clk                     : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;      ap_rst_n                   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">      -- BLock-Level I/O Protocol</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;      ap_start                   : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      ap_done                    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      ap_idle                    : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      ap_ready                   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">      -- From ROLE / Delayed Reset</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      piSysReset_V               : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;      piSysReset_V_ap_vld        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">      --------------------------------------------------------       </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      piMMIO_diag_ctrl_V         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      piMMIO_diag_ctrl_V_ap_vld  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;      poMMIO_diag_stat_V         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      poMMIO_diag_stat_V_ap_vld  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;      poDebug_V                  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;      poDebug_V_ap_vld           : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">      ------------------------------------------------------  </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">      -- ROLE / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">      ---- Axi4-Stream Read Command -----</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      soMemRdCmdP0_TDATA         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;      soMemRdCmdP0_TVALID        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      soMemRdCmdP0_TREADY        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">      ---- Axi4-Stream Read Status ------</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      siMemRdStsP0_TDATA         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      siMemRdStsP0_TVALID        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;      siMemRdStsP0_TREADY        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">      ---- Axi4-Stream Data Output Channel</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      siMemReadP0_TDATA          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      siMemReadP0_TKEEP          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      siMemReadP0_TLAST          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      siMemReadP0_TVALID         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      siMemReadP0_TREADY         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">      ---- Axi4-Stream Write Command ----  </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      soMemWrCmdP0_TDATA         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">79</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;      soMemWrCmdP0_TVALID        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      soMemWrCmdP0_TREADY        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">      ---- Axi4-Stream Write Status -----</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      siMemWrStsP0_TDATA         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      siMemWrStsP0_TVALID        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      siMemWrStsP0_TREADY        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">       ---- Axi4-Stream Write Command ----</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;      soMemWriteP0_TDATA         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">511</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      soMemWriteP0_TKEEP         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;      soMemWriteP0_TLAST         : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(  <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;      soMemWriteP0_TVALID        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      soMemWriteP0_TREADY        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    );</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> MemTestFlash;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160; </div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">component</span> AxisRegisterSlice_64_8_1</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      aclk          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      aresetn       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      s_axis_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      s_axis_tkeep  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      s_axis_tlast  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      s_axis_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      s_axis_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      m_axis_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">63</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      m_axis_tkeep  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>( <span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      m_axis_tlast  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;      m_axis_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      m_axis_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    );</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> AxisRegisterSlice_64_8_1;</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  </div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">component</span> AxisRegisterSlice_32</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      aclk          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      aresetn       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      s_axis_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      s_axis_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      s_axis_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      m_axis_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      m_axis_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      m_axis_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    );</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> AxisRegisterSlice_32;</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  </div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">component</span> AxisRegisterSlice_16</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      aclk          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;      aresetn       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;      s_axis_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      s_axis_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      s_axis_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      m_axis_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      m_axis_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      m_axis_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    );</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> AxisRegisterSlice_16;</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  </div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">component</span> AxisRegisterSlice_96</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;      aclk          : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;      aresetn       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      s_axis_tvalid : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      s_axis_tready : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      s_axis_tdata  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      m_axis_tvalid : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      m_axis_tready : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;      m_axis_tdata  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    );</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> AxisRegisterSlice_96;</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160; </div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <span class="keywordflow">component</span> Fifo_16x16 <span class="keywordflow">is</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      clk         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      srst        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      din         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      wr_en       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      rd_en       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;      dout        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      full        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      empty       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      wr_rst_busy : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      rd_rst_busy : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    );</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> Fifo_16x16;</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  </div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">component</span> Fifo_16x73 <span class="keywordflow">is</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      clk         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      srst        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      din         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      wr_en       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      rd_en       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      dout        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">72</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      full        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;      empty       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      wr_rst_busy : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;      rd_rst_busy : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    );</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> Fifo_16x73;</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  </div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">component</span> Fifo_16x96 <span class="keywordflow">is</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">port</span> (</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;      clk         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      srst        : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;      din         : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      wr_en       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      rd_en       : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      dout        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">95</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;      full        : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      empty       : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      wr_rst_busy : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      rd_rst_busy : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    );</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">component</span> Fifo_16x96;</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160; </div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">  --== FUNCTION DECLARATIONS  [TODO-Move to a package]</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">  --===========================================================================</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordflow">function</span> fVectorize(s: <span class="keywordtype">std_ulogic</span>) <span class="keywordflow">return</span> <span class="keywordtype">std_ulogic_vector</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <span class="keywordflow">variable</span> <span class="vhdlchar">v</span><span class="vhdlchar">:</span> <span class="keywordtype">std_ulogic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="vhdlchar">v</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">s</span>;</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="keywordflow">return</span> <span class="vhdlchar">v</span>;</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">end</span> fVectorize;</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  </div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keywordflow">function</span> fScalarize(v: <span class="keywordflow">in</span> <span class="keywordtype">std_ulogic_vector</span>) <span class="keywordflow">return</span> <span class="keywordtype">std_ulogic</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    <span class="keywordflow">assert</span> <span class="vhdlchar">v</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="keywordflow">report</span> <span class="keyword">&quot;scalarize: output port must be single bit!&quot;</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <span class="keywordflow">severity</span> <span class="vhdlchar">FAILURE</span>;</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">return</span> <span class="vhdlchar">v</span><span class="vhdlchar">(</span><span class="vhdlchar">v</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">LEFT</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="keywordflow">end</span>;</div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160; </div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;   </div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">--################################################################################</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">--#                                                                              #</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">--#                          #####   ####  ####  #     #                         #</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">--#                          #    # #    # #   #  #   #                          #</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">--#                          #    # #    # #    #  ###                           #</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">--#                          #####  #    # #    #   #                            #</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">--#                          #    # #    # #    #   #                            #</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">--#                          #    # #    # #   #    #                            #</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">--#                          #####   ####  ####     #                            #</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">--#                                                                              #</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">--################################################################################</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160; </div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160; </div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">  --#    #     #  ######  ###  #######                                             #</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">  --#    #     #  #        #   #                                                   #</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="comment">  --#    #     #  #        #   #                                                   #</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">  --#    #     #  ######   #   ####                                                #</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">  --#    #     #       #   #   #                                                   #</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">  --#    #######  ######  ###  #                                                   #</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="vhdlchar">gUdpShellInterface</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      USIF : UdpShellInterface_Deprecated</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">          ------------------------------------------------------</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">          -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment">          ------------------------------------------------------</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;          aclk                   =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;          aresetn                =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">          -- SHELL / Mmio Interface</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;          piSHL_Mmio_En_V<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>     =&gt; <a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a>,</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">          -- SHELL / UDP Control Port Interfaces</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;          soSHL_LsnReq_tdata     =&gt; <a class="code" href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">soSHL_Nts_Udp_LsnReq_tdata</a> ,</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;          soSHL_LsnReq_tvalid    =&gt; <a class="code" href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">soSHL_Nts_Udp_LsnReq_tvalid</a>,</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;          soSHL_LsnReq_tready    =&gt; <a class="code" href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">soSHL_Nts_Udp_LsnReq_tready</a>,</div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;          siSHL_LsnRep_tdata     =&gt; <a class="code" href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">siSHL_Nts_Udp_LsnRep_tdata</a> ,</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;          siSHL_LsnRep_tvalid    =&gt; <a class="code" href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">siSHL_Nts_Udp_LsnRep_tvalid</a>,</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;          siSHL_LsnRep_tready    =&gt; <a class="code" href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">siSHL_Nts_Udp_LsnRep_tready</a>,</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;          soSHL_ClsReq_tdata     =&gt; <a class="code" href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">soSHL_Nts_Udp_ClsReq_tdata</a> ,</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;          soSHL_ClsReq_tvalid    =&gt; <a class="code" href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">soSHL_Nts_Udp_ClsReq_tvalid</a>,</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;          soSHL_ClsReq_tready    =&gt; <a class="code" href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">soSHL_Nts_Udp_ClsReq_tready</a>,</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;          siSHL_ClsRep_tdata     =&gt; <a class="code" href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">siSHL_Nts_Udp_ClsRep_tdata</a> ,</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;          siSHL_ClsRep_tvalid    =&gt; <a class="code" href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">siSHL_Nts_Udp_ClsRep_tvalid</a>,</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;          siSHL_ClsRep_tready    =&gt; <a class="code" href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">siSHL_Nts_Udp_ClsRep_tready</a>,</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">          -- SHELL / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;          siSHL_Data_tdata       =&gt; <a class="code" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">siSHL_Nts_Udp_Data_tdata</a>,</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;          siSHL_Data_tkeep       =&gt; <a class="code" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">siSHL_Nts_Udp_Data_tkeep</a>,       </div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;          siSHL_Data_tlast       =&gt; <a class="code" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">siSHL_Nts_Udp_Data_tlast</a>,</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;          siSHL_Data_tvalid      =&gt; <a class="code" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">siSHL_Nts_Udp_Data_tvalid</a>,</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;          siSHL_Data_tready      =&gt; <a class="code" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">siSHL_Nts_Udp_Data_tready</a>,</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;          siSHL_Meta_tdata       =&gt; <a class="code" href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">siSHL_Nts_Udp_Meta_tdata</a>,</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;          siSHL_Meta_tvalid      =&gt; <a class="code" href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">siSHL_Nts_Udp_Meta_tvalid</a>,</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;          siSHL_Meta_tready      =&gt; <a class="code" href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">siSHL_Nts_Udp_Meta_tready</a>,</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;          siSHL_DLen_tdata       =&gt; <a class="code" href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">siSHL_Nts_Udp_DLen_tdata</a>,</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;          siSHL_DLen_tvalid      =&gt; <a class="code" href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">siSHL_Nts_Udp_DLen_tvalid</a>,</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;          siSHL_DLen_tready      =&gt; <a class="code" href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">siSHL_Nts_Udp_DLen_tready</a>,</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">          -- SHELL / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;          soSHL_Data_tdata       =&gt; <a class="code" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">soSHL_Nts_Udp_Data_tdata</a>,</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;          soSHL_Data_tkeep       =&gt; <a class="code" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">soSHL_Nts_Udp_Data_tkeep</a>,       </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;          soSHL_Data_tlast       =&gt; <a class="code" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">soSHL_Nts_Udp_Data_tlast</a>,</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;          soSHL_Data_tvalid      =&gt; <a class="code" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">soSHL_Nts_Udp_Data_tvalid</a>,</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;          soSHL_Data_tready      =&gt; <a class="code" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">soSHL_Nts_Udp_Data_tready</a>,</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">          --      </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;          soSHL_Meta_tdata       =&gt; <a class="code" href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">soSHL_Nts_Udp_Meta_tdata</a>,</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;          soSHL_Meta_tvalid      =&gt; <a class="code" href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">soSHL_Nts_Udp_Meta_tvalid</a>,</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;          soSHL_Meta_tready      =&gt; <a class="code" href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">soSHL_Nts_Udp_Meta_tready</a>,</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;          soSHL_DLen_tdata       =&gt; <a class="code" href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">soSHL_Nts_Udp_DLen_tdata</a>,</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;          soSHL_DLen_tvalid      =&gt; <a class="code" href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">soSHL_Nts_Udp_DLen_tvalid</a>,</div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;          soSHL_DLen_tready      =&gt; <a class="code" href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">soSHL_Nts_Udp_DLen_tready</a>,</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">          -- UAF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;          siUAF_Data_tdata       =&gt; ssUAF_USIF_Data_tdata,</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;          siUAF_Data_tkeep       =&gt; ssUAF_USIF_Data_tkeep,</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;          siUAF_Data_tlast       =&gt; ssUAF_USIF_Data_tlast,</div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;          siUAF_Data_tvalid      =&gt; ssUAF_USIF_Data_tvalid,</div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;          siUAF_Data_tready      =&gt; ssUAF_USIF_Data_tready,</div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">          -- </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;          siUAF_Meta_tdata       =&gt; ssUAF_USIF_Meta_tdata,</div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;          siUAF_Meta_tvalid      =&gt; ssUAF_USIF_Meta_tvalid,</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;          siUAF_Meta_tready      =&gt; ssUAF_USIF_Meta_tready,</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;          siUAF_DLen_tdata       =&gt; ssUAF_USIF_DLen_tdata,</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;          siUAF_DLen_tvalid      =&gt; ssUAF_USIF_DLen_tvalid,</div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;          siUAF_DLen_tready      =&gt; ssUAF_USIF_DLen_tready,</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">          -- UAF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">          --------------------------------------------------------</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;          soUAF_Data_tdata       =&gt; ssUSIF_UAF_Data_tdata,</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;          soUAF_Data_tkeep       =&gt; ssUSIF_UAF_Data_tkeep,</div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;          soUAF_Data_tlast       =&gt; ssUSIF_UAF_Data_tlast,</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;          soUAF_Data_tvalid      =&gt; ssUSIF_UAF_Data_tvalid,</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;          soUAF_Data_tready      =&gt; ssUSIF_UAF_Data_tready,</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;          soUAF_Meta_tdata       =&gt; ssUSIF_UAF_Meta_tdata,</div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;          soUAF_Meta_tvalid      =&gt; ssUSIF_UAF_Meta_tvalid,</div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;          soUAF_Meta_tready      =&gt; ssUSIF_UAF_Meta_tready,</div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">          --</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;          soUAF_DLen_tdata       =&gt; ssUSIF_UAF_DLen_tdata,</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;          soUAF_DLen_tvalid      =&gt; ssUSIF_UAF_DLen_tvalid,</div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;          soUAF_DLen_tready      =&gt; ssUSIF_UAF_DLen_tready</div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;        <span class="vhdlchar">)</span>;<span class="comment"> -- End-of: UdpShellInterface_Deprecated</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      USIF : UdpShellInterface</div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;        <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;        ap_clk                  =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;        ap_rst_n                =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">        -- SHELL / Mmio Interface</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        piSHL_Mmio_En_V         =&gt; <a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a>,</div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">        -- SHELL / UDP Control Port Interfaces</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        soSHL_LsnReq_V_V_tdata  =&gt; <a class="code" href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">soSHL_Nts_Udp_LsnReq_tdata</a> ,</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        soSHL_LsnReq_V_V_tvalid =&gt; <a class="code" href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">soSHL_Nts_Udp_LsnReq_tvalid</a>,</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        soSHL_LsnReq_V_V_tready =&gt; <a class="code" href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">soSHL_Nts_Udp_LsnReq_tready</a>,</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        siSHL_LsnRep_V_tdata    =&gt; <a class="code" href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">siSHL_Nts_Udp_LsnRep_tdata</a> ,</div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        siSHL_LsnRep_V_tvalid   =&gt; <a class="code" href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">siSHL_Nts_Udp_LsnRep_tvalid</a>,</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;        siSHL_LsnRep_V_tready   =&gt; <a class="code" href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">siSHL_Nts_Udp_LsnRep_tready</a>,</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        soSHL_ClsReq_V_V_tdata  =&gt; <a class="code" href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">soSHL_Nts_Udp_ClsReq_tdata</a> ,</div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        soSHL_ClsReq_V_V_tvalid =&gt; <a class="code" href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">soSHL_Nts_Udp_ClsReq_tvalid</a>,</div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        soSHL_ClsReq_V_V_tready =&gt; <a class="code" href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">soSHL_Nts_Udp_ClsReq_tready</a>,</div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        siSHL_ClsRep_V_tdata    =&gt; <a class="code" href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">siSHL_Nts_Udp_ClsRep_tdata</a> ,</div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;        siSHL_ClsRep_V_tvalid   =&gt; <a class="code" href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">siSHL_Nts_Udp_ClsRep_tvalid</a>,</div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        siSHL_ClsRep_V_tready   =&gt; <a class="code" href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">siSHL_Nts_Udp_ClsRep_tready</a>,</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">        -- SHELL / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;        siSHL_Data_tdata        =&gt; <a class="code" href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">siSHL_Nts_Udp_Data_tdata</a>,</div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        siSHL_Data_tkeep        =&gt; <a class="code" href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">siSHL_Nts_Udp_Data_tkeep</a>,       </div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;        siSHL_Data_tlast        =&gt; <a class="code" href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">siSHL_Nts_Udp_Data_tlast</a>,</div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;        siSHL_Data_tvalid       =&gt; <a class="code" href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">siSHL_Nts_Udp_Data_tvalid</a>,</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        siSHL_Data_tready       =&gt; <a class="code" href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">siSHL_Nts_Udp_Data_tready</a>,</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      </div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;        siSHL_Meta_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">siSHL_Nts_Udp_Meta_tdata</a>,</div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;        siSHL_Meta_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">siSHL_Nts_Udp_Meta_tvalid</a>,</div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;        siSHL_Meta_V_tready     =&gt; <a class="code" href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">siSHL_Nts_Udp_Meta_tready</a>,</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;      </div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;        siSHL_DLen_V_V_tdata    =&gt; <a class="code" href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">siSHL_Nts_Udp_DLen_tdata</a>,</div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;        siSHL_DLen_V_V_tvalid   =&gt; <a class="code" href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">siSHL_Nts_Udp_DLen_tvalid</a>,</div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;        siSHL_DLen_V_V_tready   =&gt; <a class="code" href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">siSHL_Nts_Udp_DLen_tready</a>,</div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">        -- SHELL / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;        soSHL_Data_tdata        =&gt; <a class="code" href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">soSHL_Nts_Udp_Data_tdata</a>,</div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        soSHL_Data_tkeep        =&gt; <a class="code" href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">soSHL_Nts_Udp_Data_tkeep</a>,       </div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        soSHL_Data_tlast        =&gt; <a class="code" href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">soSHL_Nts_Udp_Data_tlast</a>,</div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;        soSHL_Data_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">soSHL_Nts_Udp_Data_tvalid</a>,</div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;        soSHL_Data_tready       =&gt; <a class="code" href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">soSHL_Nts_Udp_Data_tready</a>,</div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">        --   </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;        soSHL_Meta_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">soSHL_Nts_Udp_Meta_tdata</a>,</div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;        soSHL_Meta_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">soSHL_Nts_Udp_Meta_tvalid</a>,</div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;        soSHL_Meta_V_tready     =&gt; <a class="code" href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">soSHL_Nts_Udp_Meta_tready</a>,</div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;       </div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;        soSHL_DLen_V_V_tdata    =&gt; <a class="code" href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">soSHL_Nts_Udp_DLen_tdata</a>,</div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;        soSHL_DLen_V_V_tvalid   =&gt; <a class="code" href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">soSHL_Nts_Udp_DLen_tvalid</a>,</div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;        soSHL_DLen_V_V_tready   =&gt; <a class="code" href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">soSHL_Nts_Udp_DLen_tready</a>,</div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment">        -- UAF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;        siUAF_Data_tdata        =&gt; ssUARS_USIF_Data_tdata,</div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;        siUAF_Data_tkeep        =&gt; ssUARS_USIF_Data_tkeep,</div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;        siUAF_Data_tlast        =&gt; ssUARS_USIF_Data_tlast,</div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        siUAF_Data_tvalid       =&gt; ssUARS_USIF_Data_tvalid,</div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;        siUAF_Data_tready       =&gt; ssUARS_USIF_Data_tready,</div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">        -- </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;        siUAF_Meta_V_tdata      =&gt; ssUARS_USIF_Meta_tdata,</div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;        siUAF_Meta_V_tvalid     =&gt; ssUARS_USIF_Meta_tvalid,</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        siUAF_Meta_V_tready     =&gt; ssUARS_USIF_Meta_tready,</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        siUAF_DLen_V_V_tdata    =&gt; ssUARS_USIF_DLen_tdata,</div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        siUAF_DLen_V_V_tvalid   =&gt; ssUARS_USIF_DLen_tvalid,</div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        siUAF_DLen_V_V_tready   =&gt; ssUARS_USIF_DLen_tready,</div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">        -- UAF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;        soUAF_Data_tdata        =&gt; ssUSIF_UARS_Data_tdata,</div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;        soUAF_Data_tkeep        =&gt; ssUSIF_UARS_Data_tkeep,</div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;        soUAF_Data_tlast        =&gt; ssUSIF_UARS_Data_tlast,</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        soUAF_Data_tvalid       =&gt; ssUSIF_UARS_Data_tvalid,</div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;        soUAF_Data_tready       =&gt; ssUSIF_UARS_Data_tready,</div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        soUAF_Meta_V_tdata      =&gt; ssUSIF_UARS_Meta_tdata,</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;        soUAF_Meta_V_tvalid     =&gt; ssUSIF_UARS_Meta_tvalid,</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;        soUAF_Meta_V_tready     =&gt; ssUSIF_UARS_Meta_tready,</div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;        soUAF_DLen_V_V_tdata    =&gt; ssUSIF_UARS_DLen_tdata,</div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;        soUAF_DLen_V_V_tvalid   =&gt; ssUSIF_UARS_DLen_tvalid,</div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;        soUAF_DLen_V_V_tready   =&gt; ssUSIF_UARS_DLen_tready</div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;      <span class="vhdlchar">)</span>;<span class="comment"> -- End-of: UdpShellInterface</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160; </div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">  --###############################################################################</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">  --#                                                                             #</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">  --#    #     #  #####    ######     #####                                       #</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">  --#    #     #  #    #   #     #   #     # #####  #####                         #</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">  --#    #     #  #     #  #     #   #     # #    # #    #                        #</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">  --#    #     #  #     #  ######    ####### #####  #####                         #</span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">  --#    #     #  #    #   #         #     # #      #                             #</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">  --#    #######  #####    #         #     # #      #                             #</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">  --#                                                                             #</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">  --###############################################################################</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  </div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">  --==========================================================================</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">  --==  INST: UDP-APPLICATION_FLASH (UAF) for cFp_HelloKale</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">  --==   This application implements a set of UDP-oriented tests. The [UAF]</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">  --==   connects to the SHELL via a UDP Shell Interface (USIF) block. The</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">  --==   main purpose of the [USIF] is to provide a placeholder for the </span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">  --==   opening of one or multiple listening port(s). The use of the [USIF] is</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">  --==   not a prerequisite, but it is provided here for sake of simplicity.</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">  --==========================================================================</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="vhdlchar">gUdpAppFlash</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    UAF : UdpApplicationFlash_Deprecated</div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;        aclk                      =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;        aresetn                   =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">        -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;        piSHL_Mmio_En_V<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>       =&gt; <a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a>,</div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">        --[NOT_USED] piSHL_Mmio_EchoCtrl_V   =&gt; piSHL_Mmio_UdpEchoCtrl,</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">        --[NOT_USED] piSHL_Mmio_PostDgmEn_V  =&gt; piSHL_Mmio_UdpPostDgmEn,</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">        --[NOT_USED] piSHL_Mmio_CaptDgmEn_V  =&gt; piSHL_Mmio_UdpCaptDgmEn,</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">        -- From USIF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;        siUSIF_Data_tdata     =&gt; ssUSIF_UAF_Data_tdata,</div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;        siUSIF_Data_tkeep     =&gt; ssUSIF_UAF_Data_tkeep,</div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;        siUSIF_Data_tlast     =&gt; ssUSIF_UAF_Data_tlast,</div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;        siUSIF_Data_tvalid    =&gt; ssUSIF_UAF_Data_tvalid,</div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;        siUSIF_Data_tready    =&gt; ssUSIF_UAF_Data_tready,</div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;        siUSIF_Meta_tdata     =&gt; ssUSIF_UAF_Meta_tdata,</div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;        siUSIF_Meta_tvalid    =&gt; ssUSIF_UAF_Meta_tvalid,</div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;        siUSIF_Meta_tready    =&gt; ssUSIF_UAF_Meta_tready,</div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;        siUSIF_DLen_tdata     =&gt; ssUSIF_UAF_DLen_tdata,</div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;        siUSIF_DLen_tvalid    =&gt; ssUSIF_UAF_DLen_tvalid,</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;        siUSIF_DLen_tready    =&gt; ssUSIF_UAF_DLen_tready,</div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">        -- To USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;        soUSIF_Data_tdata     =&gt; ssUAF_USIF_Data_tdata ,</div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;        soUSIF_Data_tkeep     =&gt; ssUAF_USIF_Data_tkeep ,</div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;        soUSIF_Data_tlast     =&gt; ssUAF_USIF_Data_tlast ,</div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;        soUSIF_Data_tvalid    =&gt; ssUAF_USIF_Data_tvalid,</div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;        soUSIF_Data_tready    =&gt; ssUAF_USIF_Data_tready,</div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;        soUSIF_Meta_tdata     =&gt; ssUAF_USIF_Meta_tdata ,</div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;        soUSIF_Meta_tvalid    =&gt; ssUAF_USIF_Meta_tvalid,</div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;        soUSIF_Meta_tready    =&gt; ssUAF_USIF_Meta_tready,</div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;        soUSIF_DLen_tdata     =&gt; ssUAF_USIF_DLen_tdata ,</div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;        soUSIF_DLen_tvalid    =&gt; ssUAF_USIF_DLen_tvalid,</div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;        soUSIF_DLen_tready    =&gt; ssUAF_USIF_DLen_tready</div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    UAF : UdpApplicationFlash</div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;        ap_clk                 =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;        ap_rst_n               =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">        -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;        piSHL_Mmio_En_V<span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>     =&gt; <a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a>,  </div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">        --[NOT_USED] piSHL_Mmio_EchoCtrl_V   =&gt; piSHL_Mmio_UdpEchoCtrl,</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">        --[NOT_USED] piSHL_Mmio_PostDgmEn_V  =&gt; piSHL_Mmio_UdpPostDgmEn,</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">        --[NOT_USED] piSHL_Mmio_CaptDgmEn_V  =&gt; piSHL_Mmio_UdpCaptDgmEn,</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">                --------------------------------------------------------</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">        -- From USIF / UDP Rx Data Interfaces</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;        siUSIF_Data_tdata     =&gt; ssUARS_UAF_Data_tdata,</div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;        siUSIF_Data_tkeep     =&gt; ssUARS_UAF_Data_tkeep,</div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        siUSIF_Data_tlast     =&gt; ssUARS_UAF_Data_tlast,</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;        siUSIF_Data_tvalid    =&gt; ssUARS_UAF_Data_tvalid,</div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        siUSIF_Data_tready    =&gt; ssUARS_UAF_Data_tready,</div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;        siUSIF_Meta_V_tdata   =&gt; ssUARS_UAF_Meta_tdata,</div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;        siUSIF_Meta_V_tvalid  =&gt; ssUARS_UAF_Meta_tvalid,</div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;        siUSIF_Meta_V_tready  =&gt; ssUARS_UAF_Meta_tready,</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;        siUSIF_DLen_V_V_tdata =&gt; ssUARS_UAF_DLen_tdata,</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;        siUSIF_DLen_V_V_tvalid=&gt; ssUARS_UAF_DLen_tvalid,</div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;        siUSIF_DLen_V_V_tready=&gt; ssUARS_UAF_DLen_tready,</div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">        -- To USIF / UDP Tx Data Interfaces</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;        soUSIF_Data_tdata     =&gt; ssUAF_UARS_Data_tdata ,</div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;        soUSIF_Data_tkeep     =&gt; ssUAF_UARS_Data_tkeep ,</div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;        soUSIF_Data_tlast     =&gt; ssUAF_UARS_Data_tlast ,</div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;        soUSIF_Data_tvalid    =&gt; ssUAF_UARS_Data_tvalid,</div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;        soUSIF_Data_tready    =&gt; ssUAF_UARS_Data_tready,</div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;        soUSIF_Meta_V_tdata   =&gt; ssUAF_UARS_Meta_tdata ,</div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;        soUSIF_Meta_V_tvalid  =&gt; ssUAF_UARS_Meta_tvalid,</div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;        soUSIF_Meta_V_tready  =&gt; ssUAF_UARS_Meta_tready,</div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;        soUSIF_DLen_V_V_tdata  =&gt; ssUAF_UARS_DLen_tdata ,</div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        soUSIF_DLen_V_V_tvalid =&gt; ssUAF_UARS_DLen_tvalid,</div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        soUSIF_DLen_V_V_tready =&gt; ssUAF_UARS_DLen_tready</div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  </div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">  --###############################################################################</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment">  --#                                                                             #</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">  --#    #     #  #####    ######    ######                                       #</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">  --#    #     #  #    #   #     #   #      #  #####  ####   ####                 #</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">  --#    #     #  #     #  #     #   #         #     #    # #                     #</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">  --#    #     #  #     #  ######    #####  #  ####  #    # #####                 #</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">  --#    #     #  #    #   #         #      #  #     #    #     #                 #</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">  --#    #######  #####    #         #      #  #      ####  ####                  #</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">  --#                                                                             #</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment">  --###############################################################################</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="vhdlchar">gUdpTxFifos</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">/=</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    ARS_UDP_RX_DATA : AxisRegisterSlice_64_8_1</div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;        s_axis_tdata  =&gt; ssUSIF_UARS_Data_tdata,</div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;        s_axis_tkeep  =&gt; ssUSIF_UARS_Data_tkeep,</div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;        s_axis_tlast  =&gt; ssUSIF_UARS_Data_tlast,</div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;        s_axis_tvalid =&gt; ssUSIF_UARS_Data_tvalid,</div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;        s_axis_tready =&gt; ssUSIF_UARS_Data_tready,</div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;        m_axis_tdata  =&gt; ssUARS_UAF_Data_tdata,</div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;        m_axis_tkeep  =&gt; ssUARS_UAF_Data_tkeep,</div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;        m_axis_tlast  =&gt; ssUARS_UAF_Data_tlast,</div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        m_axis_tvalid =&gt; ssUARS_UAF_Data_tvalid,</div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        m_axis_tready =&gt; ssUARS_UAF_Data_tready</div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    ARS_UDP_RX_META : AxisRegisterSlice_96</div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;        s_axis_tdata  =&gt; ssUSIF_UARS_Meta_tdata,</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        s_axis_tvalid =&gt; ssUSIF_UARS_Meta_tvalid,</div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;        s_axis_tready =&gt; ssUSIF_UARS_Meta_tready,</div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;        m_axis_tdata  =&gt; ssUARS_UAF_Meta_tdata, </div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;        m_axis_tvalid =&gt; ssUARS_UAF_Meta_tvalid,</div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;        m_axis_tready =&gt; ssUARS_UAF_Meta_tready</div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">    --</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    ARS_UDP_RX_DLEN : AxisRegisterSlice_16</div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;        s_axis_tdata  =&gt; ssUSIF_UARS_DLen_tdata,</div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;        s_axis_tvalid =&gt; ssUSIF_UARS_DLen_tvalid,</div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;        s_axis_tready =&gt; ssUSIF_UARS_DLen_tready,</div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        m_axis_tdata  =&gt; ssUARS_UAF_DLen_tdata, </div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;        m_axis_tvalid =&gt; ssUARS_UAF_DLen_tvalid,</div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;        m_axis_tready =&gt; ssUARS_UAF_DLen_tready</div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">    --</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    ARS_UDP_TX_DATA : AxisRegisterSlice_64_8_1</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;        s_axis_tdata  =&gt; ssUAF_UARS_Data_tdata,</div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;        s_axis_tkeep  =&gt; ssUAF_UARS_Data_tkeep,</div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;        s_axis_tlast  =&gt; ssUAF_UARS_Data_tlast,</div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;        s_axis_tvalid =&gt; ssUAF_UARS_Data_tvalid,</div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;        s_axis_tready =&gt; ssUAF_UARS_Data_tready,</div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;        m_axis_tdata  =&gt; ssUARS_USIF_Data_tdata,</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;        m_axis_tkeep  =&gt; ssUARS_USIF_Data_tkeep,</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;        m_axis_tlast  =&gt; ssUARS_USIF_Data_tlast,</div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;        m_axis_tvalid =&gt; ssUARS_USIF_Data_tvalid,</div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;        m_axis_tready =&gt; ssUARS_USIF_Data_tready</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    ARS_UDP_TX_META : AxisRegisterSlice_96</div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;        s_axis_tdata  =&gt; ssUAF_UARS_Meta_tdata,</div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;        s_axis_tvalid =&gt; ssUAF_UARS_Meta_tvalid,</div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;        s_axis_tready =&gt; ssUAF_UARS_Meta_tready,</div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;        m_axis_tdata  =&gt; ssUARS_USIF_Meta_tdata, </div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;        m_axis_tvalid =&gt; ssUARS_USIF_Meta_tvalid,</div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;        m_axis_tready =&gt; ssUARS_USIF_Meta_tready</div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    ARS_UDP_TX_DLEN : AxisRegisterSlice_16</div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;        s_axis_tdata  =&gt; ssUAF_UARS_DLen_tdata,</div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;        s_axis_tvalid =&gt; ssUAF_UARS_DLen_tvalid,</div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;        s_axis_tready =&gt; ssUAF_UARS_DLen_tready,</div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;        m_axis_tdata  =&gt; ssUARS_USIF_DLen_tdata, </div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;        m_axis_tvalid =&gt; ssUARS_USIF_DLen_tvalid,</div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;        m_axis_tready =&gt; ssUARS_USIF_DLen_tready</div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment">--    FIFO_UDP_RX_DATA : Fifo_16x73</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">--      port map (</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="comment">--        clk          =&gt; piSHL_156_25Clk,</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment">--        srst         =&gt; piSHL_Mmio_Ly7Rst,</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment">--        din          =&gt; ssUSIF_FIFO_Udp_Data_data,</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">--        wr_en        =&gt; ssUSIF_FIFO_Udp_Data_write,</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">--        full         =&gt; ssUSIF_FIFO_Udp_Data_full,</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="comment">--        --           </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">--        dout         =&gt; ssFIFO_UAF_Udp_Data_data,</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">--        rd_en        =&gt; ssFIFO_UAF_Udp_Data_read,</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="comment">--        empty        =&gt; ssFIFO_UAF_Udp_Data_empty,</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment">--        wr_rst_busy  =&gt; open,</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">--        rd_rst_busy  =&gt; open</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">--      );</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">--    FIFO_UDP_RX_META : Fifo_16x96                   </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">--      port map (                                    </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">--        clk          =&gt; piSHL_156_25Clk,            </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">--        srst         =&gt; piSHL_Mmio_Ly7Rst,          </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">--        din          =&gt; ssUSIF_FIFO_Udp_Meta_data,  </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">--        wr_en        =&gt; ssUSIF_FIFO_Udp_Meta_write, </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">--        full         =&gt; ssUSIF_FIFO_Udp_Meta_full,  </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">--        --                                          </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">--        dout         =&gt; ssFIFO_UAF_Udp_Meta_data,  </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">--        rd_en        =&gt; ssFIFO_UAF_Udp_Meta_read,   </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment">--        empty        =&gt; ssFIFO_UAF_Udp_Meta_empty,</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">--        wr_rst_busy  =&gt; open,                       </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment">--        rd_rst_busy  =&gt; open                        </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">--      );</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">--    --</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">--    FIFO_UDP_TX_DATA : Fifo_16x73</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment">--      port map (</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">--        clk          =&gt; piSHL_156_25Clk,</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">--        srst         =&gt; piSHL_Mmio_Ly7Rst,</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">--        din          =&gt; ssUAF_FIFO_Udp_Data_data,</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">--        wr_en        =&gt; ssUAF_FIFO_Udp_Data_write,</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">--        full         =&gt; ssUAF_FIFO_Udp_Data_full,</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">--        --                      </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">--        dout         =&gt; ssFIFO_USIF_Udp_Data_data,</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">--        rd_en        =&gt; ssFIFO_USIF_Udp_Data_read,</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">--        empty        =&gt; ssFIFO_USIF_Udp_Data_empty,</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">--        wr_rst_busy  =&gt; open,</span></div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">--        rd_rst_busy  =&gt; open</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">--    );</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">--    FIFO_UDP_TX_META : Fifo_16x96</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">--      port map (</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">--        clk          =&gt; piSHL_156_25Clk,</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">--        srst         =&gt; piSHL_Mmio_Ly7Rst,</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">--        din          =&gt; ssUAF_FIFO_Udp_Meta_data,</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">--        wr_en        =&gt; ssUAF_FIFO_Udp_Meta_write,</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">--        full         =&gt; ssUAF_FIFO_Udp_Meta_full,</span></div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">--        --</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">--        dout         =&gt; ssFIFO_USIF_Udp_Meta_data,</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment">--        rd_en        =&gt; ssFIFO_USIF_Udp_Meta_read,</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">--        empty        =&gt; ssFIFO_USIF_Udp_Meta_empty,</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">--        wr_rst_busy  =&gt; open,</span></div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="comment">--        rd_rst_busy  =&gt; open</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">--      );</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment">--    FIFO_UDP_TX_DLEN : Fifo_16x16</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">--      port map (</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment">--        clk          =&gt; piSHL_156_25Clk,</span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">--        srst         =&gt; piSHL_Mmio_Ly7Rst,</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment">--        din          =&gt; ssUAF_FIFO_Udp_DLen_data,</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">--        wr_en        =&gt; ssUAF_FIFO_Udp_DLen_write,</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">--        full         =&gt; ssUAF_FIFO_Udp_DLen_full,</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">--        --</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment">--        dout         =&gt; ssFIFO_USIF_Udp_DLen_data,</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">--        rd_en        =&gt; ssFIFO_USIF_Udp_DLen_read,</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">--        empty        =&gt; ssFIFO_USIF_Udp_DLen_empty,</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">--        wr_rst_busy  =&gt; open,</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">--        rd_rst_busy  =&gt; open</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">--      );       </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160; </div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">  --#    #######  ######  ###  #######                                             #</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">  --#       #     #        #   #                                                   #</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">  --#       #     #        #   #                                                   #</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">  --#       #     ######   #   ####                                                #</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">  --#       #          #   #   #                                                   #</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">  --#       #     ######  ###  #                                                   #</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  <span class="vhdlchar">gTcpShellInterface</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    TSIF : TcpShellInterface_Deprecated</div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        aclk                      =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;        aresetn                   =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">        -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">        --------------------------------------------------------       </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;        piSHL_Mmio_En_V           =&gt; <a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a>,</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">        -- TAF (via TARS) / Tx Data Interfaces (APP--&gt;SHELL)</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        siTAF_Data_tdata          =&gt; ssTARS_TSIF_Data_tdata,</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;        siTAF_Data_tkeep          =&gt; ssTARS_TSIF_Data_tkeep,</div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;        siTAF_Data_tlast          =&gt; ssTARS_TSIF_Data_tlast,</div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;        siTAF_Data_tvalid         =&gt; ssTARS_TSIF_Data_tvalid,</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;        siTAF_Data_tready         =&gt; ssTARS_TSIF_Data_tready,</div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;        siTAF_SessId_tdata        =&gt; ssTARS_TSIF_SessId_tdata,</div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;        siTAF_SessId_tvalid       =&gt; ssTARS_TSIF_SessId_tvalid,</div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;        siTAF_SessId_tready       =&gt; ssTARS_TSIF_SessId_tready,</div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;        siTAF_DatLen_tdata        =&gt; ssTARS_TSIF_DatLen_tdata,</div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;        siTAF_DatLen_tvalid       =&gt; ssTARS_TSIF_DatLen_tvalid,</div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;        siTAF_DatLen_tready       =&gt; ssTARS_TSIF_DatLen_tready,</div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">        -- TAF (via TARS) / Rx Data Interfaces (SHELL--&gt;APP)</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;        soTAF_Data_tdata          =&gt; ssTSIF_TARS_Data_tdata,</div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;        soTAF_Data_tkeep          =&gt; ssTSIF_TARS_Data_tkeep,</div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;        soTAF_Data_tlast          =&gt; ssTSIF_TARS_Data_tlast,</div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;        soTAF_Data_tvalid         =&gt; ssTSIF_TARS_Data_tvalid,</div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;        soTAF_Data_tready         =&gt; ssTSIF_TARS_Data_tready,</div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;        soTAF_SessId_tdata        =&gt; ssTSIF_TARS_SessId_tdata,</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;        soTAF_SessId_tvalid       =&gt; ssTSIF_TARS_SessId_tvalid,</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;        soTAF_SessId_tready       =&gt; ssTSIF_TARS_SessId_tready,</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;        soTAF_DatLen_tdata        =&gt; ssTSIF_TARS_DatLen_tdata,</div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;        soTAF_DatLen_tvalid       =&gt; ssTSIF_TARS_DatLen_tvalid,</div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;        soTAF_DatLen_tready       =&gt; ssTSIF_TARS_DatLen_tready,</div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">        -- SHELL / RxP Data Flow Interfaces</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">        ---- TCP Data Stream Notification </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;        siSHL_Notif_tdata         =&gt; <a class="code" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">siSHL_Nts_Tcp_Notif_tdata</a>,</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;        siSHL_Notif_tvalid        =&gt; <a class="code" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">siSHL_Nts_Tcp_Notif_tvalid</a>,</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;        siSHL_Notif_tready        =&gt; <a class="code" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">siSHL_Nts_Tcp_Notif_tready</a>,</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">        ---- TCP Data Request Stream -----</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;        soSHL_DReq_tdata          =&gt; <a class="code" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">soSHL_Nts_Tcp_DReq_tdata</a>,</div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;        soSHL_DReq_tvalid         =&gt; <a class="code" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">soSHL_Nts_Tcp_DReq_tvalid</a>,</div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;        soSHL_DReq_tready         =&gt; <a class="code" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">soSHL_Nts_Tcp_DReq_tready</a>,</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">        ---- TCP Data Stream  ------------</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;        siSHL_Data_tdata          =&gt; <a class="code" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">siSHL_Nts_Tcp_Data_tdata</a>, </div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;        siSHL_Data_tkeep          =&gt; <a class="code" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">siSHL_Nts_Tcp_Data_tkeep</a>, </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;        siSHL_Data_tlast          =&gt; <a class="code" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">siSHL_Nts_Tcp_Data_tlast</a>, </div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;        siSHL_Data_tvalid         =&gt; <a class="code" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">siSHL_Nts_Tcp_Data_tvalid</a>,</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;        siSHL_Data_tready         =&gt; <a class="code" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">siSHL_Nts_Tcp_Data_tready</a>,</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">        ---- TCP Meta Stream -------------</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;        siSHL_Meta_tdata          =&gt; <a class="code" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">siSHL_Nts_Tcp_Meta_tdata</a>,</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;        siSHL_Meta_tvalid         =&gt; <a class="code" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">siSHL_Nts_Tcp_Meta_tvalid</a>,</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;        siSHL_Meta_tready         =&gt; <a class="code" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">siSHL_Nts_Tcp_Meta_tready</a>,</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">        -- SHELL / RxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">        -- FPGA Receive Path (SHELL--&gt;APP) --------</span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">        ---- TCP Listen Request Stream -----</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;        soSHL_LsnReq_tdata        =&gt; <a class="code" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">soSHL_Nts_Tcp_LsnReq_tdata</a>,</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;        soSHL_LsnReq_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">soSHL_Nts_Tcp_LsnReq_tvalid</a>,</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;        soSHL_LsnReq_tready       =&gt; <a class="code" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">soSHL_Nts_Tcp_LsnReq_tready</a>,</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">        ---- TCP Listen Rep Stream ---------</span></div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;        siSHL_LsnRep_tdata        =&gt; <a class="code" href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">siSHL_Nts_Tcp_LsnRep_tdata</a>,</div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;        siSHL_LsnRep_tvalid       =&gt; <a class="code" href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">siSHL_Nts_Tcp_LsnRep_tvalid</a>, </div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;        siSHL_LsnRep_tready       =&gt; <a class="code" href="classRole__Kale.html#ae77e01808f021586738b323deec34421">siSHL_Nts_Tcp_LsnRep_tready</a>, </div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">        -- SHELL / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">        ---- TCP Data Stream ------------- </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;        soSHL_Data_tdata          =&gt; <a class="code" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">soSHL_Nts_Tcp_Data_tdata</a>, </div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;        soSHL_Data_tkeep          =&gt; <a class="code" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">soSHL_Nts_Tcp_Data_tkeep</a>, </div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;        soSHL_Data_tlast          =&gt; <a class="code" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">soSHL_Nts_Tcp_Data_tlast</a>, </div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;        soSHL_Data_tvalid         =&gt; <a class="code" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">soSHL_Nts_Tcp_Data_tvalid</a>,</div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;        soSHL_Data_tready         =&gt; <a class="code" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">soSHL_Nts_Tcp_Data_tready</a>,</div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">        ---- TCP Send Request ------------</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;        soSHL_SndReq_tdata        =&gt; <a class="code" href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">soSHL_Nts_Tcp_SndReq_tdata</a>,</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;        soSHL_SndReq_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">soSHL_Nts_Tcp_SndReq_tvalid</a>,</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;        soSHL_SndReq_tready       =&gt; <a class="code" href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">soSHL_Nts_Tcp_SndReq_tready</a>,</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">        ---- TCP Send Reply --------------</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;        siSHL_SndRep_tdata        =&gt; <a class="code" href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">siSHL_Nts_Tcp_SndRep_tdata</a>,</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;        siSHL_SndRep_tvalid       =&gt; <a class="code" href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">siSHL_Nts_Tcp_SndRep_tvalid</a>,</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;        siSHL_SndRep_tready       =&gt; <a class="code" href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">siSHL_Nts_Tcp_SndRep_tready</a>,</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">        -- SHELL / TxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment">        -- FPGA Transmit Path (APP--&gt;SHELL) -------</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment">        ---- TCP Open Session Request Stream </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;        soSHL_OpnReq_tdata        =&gt; <a class="code" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">soSHL_Nts_Tcp_OpnReq_tdata</a>, </div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;        soSHL_OpnReq_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">soSHL_Nts_Tcp_OpnReq_tvalid</a>,</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;        soSHL_OpnReq_tready       =&gt; <a class="code" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">soSHL_Nts_Tcp_OpnReq_tready</a>,</div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">        ---- TCP Open Session Status Stream  </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;        siSHL_OpnRep_tdata        =&gt; <a class="code" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">siSHL_Nts_Tcp_OpnRep_tdata</a>,  </div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;        siSHL_OpnRep_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">siSHL_Nts_Tcp_OpnRep_tvalid</a>,</div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;        siSHL_OpnRep_tready       =&gt; <a class="code" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">siSHL_Nts_Tcp_OpnRep_tready</a>,</div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">        ---- TCP Close Request Stream  ---</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;        soSHL_ClsReq_tdata        =&gt; <a class="code" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">soSHL_Nts_Tcp_ClsReq_tdata</a>,</div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        soSHL_ClsReq_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">soSHL_Nts_Tcp_ClsReq_tvalid</a>,</div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;        soSHL_ClsReq_tready       =&gt; <a class="code" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">soSHL_Nts_Tcp_ClsReq_tready</a></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      <span class="vhdlchar">)</span>;<span class="comment"> -- End of: TcpShellInterface_Deprecated</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;    TSIF : TcpShellInterface</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;        ap_clk                    =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;        ap_rst_n                  =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">        -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;        piSHL_Mmio_En_V           =&gt; <a class="code" href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">piSHL_Mmio_Ly7En</a>,</div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">        -- TAF (via TARS) / TxP Data Flow Interfaces (APP--&gt;SHELL)</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;        siTAF_Data_tdata          =&gt; ssTARS_TSIF_Data_tdata,</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;        siTAF_Data_tkeep          =&gt; ssTARS_TSIF_Data_tkeep,</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;        siTAF_Data_tlast          =&gt; ssTARS_TSIF_Data_tlast,</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;        siTAF_Data_tvalid         =&gt; ssTARS_TSIF_Data_tvalid,</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;        siTAF_Data_tready         =&gt; ssTARS_TSIF_Data_tready,</div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;        siTAF_SessId_V_V_tdata    =&gt; ssTARS_TSIF_SessId_tdata,</div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;        siTAF_SessId_V_V_tvalid   =&gt; ssTARS_TSIF_SessId_tvalid,</div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;        siTAF_SessId_V_V_tready   =&gt; ssTARS_TSIF_SessId_tready,</div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;        siTAF_DatLen_V_V_tdata    =&gt; ssTARS_TSIF_DatLen_tdata,</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;        siTAF_DatLen_V_V_tvalid   =&gt; ssTARS_TSIF_DatLen_tvalid,</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;        siTAF_DatLen_V_V_tready   =&gt; ssTARS_TSIF_DatLen_tready,</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment">        -- TAF (via TARS) / RxP Data Flow Interfaces (SHELL--&gt;APP)</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">        ------------------------------------------------------  </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;        soTAF_Data_tdata          =&gt; ssTSIF_TARS_Data_tdata,</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;        soTAF_Data_tkeep          =&gt; ssTSIF_TARS_Data_tkeep,</div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;        soTAF_Data_tlast          =&gt; ssTSIF_TARS_Data_tlast,</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;        soTAF_Data_tvalid         =&gt; ssTSIF_TARS_Data_tvalid,</div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;        soTAF_Data_tready         =&gt; ssTSIF_TARS_Data_tready,</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;        soTAF_SessId_V_V_tdata    =&gt; ssTSIF_TARS_SessId_tdata,</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;        soTAF_SessId_V_V_tvalid   =&gt; ssTSIF_TARS_SessId_tvalid,</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;        soTAF_SessId_V_V_tready   =&gt; ssTSIF_TARS_SessId_tready,</div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;        soTAF_DatLen_V_V_tdata    =&gt; ssTSIF_TARS_DatLen_tdata,</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;        soTAF_DatLen_V_V_tvalid   =&gt; ssTSIF_TARS_DatLen_tvalid,</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;        soTAF_DatLen_V_V_tready   =&gt; ssTSIF_TARS_DatLen_tready,</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">        -- SHELL / RxP Data Flow Interfaces</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">        ---- TCP Data Notification Stream</span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;        siSHL_Notif_V_tdata       =&gt; <a class="code" href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">siSHL_Nts_Tcp_Notif_tdata</a>,</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;        siSHL_Notif_V_tvalid      =&gt; <a class="code" href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">siSHL_Nts_Tcp_Notif_tvalid</a>,</div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;        siSHL_Notif_V_tready      =&gt; <a class="code" href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">siSHL_Nts_Tcp_Notif_tready</a>,</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">        ---- TCP Data Request Stream</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;        soSHL_DReq_V_tdata        =&gt; <a class="code" href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">soSHL_Nts_Tcp_DReq_tdata</a>,</div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;        soSHL_DReq_V_tvalid       =&gt; <a class="code" href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">soSHL_Nts_Tcp_DReq_tvalid</a>,</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;        soSHL_DReq_V_tready       =&gt; <a class="code" href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">soSHL_Nts_Tcp_DReq_tready</a>,</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment">        ---- TCP Data Stream</span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        siSHL_Data_tdata          =&gt; <a class="code" href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">siSHL_Nts_Tcp_Data_tdata</a>, </div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;        siSHL_Data_tkeep          =&gt; <a class="code" href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">siSHL_Nts_Tcp_Data_tkeep</a>, </div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        siSHL_Data_tlast          =&gt; <a class="code" href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">siSHL_Nts_Tcp_Data_tlast</a>, </div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;        siSHL_Data_tvalid         =&gt; <a class="code" href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">siSHL_Nts_Tcp_Data_tvalid</a>,</div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;        siSHL_Data_tready         =&gt; <a class="code" href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">siSHL_Nts_Tcp_Data_tready</a>,</div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">        ---- TCP Metadata Stream </span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;        siSHL_Meta_V_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">siSHL_Nts_Tcp_Meta_tdata</a>,</div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;        siSHL_Meta_V_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">siSHL_Nts_Tcp_Meta_tvalid</a>,</div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;        siSHL_Meta_V_V_tready     =&gt; <a class="code" href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">siSHL_Nts_Tcp_Meta_tready</a>,</div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">        -- SHELL / RxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment">        -- FPGA Receive Path (SHELL--&gt;APP) ------- :</span></div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment">        ---- TCP Listen Request Stream </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;        soSHL_LsnReq_V_V_tdata    =&gt; <a class="code" href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">soSHL_Nts_Tcp_LsnReq_tdata</a>,</div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        soSHL_LsnReq_V_V_tvalid   =&gt; <a class="code" href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">soSHL_Nts_Tcp_LsnReq_tvalid</a>,</div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        soSHL_LsnReq_V_V_tready   =&gt; <a class="code" href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">soSHL_Nts_Tcp_LsnReq_tready</a>,</div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">        ---- TCP Listen Stream </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;        siSHL_LsnRep_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">siSHL_Nts_Tcp_LsnRep_tdata</a>,     </div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;        siSHL_LsnRep_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">siSHL_Nts_Tcp_LsnRep_tvalid</a>, </div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;        siSHL_LsnRep_V_tready     =&gt; <a class="code" href="classRole__Kale.html#ae77e01808f021586738b323deec34421">siSHL_Nts_Tcp_LsnRep_tready</a>,</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">        -- SHELL / TxP Data Flow Interfaces</span></div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">        ---- TCP Data Stream </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;        soSHL_Data_tdata          =&gt; <a class="code" href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">soSHL_Nts_Tcp_Data_tdata</a>, </div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;        soSHL_Data_tkeep          =&gt; <a class="code" href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">soSHL_Nts_Tcp_Data_tkeep</a>, </div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;        soSHL_Data_tlast          =&gt; <a class="code" href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">soSHL_Nts_Tcp_Data_tlast</a>, </div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;        soSHL_Data_tvalid         =&gt; <a class="code" href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">soSHL_Nts_Tcp_Data_tvalid</a>,</div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;        soSHL_Data_tready         =&gt; <a class="code" href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">soSHL_Nts_Tcp_Data_tready</a>,</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">        ---- TCP Send Request </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        soSHL_SndReq_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">soSHL_Nts_Tcp_SndReq_tdata</a>,  </div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;        soSHL_SndReq_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">soSHL_Nts_Tcp_SndReq_tvalid</a>,</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;        soSHL_SndReq_V_tready     =&gt; <a class="code" href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">soSHL_Nts_Tcp_SndReq_tready</a>,</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">        ---- TCP Send Reply</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        siSHL_SndRep_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">siSHL_Nts_Tcp_SndRep_tdata</a>,</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;        siSHL_SndRep_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">siSHL_Nts_Tcp_SndRep_tvalid</a>,</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;        siSHL_SndRep_V_tready     =&gt; <a class="code" href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">siSHL_Nts_Tcp_SndRep_tready</a>,</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment">        -- SHELL / TxP Ctlr Flow Interfaces</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="comment">        -- FPGA Transmit Path (APP--&gt;SHELL) ------</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">        ---- TCP Open Session Request Stream </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;        soSHL_OpnReq_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">soSHL_Nts_Tcp_OpnReq_tdata</a>,</div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;        soSHL_OpnReq_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">soSHL_Nts_Tcp_OpnReq_tvalid</a>,</div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;        soSHL_OpnReq_V_tready     =&gt; <a class="code" href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">soSHL_Nts_Tcp_OpnReq_tready</a>,</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">        ---- TCP Open Session Status Stream  </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;        siSHL_OpnRep_V_tdata      =&gt; <a class="code" href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">siSHL_Nts_Tcp_OpnRep_tdata</a>,  </div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        siSHL_OpnRep_V_tvalid     =&gt; <a class="code" href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">siSHL_Nts_Tcp_OpnRep_tvalid</a>,</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        siSHL_OpnRep_V_tready     =&gt; <a class="code" href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">siSHL_Nts_Tcp_OpnRep_tready</a>,</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment">        ---- TCP Close Request Stream </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;        soSHL_ClsReq_V_V_tdata    =&gt; <a class="code" href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">soSHL_Nts_Tcp_ClsReq_tdata</a>,</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;        soSHL_ClsReq_V_V_tvalid   =&gt; <a class="code" href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">soSHL_Nts_Tcp_ClsReq_tvalid</a>,</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;        soSHL_ClsReq_V_V_tready   =&gt; <a class="code" href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">soSHL_Nts_Tcp_ClsReq_tready</a>,</div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">        -- DEBUG Interfaces</span></div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">        ---- Sink Counter Stream</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;        soDBG_SinkCnt_V_V_tdata      =&gt; ssTSIF_ARS_SinkCnt_tdata,</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        soDBG_SinkCnt_V_V_tvalid     =&gt; ssTSIF_ARS_SinkCnt_tvalid,</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;        soDBG_SinkCnt_V_V_tready     =&gt; ssTSIF_ARS_SinkCnt_tready,</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">        ---- Input Buffer Space Stream</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;        soDBG_InpBufSpace_V_V_tdata  =&gt; sTSIF_DBG_InpBufSpace,</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;        soDBG_InpBufSpace_V_V_tvalid =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;        soDBG_InpBufSpace_V_V_tready =&gt; &#39;1&#39;</div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;      <span class="vhdlchar">)</span>;<span class="comment"> -- End of: TcpShellInterface</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  </div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">  --###############################################################################</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">  --#                                                                             #</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">  --#    #######    ####   ######     ###                                         #</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">  --#       #      #       #     #   #   #  ####   ####                           #</span></div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">  --#       #     #        #     #   #   #  #   # #                               #</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">  --#       #     #        ######    #####  ####  #####                           #</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">  --#       #      #       #         #   #  # #       #                           #</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">  --#       #       ####   #         #   #  #  #  ####                            #</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">  --#                                                                             #</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">  --###############################################################################</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="vhdlchar">gArsTcp</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">/=</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    ARS_TCP_RX_DATA   : AxisRegisterSlice_64_8_1</div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;        s_axis_tdata  =&gt; ssTSIF_TARS_Data_tdata,</div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;        s_axis_tkeep  =&gt; ssTSIF_TARS_Data_tkeep,</div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        s_axis_tlast  =&gt; ssTSIF_TARS_Data_tlast,</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;        s_axis_tvalid =&gt; ssTSIF_TARS_Data_tvalid,</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;        s_axis_tready =&gt; ssTSIF_TARS_Data_tready,</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;        m_axis_tdata  =&gt; ssTARS_TAF_Data_tdata,</div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        m_axis_tkeep  =&gt; ssTARS_TAF_Data_tkeep,</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;        m_axis_tlast  =&gt; ssTARS_TAF_Data_tlast,</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;        m_axis_tvalid =&gt; ssTARS_TAF_Data_tvalid,</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;        m_axis_tready =&gt; ssTARS_TAF_Data_tready</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    ARS_TCP_RX_SESSID : AxisRegisterSlice_16</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;        s_axis_tdata  =&gt; ssTSIF_TARS_SessId_tdata,</div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;        s_axis_tvalid =&gt; ssTSIF_TARS_SessId_tvalid,</div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;        s_axis_tready =&gt; ssTSIF_TARS_SessId_tready,</div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;        m_axis_tdata  =&gt; ssTARS_TAF_SessId_tdata, </div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;        m_axis_tvalid =&gt; ssTARS_TAF_SessId_tvalid,</div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;        m_axis_tready =&gt; ssTARS_TAF_SessId_tready</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    ARS_TCP_RX_DATLEN : AxisRegisterSlice_16</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        s_axis_tdata  =&gt; ssTSIF_TARS_DatLen_tdata,</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;        s_axis_tvalid =&gt; ssTSIF_TARS_DatLen_tvalid,</div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;        s_axis_tready =&gt; ssTSIF_TARS_DatLen_tready,</div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        m_axis_tdata  =&gt; ssTARS_TAF_DatLen_tdata, </div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;        m_axis_tvalid =&gt; ssTARS_TAF_DatLen_tvalid,</div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;        m_axis_tready =&gt; ssTARS_TAF_DatLen_tready</div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="comment">    --</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    ARS_TCP_TX_DATA   : AxisRegisterSlice_64_8_1</div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;        s_axis_tdata  =&gt; ssTAF_TARS_Data_tdata,</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;        s_axis_tkeep  =&gt; ssTAF_TARS_Data_tkeep,</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;        s_axis_tlast  =&gt; ssTAF_TARS_Data_tlast,</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;        s_axis_tvalid =&gt; ssTAF_TARS_Data_tvalid,</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;        s_axis_tready =&gt; ssTAF_TARS_Data_tready,</div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;        m_axis_tdata  =&gt; ssTARS_TSIF_Data_tdata,</div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;        m_axis_tkeep  =&gt; ssTARS_TSIF_Data_tkeep,</div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        m_axis_tlast  =&gt; ssTARS_TSIF_Data_tlast,</div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;        m_axis_tvalid =&gt; ssTARS_TSIF_Data_tvalid,</div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;        m_axis_tready =&gt; ssTARS_TSIF_Data_tready</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    ARS_TCP_TX_SESSID : AxisRegisterSlice_16</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;        s_axis_tdata  =&gt; ssTAF_TARS_SessId_tdata,</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;        s_axis_tvalid =&gt; ssTAF_TARS_SessId_tvalid,</div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;        s_axis_tready =&gt; ssTAF_TARS_SessId_tready,</div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;        m_axis_tdata  =&gt; ssTARS_TSIF_SessId_tdata, </div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;        m_axis_tvalid =&gt; ssTARS_TSIF_SessId_tvalid,</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;        m_axis_tready =&gt; ssTARS_TSIF_SessId_tready</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;    ARS_TCP_TX_DATLEN : AxisRegisterSlice_16</div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        s_axis_tdata  =&gt; ssTAF_TARS_DatLen_tdata,</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;        s_axis_tvalid =&gt; ssTAF_TARS_DatLen_tvalid,</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;        s_axis_tready =&gt; ssTAF_TARS_DatLen_tready,</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;        m_axis_tdata  =&gt; ssTARS_TSIF_DatLen_tdata, </div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;        m_axis_tvalid =&gt; ssTARS_TSIF_DatLen_tvalid,</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;        m_axis_tready =&gt; ssTARS_TSIF_DatLen_tready</div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">    -- </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    ARS_TCP_DBG_SINK_CNT : AxisRegisterSlice_32</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;        aclk          =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;        aresetn       =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;        s_axis_tdata  =&gt; ssTSIF_ARS_SinkCnt_tdata,</div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;        s_axis_tvalid =&gt; ssTSIF_ARS_SinkCnt_tvalid,</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;        s_axis_tready =&gt; ssTSIF_ARS_SinkCnt_tready,</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;        m_axis_tdata  =&gt; sTSIF_DBG_SinkCnt,</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;        m_axis_tvalid =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;        m_axis_tready =&gt; &#39;1&#39;</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    </div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">  --#    #######    ####   ######     #####                                        #</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">  --#       #      #       #     #   #     # #####   #####                         #</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">  --#       #     #        #     #   #     # #    #  #    #                        #</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">  --#       #     #        ######    ####### #####   #####                         #</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">  --#       #      #       #         #     # #       #                             #</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">  --#       #       ####   #         #     # #       #                             #</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  </div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">  --==========================================================================</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">  --==  INST: TCP-APPLICATION_FLASH (TAF) for cFp_HelloKale</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">  --==   This application implements a set of TCP-oriented tests. The [TAF]</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">  --==   connects to the SHELL via a TCP Shell Interface (TSIF) block. The</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">  --==   main purpose of the [TSIF] is to provide a placeholder for the </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">  --==   opening of one or multiple listening port(s). The use of the [TSIF] is</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment">  --==   not a prerequisite, but it is provided here for sake of simplicity.</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="comment">  --==========================================================================</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="vhdlchar">gTcpAppFlash</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">gVivadoVersion</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">2016</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;    TAF : TcpApplicationFlash_Deprecated</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;        aclk                 =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;        aresetn              =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">        -------------------- ------------------------------------</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">        -- From SHELL / Mmio  Interfaces</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">        -------------------- ------------------------------------</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">        --[NOT_USED] piSHL_MmioEchoCtrl_V   =&gt; piSHL_Mmio_TcpEchoCtrl,</span></div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="comment">        --[NOT_USED] piSHL_MmioPostSegEn_V  =&gt; piSHL_Mmio_TcpPostSegEn,</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">        --[NOT_USED] piSHL_MmioCaptSegEn_V  =&gt; piSHL_Mmio_TcpCaptSegEn,</span></div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">        --------------------- -----------------------------------</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">        -- From TSIF (via TARS) / Tcp Rx Data Interfaces</span></div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">        --------------------- -----------------------------------</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;        siTSIF_Data_tdata    =&gt; ssTARS_TAF_Data_tdata,</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;        siTSIF_Data_tkeep    =&gt; ssTARS_TAF_Data_tkeep,</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        siTSIF_Data_tlast    =&gt; ssTARS_TAF_Data_tlast,</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;        siTSIF_Data_tvalid   =&gt; ssTARS_TAF_Data_tvalid,</div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;        siTSIF_Data_tready   =&gt; ssTARS_TAF_Data_tready,</div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;        siTSIF_SessId_tdata  =&gt; ssTARS_TAF_SessId_tdata,</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;        siTSIF_SessId_tvalid =&gt; ssTARS_TAF_SessId_tvalid,</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;        siTSIF_SessId_tready =&gt; ssTARS_TAF_SessId_tready,</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">        --TSIF</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;        siTSIF_DatLen_tdata  =&gt; ssTARS_TAF_DatLen_tdata,</div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;        siTSIF_DatLen_tvalid =&gt; ssTARS_TAF_DatLen_tvalid,</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;        siTSIF_DatLen_tready =&gt; ssTARS_TAF_DatLen_tready,</div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">        --------------------- -----------------------------------</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">        -- To TSIF (via TARS) / Tcp Tx Data Interfaces</span></div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">        --------------------- -----------------------------------</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;        soTSIF_Data_tdata    =&gt; ssTAF_TARS_Data_tdata,</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        soTSIF_Data_tkeep    =&gt; ssTAF_TARS_Data_tkeep,</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        soTSIF_Data_tlast    =&gt; ssTAF_TARS_Data_tlast,</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;        soTSIF_Data_tvalid   =&gt; ssTAF_TARS_Data_tvalid,</div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;        soTSIF_Data_tready   =&gt; ssTAF_TARS_Data_tready,</div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;        soTSIF_SessId_tdata  =&gt; ssTAF_TARS_SessId_tdata,</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;        soTSIF_SessId_tvalid =&gt; ssTAF_TARS_SessId_tvalid,</div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;        soTSIF_SessId_tready =&gt; ssTAF_TARS_SessId_tready,</div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;        soTSIF_DatLen_tdata  =&gt; ssTAF_TARS_DatLen_tdata,</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;        soTSIF_DatLen_tvalid =&gt; ssTAF_TARS_DatLen_tvalid,</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;        soTSIF_DatLen_tready =&gt; ssTAF_TARS_DatLen_tready</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;      <span class="vhdlchar">)</span>;  </div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    TAF : TcpApplicationFlash</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">        -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">        ------------------------------------------------------</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;        ap_clk                  =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;        ap_rst_n                =&gt; <span class="keywordflow">not</span> <span class="vhdlchar">(</span><a class="code" href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">piSHL_Mmio_Ly7Rst</a><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">        -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">        --------------------------------------------------------       </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">        --[NOT_USED] piSHL_MmioEchoCtrl_V  =&gt; piSHL_Mmio_TcpEchoCtrl,</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">        --[NOT_USED] piSHL_MmioPostSegEn_V =&gt; piSHL_Mmio_TcpPostSegEn,</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">        --[NOT_USED] piSHL_MmioCaptSegEn   =&gt; piSHL_Mmio_TcpCaptSegEn,</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment">        -- From TSIF (via TARS) / Tcp Rx Data Interfaces</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;        siTSIF_Data_tdata        =&gt; ssTARS_TAF_Data_tdata,</div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;        siTSIF_Data_tkeep        =&gt; ssTARS_TAF_Data_tkeep,</div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;        siTSIF_Data_tlast        =&gt; ssTARS_TAF_Data_tlast,</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;        siTSIF_Data_tvalid       =&gt; ssTARS_TAF_Data_tvalid,</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;        siTSIF_Data_tready       =&gt; ssTARS_TAF_Data_tready,</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;        siTSIF_SessId_V_V_tdata  =&gt; ssTARS_TAF_SessId_tdata,</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;        siTSIF_SessId_V_V_tvalid =&gt; ssTARS_TAF_SessId_tvalid,</div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;        siTSIF_SessId_V_V_tready =&gt; ssTARS_TAF_SessId_tready,</div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;        siTSIF_DatLen_V_V_tdata  =&gt; ssTARS_TAF_DatLen_tdata,</div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;        siTSIF_DatLen_V_V_tvalid =&gt; ssTARS_TAF_DatLen_tvalid,</div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;        siTSIF_DatLen_V_V_tready =&gt; ssTARS_TAF_DatLen_tready,</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">        -- To TSIF (via TARS) / Tcp Tx Data Interfaces</span></div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">        --------------------------------------------------------</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;        soTSIF_Data_tdata        =&gt; ssTAF_TARS_Data_tdata,</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;        soTSIF_Data_tkeep        =&gt; ssTAF_TARS_Data_tkeep,</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;        soTSIF_Data_tlast        =&gt; ssTAF_TARS_Data_tlast,</div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;        soTSIF_Data_tvalid       =&gt; ssTAF_TARS_Data_tvalid,</div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;        soTSIF_Data_tready       =&gt; ssTAF_TARS_Data_tready,</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;        soTSIF_SessId_V_V_tdata  =&gt; ssTAF_TARS_SessId_tdata,</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;        soTSIF_SessId_V_V_tvalid =&gt; ssTAF_TARS_SessId_tvalid,</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;        soTSIF_SessId_V_V_tready =&gt; ssTAF_TARS_SessId_tready,</div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">        --</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;        soTSIF_DatLen_V_V_tdata  =&gt; ssTAF_TARS_DatLen_tdata,</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;        soTSIF_DatLen_V_V_tvalid =&gt; ssTAF_TARS_DatLen_tvalid,</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;        soTSIF_DatLen_V_V_tready =&gt; ssTAF_TARS_DatLen_tready</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;      <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160; </div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">  -- ========================================================================</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">  -- == Generation of a delayed reset for the MemTest core</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment">  -- ==  [TODO: Can we get ret rid of this reset]</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">  -- ========================================================================</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="keywordflow">process</span>(<a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>)</div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="vhdlkeyword">  begin</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">piSHL_156_25Rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;        <span class="vhdlchar">s156_25Rst_delayed</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;        <span class="vhdlchar">sRstDelayCounter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;       <span class="keywordflow">if</span> <span class="keywordtype">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar">sRstDelayCounter</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">20</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;          <span class="vhdlchar">s156_25Rst_delayed</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;          <span class="vhdlchar">sRstDelayCounter</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="keywordtype">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar">sRstDelayCounter</span><span class="vhdlchar">)</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;       <span class="keywordflow">else</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;          <span class="vhdlchar">s156_25Rst_delayed</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160; </div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160; </div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">  --#    #    #  ######  #    #  ######                         #####    ####      #</span></div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="comment">  --#    ##  ##  #       ##  ##    #    ###### ###### ######    #    #  #   ##     #</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">  --#    # ## #  #####   # ## #    #    #      #        #       #####   #  # #     #</span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">  --#    #    #  #       #    #    #    ####   ######   #       #       # #  #     #</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">  --#    #    #  #       #    #    #    #           #   #       #       ##   #     #</span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">  --#    #    #  ######  #    #    #    ###### ######   #       #        ####      #</span></div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">  --#                                                                              #</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">  --################################################################################</span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160; </div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  MEM_TEST: MemTestFlash</div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span>(</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">      -- From SHELL / Clock and Reset</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;      ap_clk                     =&gt; <a class="code" href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">piSHL_156_25Clk</a>,</div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;      ap_rst_n                   =&gt; <span class="keywordflow">not</span> piSHL_Mmio_Ly7Rst ,</div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">      -- BLock-Level I/O Protocol</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;      ap_start                   =&gt; &#39;1&#39;,</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;      ap_done                    =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;      ap_idle                    =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;      ap_ready                   =&gt; <span class="keywordflow">open</span>,</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">      -- From ROLE / Delayed Reset</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">      ------------------------------------------------------</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;      piSysReset_V               =&gt; fVectorize<span class="vhdlchar">(</span>s156_25Rst_delayed<span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;      piSysReset_V_ap_vld        =&gt; &#39;1&#39;,</div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">      -- From SHELL / Mmio Interfaces</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">      --------------------------------------------------------       </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;      piMMIO_diag_ctrl_V         =&gt; <a class="code" href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">piSHL_Mmio_Mc1_MemTestCtrl</a>,</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;      piMMIO_diag_ctrl_V_ap_vld  =&gt; &#39;1&#39;,</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;      poMMIO_diag_stat_V         =&gt; <a class="code" href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">poSHL_Mmio_Mc1_MemTestStat</a>,</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;      poDebug_V                  =&gt; <a class="code" href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">poSHL_Mmio_RdReg</a>,</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">      -- SHELL / Mem / Mp0 Interface</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">      --------------------------------------------------------</span></div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">      ---- Stream Read Command ---------</span></div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      soMemRdCmdP0_TDATA         =&gt; <a class="code" href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">soSHL_Mem_Mp0_RdCmd_tdata</a>,</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;      soMemRdCmdP0_TVALID        =&gt; <a class="code" href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">soSHL_Mem_Mp0_RdCmd_tvalid</a>,</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;      soMemRdCmdP0_TREADY        =&gt; <a class="code" href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">soSHL_Mem_Mp0_RdCmd_tready</a>,</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">      ---- Stream Read Status ----------</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;      siMemRdStsP0_TDATA         =&gt; <a class="code" href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">siSHL_Mem_Mp0_RdSts_tdata</a>,</div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;      siMemRdStsP0_TVALID        =&gt; <a class="code" href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">siSHL_Mem_Mp0_RdSts_tvalid</a>,</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      siMemRdStsP0_TREADY        =&gt; <a class="code" href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">siSHL_Mem_Mp0_RdSts_tready</a>,</div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">      ---- Stream Read Data ------------    </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;      siMemReadP0_TDATA          =&gt; <a class="code" href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">siSHL_Mem_Mp0_Read_tdata</a>,</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;      siMemReadP0_TVALID         =&gt; <a class="code" href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">siSHL_Mem_Mp0_Read_tvalid</a>,</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;      siMemReadP0_TREADY         =&gt; <a class="code" href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">siSHL_Mem_Mp0_Read_tready</a>,</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;      siMemReadP0_TKEEP          =&gt; <a class="code" href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">siSHL_Mem_Mp0_Read_tkeep</a>,</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;      siMemReadP0_TLAST          =&gt; fVectorize<span class="vhdlchar">(</span><a class="code" href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">siSHL_Mem_Mp0_Read_tlast</a><span class="vhdlchar">)</span>,</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">      ---- Stream Write Command --------     </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;      soMemWrCmdP0_TDATA         =&gt; <a class="code" href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">soSHL_Mem_Mp0_WrCmd_tdata</a>,</div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;      soMemWrCmdP0_TVALID        =&gt; <a class="code" href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">soSHL_Mem_Mp0_WrCmd_tvalid</a>,</div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;      soMemWrCmdP0_TREADY        =&gt; <a class="code" href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">soSHL_Mem_Mp0_WrCmd_tready</a>,</div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">      ---- Stream Write Status ---------</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;      siMemWrStsP0_TDATA         =&gt; <a class="code" href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">siSHL_Mem_Mp0_WrSts_tdata</a>,</div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;      siMemWrStsP0_TVALID        =&gt; <a class="code" href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">siSHL_Mem_Mp0_WrSts_tvalid</a>,</div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;      siMemWrStsP0_TREADY        =&gt; <a class="code" href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">siSHL_Mem_Mp0_WrSts_tready</a>,</div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">      ---- Stream Write Data ---------</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;      soMemWriteP0_TDATA         =&gt; <a class="code" href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">soSHL_Mem_Mp0_Write_tdata</a>,</div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;      soMemWriteP0_TVALID        =&gt; <a class="code" href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">soSHL_Mem_Mp0_Write_tvalid</a>,</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;      soMemWriteP0_TREADY        =&gt; <a class="code" href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">soSHL_Mem_Mp0_Write_tready</a>,</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;      soMemWriteP0_TKEEP         =&gt; <a class="code" href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">soSHL_Mem_Mp0_Write_tkeep</a>,</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;      soMemWriteP0_TLAST         =&gt; sSHL_Mem_Mp0_Write_tlast</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;    <span class="vhdlchar">)</span>;<span class="comment"> -- End-of: MemTestFlash</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    </div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">soSHL_Mem_Mp0_Write_tlast</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">fScalarize</span><span class="vhdlchar">(</span><span class="vhdlchar">sSHL_Mem_Mp0_Write_tlast</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    </div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">    --################################################################################</span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">    --#                                                                              #</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">    --#    #    #  ######  #    #  ######                         #####     #        #</span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">    --#    ##  ##  #       ##  ##    #    ###### ###### ######    #    #   ##        #</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">    --#    # ## #  #####   # ## #    #    #      #        #       #####   # #        #</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">    --#    #    #  #       #    #    #    ####   ######   #       #         #        #</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">    --#    #    #  #       #    #    #    #           #   #       #         #        #</span></div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">    --#    #    #  ######  #    #    #    ###### ######   #       #       #####      #</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">    --#                                                                              #</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">    --################################################################################</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    </div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment">    -- SHELL / Mem / Mp1 Interface</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">    --------------------------------------------------------</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="comment">    ---- Write Address Channel -------------</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a97a0de068c5d466df1e85d2525032392">moSHL_Mem_Mp1_AWID</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#afaf28c86861a110b15d968f91762c2ad">moSHL_Mem_Mp1_AWADDR</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac1e4d1edbfab71109a1c144e42c45347">moSHL_Mem_Mp1_AWLEN</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a75026ce0085dadb3bacec8d92c096640">moSHL_Mem_Mp1_AWSIZE</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a1ce7bf9003b586c35206f1e5bd6042b3">moSHL_Mem_Mp1_AWBURST</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a977046859583314cf0fa16640a8d4262">moSHL_Mem_Mp1_AWVALID</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>            ;</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">    ---- Write Data Channel ----------------</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ad59195e8b3486593630299a6e116f659">moSHL_Mem_Mp1_WDATA</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a94291beb22a78bddf82c5e84869bdb51">moSHL_Mem_Mp1_WSTRB</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac9b6ddaca54fbeae71a265ef7feeb456">moSHL_Mem_Mp1_WLAST</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>            ; </div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a30e4ba3d1da8cea6519d854b54dc507c">moSHL_Mem_Mp1_WVALID</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>            ;</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">    ---- Write Response Channel ------------</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a37c21db73b5dfb2468be908bd984283a">moSHL_Mem_Mp1_BREADY</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>            ;</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">    ---- Read Address Channel --------------</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af42e2837765eaca3634d2b8c5365e792">moSHL_Mem_Mp1_ARID</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aa1664686ae8e94ac9cc8c8136e4b5b9c">moSHL_Mem_Mp1_ARADDR</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ab56ff0d1a7e198ca51af8a075f0a924b">moSHL_Mem_Mp1_ARLEN</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#ac36c14c5aea27158ee9129bcdaae09ab">moSHL_Mem_Mp1_ARSIZE</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#aeb7778567be841652b7668f4d28491fa">moSHL_Mem_Mp1_ARBURST</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#af66869f8e6ce7fe5aead3001edd18a91">moSHL_Mem_Mp1_ARVALID</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>          ;</div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="comment">    ---- Read Data Channel -----------------</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="vhdlchar"><a class="code" href="classRole__Kale.html#a0d06e1c87220ac1ec66f6406db7efa3d">moSHL_Mem_Mp1_RREADY</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>          ;</div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    </div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <a class="code" href="classRole__Kale.html">BringUp</a>;</div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160; </div>
<div class="ttc" id="aclassRole__Kale_html"><div class="ttname"><a href="classRole__Kale.html">Role_Kale</a></div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00074">Role.vhdl:74</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a00327f126bde022d61f7a8f67f78cdab"><div class="ttname"><a href="classRole__Kale.html#a00327f126bde022d61f7a8f67f78cdab">Role_Kale.soSHL_Mem_Mp0_RdCmd_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp0_RdCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00179">Role.vhdl:179</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a02d3b09de17be21afd6369d42ed2fd6d"><div class="ttname"><a href="classRole__Kale.html#a02d3b09de17be21afd6369d42ed2fd6d">Role_Kale.soSHL_Nts_Udp_DLen_tready</a></div><div class="ttdeci">in soSHL_Nts_Udp_DLen_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00094">Role.vhdl:94</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a04a200fd84c8fa140b737aac44ec290d"><div class="ttname"><a href="classRole__Kale.html#a04a200fd84c8fa140b737aac44ec290d">Role_Kale.siSHL_Nts_Tcp_Data_tkeep</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00124">Role.vhdl:124</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a05d3a91ed7340cdce295709bc3efb935"><div class="ttname"><a href="classRole__Kale.html#a05d3a91ed7340cdce295709bc3efb935">Role_Kale.siSHL_Nts_Tcp_Notif_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Notif_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00136">Role.vhdl:136</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a05ebe934ee695efd4912896a6b5dbaa9"><div class="ttname"><a href="classRole__Kale.html#a05ebe934ee695efd4912896a6b5dbaa9">Role_Kale.siSHL_Nts_Tcp_SndRep_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_SndRep_tdatastd_ulogic_vector(55 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00128">Role.vhdl:128</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0a22ebf569a0c1d81e2aa172764014ca"><div class="ttname"><a href="classRole__Kale.html#a0a22ebf569a0c1d81e2aa172764014ca">Role_Kale.siSHL_Nts_Tcp_LsnRep_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_LsnRep_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00175">Role.vhdl:175</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0be8f7b63eba1eceaf3cd7ff8d05e281"><div class="ttname"><a href="classRole__Kale.html#a0be8f7b63eba1eceaf3cd7ff8d05e281">Role_Kale.siSHL_Mem_Mp0_Read_tlast</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00188">Role.vhdl:188</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0d0416f6d09e8b78a2dea0af67fd2798"><div class="ttname"><a href="classRole__Kale.html#a0d0416f6d09e8b78a2dea0af67fd2798">Role_Kale.soSHL_Nts_Tcp_Data_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00107">Role.vhdl:107</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0d06e1c87220ac1ec66f6406db7efa3d"><div class="ttname"><a href="classRole__Kale.html#a0d06e1c87220ac1ec66f6406db7efa3d">Role_Kale.moSHL_Mem_Mp1_RREADY</a></div><div class="ttdeci">out moSHL_Mem_Mp1_RREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00246">Role.vhdl:246</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a0dfa73ac164beaec16c471be2f353f1c"><div class="ttname"><a href="classRole__Kale.html#a0dfa73ac164beaec16c471be2f353f1c">Role_Kale.moSHL_Mem_Mp1_WREADY</a></div><div class="ttdeci">in moSHL_Mem_Mp1_WREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00226">Role.vhdl:226</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1277f23d8c86c5b318cf79adc5d12684"><div class="ttname"><a href="classRole__Kale.html#a1277f23d8c86c5b318cf79adc5d12684">Role_Kale.siSHL_Nts_Tcp_OpnRep_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_OpnRep_tdatastd_ulogic_vector(23 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00152">Role.vhdl:152</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a144743eead9e13c06a1c6633f1cfa229"><div class="ttname"><a href="classRole__Kale.html#a144743eead9e13c06a1c6633f1cfa229">Role_Kale.siSHL_Mem_Mp0_WrSts_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp0_WrSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00197">Role.vhdl:197</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1518305eb7785cbbb40ed785a616eda2"><div class="ttname"><a href="classRole__Kale.html#a1518305eb7785cbbb40ed785a616eda2">Role_Kale.poSHL_Mmio_RdReg</a></div><div class="ttdeci">out poSHL_Mmio_RdRegstd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00258">Role.vhdl:258</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a177c7195d2318cc1728a64c9a671f5ca"><div class="ttname"><a href="classRole__Kale.html#a177c7195d2318cc1728a64c9a671f5ca">Role_Kale.piSHL_156_25Rst</a></div><div class="ttdeci">in piSHL_156_25Rststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00081">Role.vhdl:81</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a197ed183a45c5e813181f308be5f0310"><div class="ttname"><a href="classRole__Kale.html#a197ed183a45c5e813181f308be5f0310">Role_Kale.siSHL_Nts_Udp_Data_tlast</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00089">Role.vhdl:89</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a19d50ab0401deb837ba125bf9e5aa3e9"><div class="ttname"><a href="classRole__Kale.html#a19d50ab0401deb837ba125bf9e5aa3e9">Role_Kale.siSHL_Mem_Mp0_Read_tkeep</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00187">Role.vhdl:187</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a19e7337afe5d6f93d26257ca8d2888bc"><div class="ttname"><a href="classRole__Kale.html#a19e7337afe5d6f93d26257ca8d2888bc">Role_Kale.soSHL_Nts_Tcp_SndReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_SndReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00125">Role.vhdl:125</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1ce7bf9003b586c35206f1e5bd6042b3"><div class="ttname"><a href="classRole__Kale.html#a1ce7bf9003b586c35206f1e5bd6042b3">Role_Kale.moSHL_Mem_Mp1_AWBURST</a></div><div class="ttdeci">out moSHL_Mem_Mp1_AWBURSTstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00218">Role.vhdl:218</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a1e240f23f3ae8eb3e383bb29147357d0"><div class="ttname"><a href="classRole__Kale.html#a1e240f23f3ae8eb3e383bb29147357d0">Role_Kale.soSHL_Nts_Tcp_DReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_DReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00140">Role.vhdl:140</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a20d24cb2575424254cbdb98eee5e8c7a"><div class="ttname"><a href="classRole__Kale.html#a20d24cb2575424254cbdb98eee5e8c7a">Role_Kale.moSHL_Mem_Mp1_RID</a></div><div class="ttdeci">in moSHL_Mem_Mp1_RIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00241">Role.vhdl:241</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a219fe9ac6d668d2506b6f78e5cb9358f"><div class="ttname"><a href="classRole__Kale.html#a219fe9ac6d668d2506b6f78e5cb9358f">Role_Kale.soSHL_Nts_Tcp_OpnReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_OpnReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00150">Role.vhdl:150</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a253e1e591dec1ab00ff7a8e3f4f88c4e"><div class="ttname"><a href="classRole__Kale.html#a253e1e591dec1ab00ff7a8e3f4f88c4e">Role_Kale.siSHL_Mem_Mp0_RdSts_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp0_RdSts_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00183">Role.vhdl:183</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2a8ae5bc56ebf5cd82cfecebbc5c45ff"><div class="ttname"><a href="classRole__Kale.html#a2a8ae5bc56ebf5cd82cfecebbc5c45ff">Role_Kale.soSHL_Mem_Mp0_WrCmd_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp0_WrCmd_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00193">Role.vhdl:193</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2b1bbc4f170f85d998a5d5c76568cb87"><div class="ttname"><a href="classRole__Kale.html#a2b1bbc4f170f85d998a5d5c76568cb87">Role_Kale.piSHL_Mmio_Ly7En</a></div><div class="ttdeci">in piSHL_Mmio_Ly7Enstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00245">Role.vhdl:245</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2c8dedc3329914546dbb9c05d295962a"><div class="ttname"><a href="classRole__Kale.html#a2c8dedc3329914546dbb9c05d295962a">Role_Kale.soSHL_Nts_Udp_LsnReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Udp_LsnReq_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00099">Role.vhdl:99</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a2df486050a4376b6829566b6b46a23c7"><div class="ttname"><a href="classRole__Kale.html#a2df486050a4376b6829566b6b46a23c7">Role_Kale.soSHL_Nts_Tcp_Data_tlast</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00106">Role.vhdl:106</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a30e4ba3d1da8cea6519d854b54dc507c"><div class="ttname"><a href="classRole__Kale.html#a30e4ba3d1da8cea6519d854b54dc507c">Role_Kale.moSHL_Mem_Mp1_WVALID</a></div><div class="ttdeci">out moSHL_Mem_Mp1_WVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00225">Role.vhdl:225</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3350658933caf74c89bef907cdf2c0ee"><div class="ttname"><a href="classRole__Kale.html#a3350658933caf74c89bef907cdf2c0ee">Role_Kale.siSHL_Mem_Mp0_Read_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp0_Read_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00190">Role.vhdl:190</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a33da7d36454e2e6e60116f989f4fd369"><div class="ttname"><a href="classRole__Kale.html#a33da7d36454e2e6e60116f989f4fd369">Role_Kale.soSHL_Nts_Udp_DLen_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Udp_DLen_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00093">Role.vhdl:93</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a341e0e90854b7fc9d5418a716b7bdf75"><div class="ttname"><a href="classRole__Kale.html#a341e0e90854b7fc9d5418a716b7bdf75">Role_Kale.soSHL_Nts_Tcp_ClsReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_ClsReq_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00156">Role.vhdl:156</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a36e495369c2b5087e27e2520620a83fc"><div class="ttname"><a href="classRole__Kale.html#a36e495369c2b5087e27e2520620a83fc">Role_Kale.soSHL_Nts_Udp_Meta_tdata</a></div><div class="ttdeci">out soSHL_Nts_Udp_Meta_tdatastd_ulogic_vector(95 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00088">Role.vhdl:88</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a37c21db73b5dfb2468be908bd984283a"><div class="ttname"><a href="classRole__Kale.html#a37c21db73b5dfb2468be908bd984283a">Role_Kale.moSHL_Mem_Mp1_BREADY</a></div><div class="ttdeci">out moSHL_Mem_Mp1_BREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00231">Role.vhdl:231</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a37c4443e4b69969410eb4de866ec5bea"><div class="ttname"><a href="classRole__Kale.html#a37c4443e4b69969410eb4de866ec5bea">Role_Kale.siSHL_Nts_Udp_Data_tready</a></div><div class="ttdeci">out siSHL_Nts_Udp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00091">Role.vhdl:91</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a38594f01ebdbcdf0e3b78bc47288acc7"><div class="ttname"><a href="classRole__Kale.html#a38594f01ebdbcdf0e3b78bc47288acc7">Role_Kale.siSHL_Nts_Udp_ClsRep_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Udp_ClsRep_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00112">Role.vhdl:112</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3a064831e51ecf5d04ba5863d22f0080"><div class="ttname"><a href="classRole__Kale.html#a3a064831e51ecf5d04ba5863d22f0080">Role_Kale.siSHL_Nts_Udp_ClsRep_tdata</a></div><div class="ttdeci">in siSHL_Nts_Udp_ClsRep_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00111">Role.vhdl:111</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3aafbc590e01a1a91204bd00ff88a0f9"><div class="ttname"><a href="classRole__Kale.html#a3aafbc590e01a1a91204bd00ff88a0f9">Role_Kale.siSHL_Mem_Mp0_WrSts_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp0_WrSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00196">Role.vhdl:196</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a3cdd5eca7a4c77c5c0bf7cfc22657c2c"><div class="ttname"><a href="classRole__Kale.html#a3cdd5eca7a4c77c5c0bf7cfc22657c2c">Role_Kale.soSHL_Nts_Tcp_DReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_DReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00141">Role.vhdl:141</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a415c5d8a4c1cb083c2f5d3166cfd5937"><div class="ttname"><a href="classRole__Kale.html#a415c5d8a4c1cb083c2f5d3166cfd5937">Role_Kale.piSHL_156_25Clk</a></div><div class="ttdeci">in piSHL_156_25Clkstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00080">Role.vhdl:80</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a42427a300b480f95ac78654400a556cf"><div class="ttname"><a href="classRole__Kale.html#a42427a300b480f95ac78654400a556cf">Role_Kale.soSHL_Nts_Tcp_LsnReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_LsnReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00166">Role.vhdl:166</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a42a03fbbf17745dec6667b431a3572a5"><div class="ttname"><a href="classRole__Kale.html#a42a03fbbf17745dec6667b431a3572a5">Role_Kale.siSHL_Nts_Tcp_Meta_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_Meta_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00133">Role.vhdl:133</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a43c1aaaa3ff875f289522a83524db301"><div class="ttname"><a href="classRole__Kale.html#a43c1aaaa3ff875f289522a83524db301">Role_Kale.siSHL_Nts_Udp_Meta_tdata</a></div><div class="ttdeci">in siSHL_Nts_Udp_Meta_tdatastd_ulogic_vector(95 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00071">Role.vhdl:71</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a479ec467fc1256f4dbe49a03e700e89b"><div class="ttname"><a href="classRole__Kale.html#a479ec467fc1256f4dbe49a03e700e89b">Role_Kale.moSHL_Mem_Mp1_AWREADY</a></div><div class="ttdeci">in moSHL_Mem_Mp1_AWREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00220">Role.vhdl:220</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a4bb64337f9800718b18fc716e15ecde0"><div class="ttname"><a href="classRole__Kale.html#a4bb64337f9800718b18fc716e15ecde0">Role_Kale.moSHL_Mem_Mp1_RRESP</a></div><div class="ttdeci">in moSHL_Mem_Mp1_RRESPstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00243">Role.vhdl:243</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a4ec00ed012a3c0cb0ea3ec4dc3463c51"><div class="ttname"><a href="classRole__Kale.html#a4ec00ed012a3c0cb0ea3ec4dc3463c51">Role_Kale.soSHL_Nts_Udp_Data_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00096">Role.vhdl:96</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a51d6445f03638f51ff0d9a66ec275d78"><div class="ttname"><a href="classRole__Kale.html#a51d6445f03638f51ff0d9a66ec275d78">Role_Kale.siSHL_Nts_Tcp_Data_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00127">Role.vhdl:127</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5265414d8be0e292828176cb6ffcbd9d"><div class="ttname"><a href="classRole__Kale.html#a5265414d8be0e292828176cb6ffcbd9d">Role_Kale.siSHL_Nts_Udp_Data_tdata</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00087">Role.vhdl:87</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a52b122f882610a309d858b837d5a2228"><div class="ttname"><a href="classRole__Kale.html#a52b122f882610a309d858b837d5a2228">Role_Kale.poSHL_Mmio_Mc1_MemTestStat</a></div><div class="ttdeci">out poSHL_Mmio_Mc1_MemTestStatstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00249">Role.vhdl:249</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a55e8b05bf1ef2c377c0a36262d84044c"><div class="ttname"><a href="classRole__Kale.html#a55e8b05bf1ef2c377c0a36262d84044c">Role_Kale.soSHL_Nts_Tcp_Data_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00108">Role.vhdl:108</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a57084017ce2d4f553a9e861ef6b8f933"><div class="ttname"><a href="classRole__Kale.html#a57084017ce2d4f553a9e861ef6b8f933">Role_Kale.soSHL_Mem_Mp0_Write_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp0_Write_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00204">Role.vhdl:204</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5c13ba32c994f018c2473b4378d24317"><div class="ttname"><a href="classRole__Kale.html#a5c13ba32c994f018c2473b4378d24317">Role_Kale.moSHL_Mem_Mp1_BID</a></div><div class="ttdeci">in moSHL_Mem_Mp1_BIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00228">Role.vhdl:228</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5c9a56142b07b4606d64e3f10d36e28e"><div class="ttname"><a href="classRole__Kale.html#a5c9a56142b07b4606d64e3f10d36e28e">Role_Kale.soSHL_Nts_Udp_ClsReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Udp_ClsReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00109">Role.vhdl:109</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5e9e749c78b650934344d02160c9355e"><div class="ttname"><a href="classRole__Kale.html#a5e9e749c78b650934344d02160c9355e">Role_Kale.siSHL_Nts_Tcp_Notif_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_Notif_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00137">Role.vhdl:137</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5ef409e15fe6d8359f0db42f4e78823c"><div class="ttname"><a href="classRole__Kale.html#a5ef409e15fe6d8359f0db42f4e78823c">Role_Kale.siSHL_Nts_Tcp_OpnRep_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_OpnRep_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00153">Role.vhdl:153</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a5f4c247f95ffa38bec91cf75a98b8e2e"><div class="ttname"><a href="classRole__Kale.html#a5f4c247f95ffa38bec91cf75a98b8e2e">Role_Kale.soSHL_Mem_Mp0_WrCmd_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp0_WrCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00192">Role.vhdl:192</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a64c234d0b7133f5a31cd08b54e70c23d"><div class="ttname"><a href="classRole__Kale.html#a64c234d0b7133f5a31cd08b54e70c23d">Role_Kale.siSHL_Nts_Tcp_OpnRep_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_OpnRep_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00154">Role.vhdl:154</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a6528339ae0044cd3d011a1e3f1bd9e23"><div class="ttname"><a href="classRole__Kale.html#a6528339ae0044cd3d011a1e3f1bd9e23">Role_Kale.siSHL_Nts_Tcp_Data_tlast</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00125">Role.vhdl:125</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a657aa1c48980548e6843ab30c43aebe3"><div class="ttname"><a href="classRole__Kale.html#a657aa1c48980548e6843ab30c43aebe3">Role_Kale.siSHL_Nts_Udp_Meta_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Udp_Meta_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00072">Role.vhdl:72</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a65990f7b198c0499734b72c79624c882"><div class="ttname"><a href="classRole__Kale.html#a65990f7b198c0499734b72c79624c882">Role_Kale.soSHL_Nts_Udp_Data_tready</a></div><div class="ttdeci">in soSHL_Nts_Udp_Data_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00097">Role.vhdl:97</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a6602e0bcafa4788cf587c9e398dd96a2"><div class="ttname"><a href="classRole__Kale.html#a6602e0bcafa4788cf587c9e398dd96a2">Role_Kale.moSHL_Mem_Mp1_BRESP</a></div><div class="ttdeci">in moSHL_Mem_Mp1_BRESPstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00229">Role.vhdl:229</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a664a7e2c894fdc866412b6f9a93a7872"><div class="ttname"><a href="classRole__Kale.html#a664a7e2c894fdc866412b6f9a93a7872">Role_Kale.siSHL_Nts_Udp_DLen_tdata</a></div><div class="ttdeci">in siSHL_Nts_Udp_DLen_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00075">Role.vhdl:75</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a67d6e0d8f124cbd457526ff22d7014bd"><div class="ttname"><a href="classRole__Kale.html#a67d6e0d8f124cbd457526ff22d7014bd">Role_Kale.soSHL_Mem_Mp0_Write_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00200">Role.vhdl:200</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a6f655ee5cd66fdcc7dcf307f0f4b966f"><div class="ttname"><a href="classRole__Kale.html#a6f655ee5cd66fdcc7dcf307f0f4b966f">Role_Kale.siSHL_Mem_Mp0_RdSts_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp0_RdSts_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00182">Role.vhdl:182</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a72889e6680d26844bc75bd261cb883ad"><div class="ttname"><a href="classRole__Kale.html#a72889e6680d26844bc75bd261cb883ad">Role_Kale.soSHL_Nts_Tcp_LsnReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_LsnReq_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00165">Role.vhdl:165</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a75026ce0085dadb3bacec8d92c096640"><div class="ttname"><a href="classRole__Kale.html#a75026ce0085dadb3bacec8d92c096640">Role_Kale.moSHL_Mem_Mp1_AWSIZE</a></div><div class="ttdeci">out moSHL_Mem_Mp1_AWSIZEstd_ulogic_vector(2 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00217">Role.vhdl:217</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a78cdf6cfeee94d340101b59478d5e3f8"><div class="ttname"><a href="classRole__Kale.html#a78cdf6cfeee94d340101b59478d5e3f8">Role_Kale.soSHL_Mem_Mp0_RdCmd_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp0_RdCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00180">Role.vhdl:180</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a81aa771cd3b89fcabcd9a24744080f48"><div class="ttname"><a href="classRole__Kale.html#a81aa771cd3b89fcabcd9a24744080f48">Role_Kale.piSHL_Mmio_Mc1_MemTestCtrl</a></div><div class="ttdeci">in piSHL_Mmio_Mc1_MemTestCtrlstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00247">Role.vhdl:247</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a85922cac0740399abba28f49c5f856e1"><div class="ttname"><a href="classRole__Kale.html#a85922cac0740399abba28f49c5f856e1">Role_Kale.soSHL_Nts_Udp_Data_tlast</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00095">Role.vhdl:95</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a859530513f0bbcee88706050200bf0a4"><div class="ttname"><a href="classRole__Kale.html#a859530513f0bbcee88706050200bf0a4">Role_Kale.siSHL_Nts_Udp_LsnRep_tready</a></div><div class="ttdeci">out siSHL_Nts_Udp_LsnRep_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00105">Role.vhdl:105</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a863473e77fb5a4ecc4005636ffd34a27"><div class="ttname"><a href="classRole__Kale.html#a863473e77fb5a4ecc4005636ffd34a27">Role_Kale.soSHL_Nts_Udp_LsnReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Udp_LsnReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00101">Role.vhdl:101</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a86df75561c2f3137fc88ffa5ca18c2bd"><div class="ttname"><a href="classRole__Kale.html#a86df75561c2f3137fc88ffa5ca18c2bd">Role_Kale.soSHL_Nts_Udp_DLen_tdata</a></div><div class="ttdeci">out soSHL_Nts_Udp_DLen_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00092">Role.vhdl:92</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a874d0ed6137f6f4b686a59df8bc08eaf"><div class="ttname"><a href="classRole__Kale.html#a874d0ed6137f6f4b686a59df8bc08eaf">Role_Kale.soSHL_Nts_Tcp_OpnReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_OpnReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00149">Role.vhdl:149</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a88c22f4cbfdab57d5a22a9ec4d2d189a"><div class="ttname"><a href="classRole__Kale.html#a88c22f4cbfdab57d5a22a9ec4d2d189a">Role_Kale.gVivadoVersion</a></div><div class="ttdeci">gVivadoVersioninteger :=2019</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00054">Role.vhdl:54</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a8c7bbe1f26afad690f6601634e764ca0"><div class="ttname"><a href="classRole__Kale.html#a8c7bbe1f26afad690f6601634e764ca0">Role_Kale.soSHL_Nts_Tcp_OpnReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_OpnReq_tdatastd_ulogic_vector(47 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00148">Role.vhdl:148</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a8dfd6f73d0c509642e53eb77219daad3"><div class="ttname"><a href="classRole__Kale.html#a8dfd6f73d0c509642e53eb77219daad3">Role_Kale.moSHL_Mem_Mp1_RDATA</a></div><div class="ttdeci">in moSHL_Mem_Mp1_RDATAstd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00242">Role.vhdl:242</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a91385db4c382df5daa7b5fe598456af3"><div class="ttname"><a href="classRole__Kale.html#a91385db4c382df5daa7b5fe598456af3">Role_Kale.siSHL_Nts_Udp_DLen_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Udp_DLen_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00076">Role.vhdl:76</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a939ebd5518394be068130fd9289459f4"><div class="ttname"><a href="classRole__Kale.html#a939ebd5518394be068130fd9289459f4">Role_Kale.moSHL_Mem_Mp1_RVALID</a></div><div class="ttdeci">in moSHL_Mem_Mp1_RVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00245">Role.vhdl:245</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a94291beb22a78bddf82c5e84869bdb51"><div class="ttname"><a href="classRole__Kale.html#a94291beb22a78bddf82c5e84869bdb51">Role_Kale.moSHL_Mem_Mp1_WSTRB</a></div><div class="ttdeci">out moSHL_Mem_Mp1_WSTRBstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00223">Role.vhdl:223</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a958d8ab78ba0c822fb985b2a1d6da81d"><div class="ttname"><a href="classRole__Kale.html#a958d8ab78ba0c822fb985b2a1d6da81d">Role_Kale.soSHL_Nts_Tcp_ClsReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Tcp_ClsReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00157">Role.vhdl:157</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a977046859583314cf0fa16640a8d4262"><div class="ttname"><a href="classRole__Kale.html#a977046859583314cf0fa16640a8d4262">Role_Kale.moSHL_Mem_Mp1_AWVALID</a></div><div class="ttdeci">out moSHL_Mem_Mp1_AWVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00219">Role.vhdl:219</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a97a0de068c5d466df1e85d2525032392"><div class="ttname"><a href="classRole__Kale.html#a97a0de068c5d466df1e85d2525032392">Role_Kale.moSHL_Mem_Mp1_AWID</a></div><div class="ttdeci">out moSHL_Mem_Mp1_AWIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00214">Role.vhdl:214</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9859e942f77ad438d39e96fa9c538fdc"><div class="ttname"><a href="classRole__Kale.html#a9859e942f77ad438d39e96fa9c538fdc">Role_Kale.soSHL_Mem_Mp0_Write_tvalid</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00203">Role.vhdl:203</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a98763f058c20d261bb72c4f8d6f8ddb0"><div class="ttname"><a href="classRole__Kale.html#a98763f058c20d261bb72c4f8d6f8ddb0">Role_Kale.siSHL_Nts_Udp_ClsRep_tready</a></div><div class="ttdeci">out siSHL_Nts_Udp_ClsRep_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00113">Role.vhdl:113</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9a36dd74d94a041f91d77c90cbe4763b"><div class="ttname"><a href="classRole__Kale.html#a9a36dd74d94a041f91d77c90cbe4763b">Role_Kale.siSHL_Nts_Tcp_SndRep_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_SndRep_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00130">Role.vhdl:130</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9a812cb0caa7b79e0376a57f467918d5"><div class="ttname"><a href="classRole__Kale.html#a9a812cb0caa7b79e0376a57f467918d5">Role_Kale.siSHL_Nts_Udp_Data_tkeep</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00088">Role.vhdl:88</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9af2ba32db864a375e365d7d7c3e1729"><div class="ttname"><a href="classRole__Kale.html#a9af2ba32db864a375e365d7d7c3e1729">Role_Kale.soSHL_Nts_Tcp_LsnReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_LsnReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00167">Role.vhdl:167</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9d1219e3abb9b59746b4c6504d80b702"><div class="ttname"><a href="classRole__Kale.html#a9d1219e3abb9b59746b4c6504d80b702">Role_Kale.soSHL_Nts_Tcp_SndReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_SndReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00126">Role.vhdl:126</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_a9fd0280434cf27b8bca22c45003724a5"><div class="ttname"><a href="classRole__Kale.html#a9fd0280434cf27b8bca22c45003724a5">Role_Kale.siSHL_Nts_Udp_LsnRep_tdata</a></div><div class="ttdeci">in siSHL_Nts_Udp_LsnRep_tdatastd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00103">Role.vhdl:103</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa1664686ae8e94ac9cc8c8136e4b5b9c"><div class="ttname"><a href="classRole__Kale.html#aa1664686ae8e94ac9cc8c8136e4b5b9c">Role_Kale.moSHL_Mem_Mp1_ARADDR</a></div><div class="ttdeci">out moSHL_Mem_Mp1_ARADDRstd_ulogic_vector(32 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00234">Role.vhdl:234</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa7d3497b536d87e9d47e6e1089875f70"><div class="ttname"><a href="classRole__Kale.html#aa7d3497b536d87e9d47e6e1089875f70">Role_Kale.soSHL_Mem_Mp0_WrCmd_tready</a></div><div class="ttdeci">in soSHL_Mem_Mp0_WrCmd_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00194">Role.vhdl:194</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa87f1e66a3112b2da861f4b5d156b1c3"><div class="ttname"><a href="classRole__Kale.html#aa87f1e66a3112b2da861f4b5d156b1c3">Role_Kale.soSHL_Mem_Mp0_Write_tlast</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tlaststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00202">Role.vhdl:202</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aa8d4f6326fed3b469fde6f7cae29041e"><div class="ttname"><a href="classRole__Kale.html#aa8d4f6326fed3b469fde6f7cae29041e">Role_Kale.siSHL_Nts_Tcp_Notif_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Notif_tdatastd_ulogic_vector(7+96 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00135">Role.vhdl:135</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aab5176554478375ce04b221497df1a69"><div class="ttname"><a href="classRole__Kale.html#aab5176554478375ce04b221497df1a69">Role_Kale.soSHL_Nts_Tcp_Data_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00104">Role.vhdl:104</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab4d95b2ac70c33ab7ca0d8e96cbfed8a"><div class="ttname"><a href="classRole__Kale.html#ab4d95b2ac70c33ab7ca0d8e96cbfed8a">Role_Kale.soSHL_Nts_Udp_Meta_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Udp_Meta_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00089">Role.vhdl:89</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab56ff0d1a7e198ca51af8a075f0a924b"><div class="ttname"><a href="classRole__Kale.html#ab56ff0d1a7e198ca51af8a075f0a924b">Role_Kale.moSHL_Mem_Mp1_ARLEN</a></div><div class="ttdeci">out moSHL_Mem_Mp1_ARLENstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00235">Role.vhdl:235</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab881f28108993e6be735500b4c241c94"><div class="ttname"><a href="classRole__Kale.html#ab881f28108993e6be735500b4c241c94">Role_Kale.siSHL_Nts_Udp_Meta_tready</a></div><div class="ttdeci">out siSHL_Nts_Udp_Meta_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00073">Role.vhdl:73</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab977fa2254cf68e1175abbf7bd69f31e"><div class="ttname"><a href="classRole__Kale.html#ab977fa2254cf68e1175abbf7bd69f31e">Role_Kale.soSHL_Nts_Tcp_Data_tkeep</a></div><div class="ttdeci">out soSHL_Nts_Tcp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00105">Role.vhdl:105</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ab9de17b55306f47f4038e0d059590393"><div class="ttname"><a href="classRole__Kale.html#ab9de17b55306f47f4038e0d059590393">Role_Kale.soSHL_Nts_Udp_Data_tdata</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00093">Role.vhdl:93</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aba25e6481e6e216c19a374286088f302"><div class="ttname"><a href="classRole__Kale.html#aba25e6481e6e216c19a374286088f302">Role_Kale.moSHL_Mem_Mp1_ARREADY</a></div><div class="ttdeci">in moSHL_Mem_Mp1_ARREADYstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00239">Role.vhdl:239</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_abd0998bc52537eb50a09c24744842eac"><div class="ttname"><a href="classRole__Kale.html#abd0998bc52537eb50a09c24744842eac">Role_Kale.siSHL_Nts_Tcp_Meta_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Meta_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00129">Role.vhdl:129</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_abd6eb58b9e0738fd9331d7fa043e0b34"><div class="ttname"><a href="classRole__Kale.html#abd6eb58b9e0738fd9331d7fa043e0b34">Role_Kale.soSHL_Nts_Udp_LsnReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Udp_LsnReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00100">Role.vhdl:100</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac0af17813e01efc79ff60571c25d3699"><div class="ttname"><a href="classRole__Kale.html#ac0af17813e01efc79ff60571c25d3699">Role_Kale.soSHL_Mem_Mp0_RdCmd_tdata</a></div><div class="ttdeci">out soSHL_Mem_Mp0_RdCmd_tdatastd_ulogic_vector(79 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00178">Role.vhdl:178</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac195be684008a66327e353ba850889e8"><div class="ttname"><a href="classRole__Kale.html#ac195be684008a66327e353ba850889e8">Role_Kale.siSHL_Nts_Tcp_Data_tdata</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tdatastd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00123">Role.vhdl:123</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac1e4d1edbfab71109a1c144e42c45347"><div class="ttname"><a href="classRole__Kale.html#ac1e4d1edbfab71109a1c144e42c45347">Role_Kale.moSHL_Mem_Mp1_AWLEN</a></div><div class="ttdeci">out moSHL_Mem_Mp1_AWLENstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00216">Role.vhdl:216</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac36c14c5aea27158ee9129bcdaae09ab"><div class="ttname"><a href="classRole__Kale.html#ac36c14c5aea27158ee9129bcdaae09ab">Role_Kale.moSHL_Mem_Mp1_ARSIZE</a></div><div class="ttdeci">out moSHL_Mem_Mp1_ARSIZEstd_ulogic_vector(2 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00236">Role.vhdl:236</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac509a9ffbbc6507ec9100448d4673b43"><div class="ttname"><a href="classRole__Kale.html#ac509a9ffbbc6507ec9100448d4673b43">Role_Kale.soSHL_Nts_Tcp_SndReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_SndReq_tdatastd_ulogic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00124">Role.vhdl:124</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac7369c6e9fa4a506ecc90357463043d4"><div class="ttname"><a href="classRole__Kale.html#ac7369c6e9fa4a506ecc90357463043d4">Role_Kale.siSHL_Nts_Udp_DLen_tready</a></div><div class="ttdeci">out siSHL_Nts_Udp_DLen_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00077">Role.vhdl:77</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac83ca156bbb4f5b327e3eb3f3bc2dbdf"><div class="ttname"><a href="classRole__Kale.html#ac83ca156bbb4f5b327e3eb3f3bc2dbdf">Role_Kale.soSHL_Nts_Udp_Meta_tready</a></div><div class="ttdeci">in soSHL_Nts_Udp_Meta_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00090">Role.vhdl:90</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ac9b6ddaca54fbeae71a265ef7feeb456"><div class="ttname"><a href="classRole__Kale.html#ac9b6ddaca54fbeae71a265ef7feeb456">Role_Kale.moSHL_Mem_Mp1_WLAST</a></div><div class="ttdeci">out moSHL_Mem_Mp1_WLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00224">Role.vhdl:224</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_acb78a4d47cbfa7801469ff8831788e6c"><div class="ttname"><a href="classRole__Kale.html#acb78a4d47cbfa7801469ff8831788e6c">Role_Kale.siSHL_Nts_Udp_LsnRep_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Udp_LsnRep_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00104">Role.vhdl:104</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_acee87f62cdacaa0ca0dd8c4caa23a2ce"><div class="ttname"><a href="classRole__Kale.html#acee87f62cdacaa0ca0dd8c4caa23a2ce">Role_Kale.soSHL_Nts_Tcp_DReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Tcp_DReq_tdatastd_ulogic_vector(31 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00139">Role.vhdl:139</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad59195e8b3486593630299a6e116f659"><div class="ttname"><a href="classRole__Kale.html#ad59195e8b3486593630299a6e116f659">Role_Kale.moSHL_Mem_Mp1_WDATA</a></div><div class="ttdeci">out moSHL_Mem_Mp1_WDATAstd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00222">Role.vhdl:222</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad5ad4af806436f0e6ae9c9bb042b6a4a"><div class="ttname"><a href="classRole__Kale.html#ad5ad4af806436f0e6ae9c9bb042b6a4a">Role_Kale.soSHL_Nts_Udp_Data_tkeep</a></div><div class="ttdeci">out soSHL_Nts_Udp_Data_tkeepstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00094">Role.vhdl:94</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad5f6bb94b186226cce662eaf4c6e9e4e"><div class="ttname"><a href="classRole__Kale.html#ad5f6bb94b186226cce662eaf4c6e9e4e">Role_Kale.siSHL_Nts_Tcp_SndRep_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_SndRep_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00129">Role.vhdl:129</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad6c5b317a7410b0cec37a10ac6a78881"><div class="ttname"><a href="classRole__Kale.html#ad6c5b317a7410b0cec37a10ac6a78881">Role_Kale.soSHL_Nts_Udp_ClsReq_tvalid</a></div><div class="ttdeci">out soSHL_Nts_Udp_ClsReq_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00108">Role.vhdl:108</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad7364a676be74990be5c016bce1784fc"><div class="ttname"><a href="classRole__Kale.html#ad7364a676be74990be5c016bce1784fc">Role_Kale.soSHL_Nts_Udp_ClsReq_tdata</a></div><div class="ttdeci">out soSHL_Nts_Udp_ClsReq_tdatastd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00107">Role.vhdl:107</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ad8594f444a785cca12f00a4f53e567f2"><div class="ttname"><a href="classRole__Kale.html#ad8594f444a785cca12f00a4f53e567f2">Role_Kale.siSHL_Mem_Mp0_Read_tvalid</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00189">Role.vhdl:189</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_adeb783015d5f5f02d6e57f324df6791d"><div class="ttname"><a href="classRole__Kale.html#adeb783015d5f5f02d6e57f324df6791d">Role_Kale.soSHL_Mem_Mp0_Write_tkeep</a></div><div class="ttdeci">out soSHL_Mem_Mp0_Write_tkeepstd_ulogic_vector(63 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00201">Role.vhdl:201</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae5469a887986d07681eab83cc6006be4"><div class="ttname"><a href="classRole__Kale.html#ae5469a887986d07681eab83cc6006be4">Role_Kale.siSHL_Nts_Udp_Data_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Udp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00090">Role.vhdl:90</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae77e01808f021586738b323deec34421"><div class="ttname"><a href="classRole__Kale.html#ae77e01808f021586738b323deec34421">Role_Kale.siSHL_Nts_Tcp_LsnRep_tready</a></div><div class="ttdeci">out siSHL_Nts_Tcp_LsnRep_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00177">Role.vhdl:177</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_ae9d7714dbed59d89385aeba4847bbfea"><div class="ttname"><a href="classRole__Kale.html#ae9d7714dbed59d89385aeba4847bbfea">Role_Kale.piTOP_250_00Clk</a></div><div class="ttdeci">in piTOP_250_00Clkstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00265">Role.vhdl:265</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aea138addc0779fd5b4df6e9fccadf952"><div class="ttname"><a href="classRole__Kale.html#aea138addc0779fd5b4df6e9fccadf952">Role_Kale.moSHL_Mem_Mp1_RLAST</a></div><div class="ttdeci">in moSHL_Mem_Mp1_RLASTstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00244">Role.vhdl:244</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aeb7778567be841652b7668f4d28491fa"><div class="ttname"><a href="classRole__Kale.html#aeb7778567be841652b7668f4d28491fa">Role_Kale.moSHL_Mem_Mp1_ARBURST</a></div><div class="ttdeci">out moSHL_Mem_Mp1_ARBURSTstd_ulogic_vector(1 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00237">Role.vhdl:237</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aecfdd8fdee95d6646cef62f9801e1ba1"><div class="ttname"><a href="classRole__Kale.html#aecfdd8fdee95d6646cef62f9801e1ba1">Role_Kale.siSHL_Nts_Tcp_Meta_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Meta_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00132">Role.vhdl:132</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aee04c425ce053b0ef65235724b8249a5"><div class="ttname"><a href="classRole__Kale.html#aee04c425ce053b0ef65235724b8249a5">Role_Kale.piSHL_Mmio_WrReg</a></div><div class="ttdeci">in piSHL_Mmio_WrRegstd_ulogic_vector(15 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00260">Role.vhdl:260</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aee1bf08618e5f94088be12f2d072d6c1"><div class="ttname"><a href="classRole__Kale.html#aee1bf08618e5f94088be12f2d072d6c1">Role_Kale.moSHL_Mem_Mp1_BVALID</a></div><div class="ttdeci">in moSHL_Mem_Mp1_BVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00230">Role.vhdl:230</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aee91ccfad13fbf12f442660683c4d9de"><div class="ttname"><a href="classRole__Kale.html#aee91ccfad13fbf12f442660683c4d9de">Role_Kale.siSHL_Nts_Tcp_LsnRep_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_LsnRep_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00176">Role.vhdl:176</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_aefa930bc8821cfe87cab47240561f5ce"><div class="ttname"><a href="classRole__Kale.html#aefa930bc8821cfe87cab47240561f5ce">Role_Kale.soSHL_Nts_Tcp_ClsReq_tready</a></div><div class="ttdeci">in soSHL_Nts_Tcp_ClsReq_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00158">Role.vhdl:158</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af42e2837765eaca3634d2b8c5365e792"><div class="ttname"><a href="classRole__Kale.html#af42e2837765eaca3634d2b8c5365e792">Role_Kale.moSHL_Mem_Mp1_ARID</a></div><div class="ttdeci">out moSHL_Mem_Mp1_ARIDstd_ulogic_vector(7 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00233">Role.vhdl:233</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af4c4b4a595f0fc5ef6e40f462e604310"><div class="ttname"><a href="classRole__Kale.html#af4c4b4a595f0fc5ef6e40f462e604310">Role_Kale.siSHL_Mem_Mp0_WrSts_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp0_WrSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00198">Role.vhdl:198</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af6210d38cebae37c92617efa753fc98e"><div class="ttname"><a href="classRole__Kale.html#af6210d38cebae37c92617efa753fc98e">Role_Kale.siSHL_Mem_Mp0_RdSts_tready</a></div><div class="ttdeci">out siSHL_Mem_Mp0_RdSts_treadystd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00184">Role.vhdl:184</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af66869f8e6ce7fe5aead3001edd18a91"><div class="ttname"><a href="classRole__Kale.html#af66869f8e6ce7fe5aead3001edd18a91">Role_Kale.moSHL_Mem_Mp1_ARVALID</a></div><div class="ttdeci">out moSHL_Mem_Mp1_ARVALIDstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00238">Role.vhdl:238</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_af946ae2b5aaba740201c7068ca023b90"><div class="ttname"><a href="classRole__Kale.html#af946ae2b5aaba740201c7068ca023b90">Role_Kale.siSHL_Mem_Mp0_Read_tdata</a></div><div class="ttdeci">in siSHL_Mem_Mp0_Read_tdatastd_ulogic_vector(511 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00186">Role.vhdl:186</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afaf28c86861a110b15d968f91762c2ad"><div class="ttname"><a href="classRole__Kale.html#afaf28c86861a110b15d968f91762c2ad">Role_Kale.moSHL_Mem_Mp1_AWADDR</a></div><div class="ttdeci">out moSHL_Mem_Mp1_AWADDRstd_ulogic_vector(32 downto 0)</div><div class="ttdef"><b>Definition:</b> <a href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl_source.html#l00215">Role.vhdl:215</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afcc1980a6d8a775fc70a5c9bb23c9124"><div class="ttname"><a href="classRole__Kale.html#afcc1980a6d8a775fc70a5c9bb23c9124">Role_Kale.piSHL_Mmio_Ly7Rst</a></div><div class="ttdeci">in piSHL_Mmio_Ly7Rststd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00243">Role.vhdl:243</a></div></div>
<div class="ttc" id="aclassRole__Kale_html_afed3a5bb54168a8459420a760352f8e7"><div class="ttname"><a href="classRole__Kale.html#afed3a5bb54168a8459420a760352f8e7">Role_Kale.siSHL_Nts_Tcp_Data_tvalid</a></div><div class="ttdeci">in siSHL_Nts_Tcp_Data_tvalidstd_ulogic</div><div class="ttdef"><b>Definition:</b> <a href="cFDK_2SRA_2LIB_2ROLE_2TMPL_2Kale_2Role_8vhdl_source.html#l00126">Role.vhdl:126</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b7e1ac749c44ea1caea8cb543e7af8e2.html">repos_for_Dox</a></li><li class="navelem"><a class="el" href="dir_cefd3de93bea72315f07a5c1d09427c7.html">cFp_HelloKale</a></li><li class="navelem"><a class="el" href="dir_a0298bc207de4c085b947653d41028b0.html">ROLE</a></li><li class="navelem"><a class="el" href="dir_36bfab3b0e50fe6f34e6c6e1705537fb.html">hdl</a></li><li class="navelem"><a class="el" href="cFp__HelloKale_2ROLE_2hdl_2Role_8vhdl.html">Role.vhdl</a></li>
    <li class="footer">Generated on Sat Jul 15 2023 05:02:58 for cloudFPGA (cF) API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
    <!-- add the button to toggle the theme -->
    <script>
    $(document).ready(function(){
        toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
        toggleButton.title = "Toggle Light/Dark Mode"
        document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    </script>
</html>
