Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 25 15:54:52 2024
| Host         : Ryzen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A_B_timing_summary_routed.rpt -pb A_B_timing_summary_routed.pb -rpx A_B_timing_summary_routed.rpx -warn_on_violation
| Design       : A_B
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               11          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: A/FSM_onehot_state_c_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/FSM_onehot_state_c_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: A/FSM_onehot_state_c_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: BTN/CLEARED_BTN_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.334        0.000                      0                  292        0.184        0.000                      0                  292        4.500        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.334        0.000                      0                  292        0.184        0.000                      0                  292        4.500        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.890ns (15.689%)  route 4.783ns (84.311%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.773     8.599    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  B/counter/y[7]_i_19/O
                         net (fo=8, routed)           0.943     9.666    B/counter/y[7]_i_19_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.790 r  B/counter/y[6]_i_5/O
                         net (fo=1, routed)           1.067    10.857    B/counter/y[6]_i_5_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124    10.981 r  B/counter/y[6]_i_1/O
                         net (fo=1, routed)           0.000    10.981    B/mem/D[6]
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.592    15.015    B/mem/CLK_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[6]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.077    15.315    B/mem/y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.890ns (16.091%)  route 4.641ns (83.909%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.773     8.599    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  B/counter/y[7]_i_19/O
                         net (fo=8, routed)           1.044     9.768    B/counter/y[7]_i_19_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.892 r  B/counter/y[5]_i_5/O
                         net (fo=1, routed)           0.824    10.716    B/counter/y[5]_i_5_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    10.840 r  B/counter/y[5]_i_1/O
                         net (fo=1, routed)           0.000    10.840    B/mem/D[5]
    SLICE_X8Y79          FDRE                                         r  B/mem/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.513    14.936    B/mem/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  B/mem/y_reg[5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.081    15.240    B/mem/y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.890ns (16.545%)  route 4.489ns (83.455%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.773     8.599    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  B/counter/y[7]_i_19/O
                         net (fo=8, routed)           0.668     9.391    B/counter/y[7]_i_19_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.515 r  B/counter/y[3]_i_5/O
                         net (fo=1, routed)           1.049    10.564    B/counter/y[3]_i_5_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124    10.688 r  B/counter/y[3]_i_1/O
                         net (fo=1, routed)           0.000    10.688    B/mem/D[3]
    SLICE_X7Y75          FDRE                                         r  B/mem/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.586    15.009    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  B/mem/y_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.031    15.263    B/mem/y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.890ns (16.749%)  route 4.424ns (83.251%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.773     8.599    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  B/counter/y[7]_i_19/O
                         net (fo=8, routed)           0.987     9.710    B/counter/y[7]_i_19_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  B/counter/y[0]_i_5/O
                         net (fo=1, routed)           0.664    10.498    B/counter/y[0]_i_5_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.622 r  B/counter/y[0]_i_1/O
                         net (fo=1, routed)           0.000    10.622    B/mem/D[0]
    SLICE_X7Y77          FDRE                                         r  B/mem/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.589    15.012    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  B/mem/y_reg[0]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.031    15.266    B/mem/y_reg[0]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 0.890ns (16.938%)  route 4.365ns (83.062%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.773     8.599    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  B/counter/y[7]_i_19/O
                         net (fo=8, routed)           0.573     9.297    B/counter/y[7]_i_19_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124     9.421 r  B/counter/y[2]_i_5/O
                         net (fo=1, routed)           1.019    10.439    B/counter/y[2]_i_5_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I3_O)        0.124    10.563 r  B/counter/y[2]_i_1/O
                         net (fo=1, routed)           0.000    10.563    B/mem/D[2]
    SLICE_X7Y75          FDRE                                         r  B/mem/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.586    15.009    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  B/mem/y_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.029    15.261    B/mem/y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.890ns (17.115%)  route 4.310ns (82.885%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.778     8.604    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.728 r  B/counter/y[7]_i_20/O
                         net (fo=8, routed)           0.711     9.440    B/counter/y[7]_i_20_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124     9.564 r  B/counter/y[4]_i_5/O
                         net (fo=1, routed)           0.821    10.385    B/counter/y[4]_i_5_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    10.509 r  B/counter/y[4]_i_1/O
                         net (fo=1, routed)           0.000    10.509    B/mem/D[4]
    SLICE_X8Y79          FDRE                                         r  B/mem/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.513    14.936    B/mem/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  B/mem/y_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.077    15.236    B/mem/y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.890ns (16.896%)  route 4.378ns (83.104%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.773     8.599    B/counter/counter_value_reg[3]_0[0]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124     8.723 r  B/counter/y[7]_i_19/O
                         net (fo=8, routed)           1.084     9.808    B/counter/y[7]_i_19_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.932 r  B/counter/y[7]_i_6/O
                         net (fo=1, routed)           0.521    10.452    B/counter/y[7]_i_6_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  B/counter/y[7]_i_2/O
                         net (fo=1, routed)           0.000    10.576    B/mem/D[7]
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.592    15.015    B/mem/CLK_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.081    15.319    B/mem/y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 B/mem/is_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.078ns (21.461%)  route 3.945ns (78.539%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/mem/CLK_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  B/mem/is_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  B/mem/is_initialized_reg/Q
                         net (fo=17, routed)          1.281     7.009    B/mem/is_initialized
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.327     7.336 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.664    10.000    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.332    10.332 r  B/mem/mem_ps.mem[14][3]_i_1/O
                         net (fo=1, routed)           0.000    10.332    B/mem/data14[3]
    SLICE_X11Y76         FDRE                                         r  B/mem/mem_ps.mem_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.512    14.935    B/mem/CLK_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  B/mem/mem_ps.mem_reg[14][3]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.031    15.189    B/mem/mem_ps.mem_reg[14][3]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 B/counter/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.890ns (17.510%)  route 4.193ns (82.490%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/counter/CLK_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  B/counter/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  B/counter/counter_value_reg[3]/Q
                         net (fo=145, routed)         2.572     8.398    B/counter/counter_value_reg[3]_0[0]
    SLICE_X8Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.522 r  B/counter/y[7]_i_22/O
                         net (fo=8, routed)           1.324     9.846    B/counter/y[7]_i_22_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.124     9.970 r  B/counter/y[1]_i_6/O
                         net (fo=1, routed)           0.297    10.267    B/counter/y[1]_i_6_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.124    10.391 r  B/counter/y[1]_i_1/O
                         net (fo=1, routed)           0.000    10.391    B/mem/D[1]
    SLICE_X7Y77          FDRE                                         r  B/mem/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.589    15.012    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  B/mem/y_reg[1]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.029    15.264    B/mem/y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             4.966ns  (required time - arrival time)
  Source:                 B/mem/is_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.078ns (21.738%)  route 3.881ns (78.262%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.706     5.309    B/mem/CLK_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  B/mem/is_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.419     5.728 r  B/mem/is_initialized_reg/Q
                         net (fo=17, routed)          1.281     7.009    B/mem/is_initialized
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.327     7.336 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.600     9.936    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.332    10.268 r  B/mem/mem_ps.mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000    10.268    B/mem/data3[0]
    SLICE_X10Y75         FDRE                                         r  B/mem/mem_ps.mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.510    14.933    B/mem/CLK_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  B/mem/mem_ps.mem_reg[3][0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDRE (Setup_fdre_C_D)        0.077    15.233    B/mem/mem_ps.mem_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 B/mem_sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.480%)  route 0.132ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.591     1.510    B/CLK_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  B/mem_sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  B/mem_sum_reg[0]/Q
                         net (fo=17, routed)          0.132     1.783    B/mem/Q[0]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  B/mem/mem_ps.mem[1][0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    B/mem/data1[0]
    SLICE_X6Y76          FDRE                                         r  B/mem/mem_ps.mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.859     2.024    B/mem/CLK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  B/mem/mem_ps.mem_reg[1][0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121     1.644    B/mem/mem_ps.mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 BTN/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    BTN/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  BTN/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  BTN/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=6, routed)           0.069     1.710    BTN/count
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.099     1.809 r  BTN/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    BTN/BTN_state__0[1]
    SLICE_X1Y78          FDRE                                         r  BTN/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.865     2.030    BTN/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  BTN/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.092     1.605    BTN/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 B/mem/mem_ps.mem_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[8][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.514    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  B/mem/mem_ps.mem_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  B/mem/mem_ps.mem_reg[8][7]/Q
                         net (fo=2, routed)           0.120     1.776    B/mem/mem_ps.mem_reg[8][7]_0[7]
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  B/mem/mem_ps.mem[8][7]_i_1/O
                         net (fo=1, routed)           0.000     1.821    B/mem/data8[7]
    SLICE_X7Y80          FDRE                                         r  B/mem/mem_ps.mem_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.864     2.029    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  B/mem/mem_ps.mem_reg[8][7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092     1.606    B/mem/mem_ps.mem_reg[8][7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 B/mem/mem_ps.mem_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.590     1.509    B/mem/CLK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  B/mem/mem_ps.mem_reg[9][2]/Q
                         net (fo=2, routed)           0.120     1.771    B/mem/mem_ps.mem_reg[9][7]_0[2]
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  B/mem/mem_ps.mem[9][2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    B/mem/data9[2]
    SLICE_X5Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.858     2.023    B/mem/CLK_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[9][2]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.092     1.601    B/mem/mem_ps.mem_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 B/mem/mem_ps.mem_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.596     1.515    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  B/mem/mem_ps.mem_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  B/mem/mem_ps.mem_reg[3][7]/Q
                         net (fo=2, routed)           0.122     1.778    B/mem/mem_ps.mem_reg[3][7]_0[7]
    SLICE_X7Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  B/mem/mem_ps.mem[3][7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    B/mem/data3[7]
    SLICE_X7Y81          FDRE                                         r  B/mem/mem_ps.mem_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.865     2.030    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  B/mem/mem_ps.mem_reg[3][7]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    B/mem/mem_ps.mem_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 B/mem/mem_ps.mem_reg[15][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[15][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  B/mem/mem_ps.mem_reg[15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  B/mem/mem_ps.mem_reg[15][7]/Q
                         net (fo=2, routed)           0.122     1.775    B/mem/mem_ps.mem_reg[15][7]
    SLICE_X7Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  B/mem/mem_ps.mem[15][7]_i_1/O
                         net (fo=1, routed)           0.000     1.820    B/mem/data15[7]
    SLICE_X7Y78          FDRE                                         r  B/mem/mem_ps.mem_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.862     2.027    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  B/mem/mem_ps.mem_reg[15][7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.092     1.604    B/mem/mem_ps.mem_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 B/mem/mem_ps.mem_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/mem/mem_ps.mem_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.591     1.510    B/mem/CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  B/mem/mem_ps.mem_reg[1][1]/Q
                         net (fo=2, routed)           0.123     1.774    B/mem/mem_ps.mem_reg[1][7]_0[1]
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  B/mem/mem_ps.mem[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    B/mem/data1[1]
    SLICE_X3Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.861     2.026    B/mem/CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[1][1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.092     1.602    B/mem/mem_ps.mem_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 B/FSM_onehot_state_c_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/FSM_onehot_state_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.794%)  route 0.176ns (48.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.591     1.510    B/CLK_IBUF_BUFG
    SLICE_X5Y73          FDSE                                         r  B/FSM_onehot_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  B/FSM_onehot_state_c_reg[0]/Q
                         net (fo=6, routed)           0.176     1.827    B/FSM_onehot_state_c_reg_n_0_[0]
    SLICE_X6Y72          LUT5 (Prop_lut5_I4_O)        0.048     1.875 r  B/FSM_onehot_state_c[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    B/FSM_onehot_state_c[2]_i_1__0_n_0
    SLICE_X6Y72          FDRE                                         r  B/FSM_onehot_state_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.861     2.026    B/CLK_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  B/FSM_onehot_state_c_reg[2]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.131     1.656    B/FSM_onehot_state_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 B/FSM_onehot_state_c_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/ACKb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.969%)  route 0.172ns (48.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.591     1.510    B/CLK_IBUF_BUFG
    SLICE_X5Y73          FDSE                                         r  B/FSM_onehot_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  B/FSM_onehot_state_c_reg[0]/Q
                         net (fo=6, routed)           0.172     1.823    B/FSM_onehot_state_c_reg_n_0_[0]
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  B/ACKb_i_1/O
                         net (fo=1, routed)           0.000     1.868    B/ACKb_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  B/ACKb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.861     2.026    B/CLK_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  B/ACKb_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.120     1.645    B/ACKb_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 B/mem/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/TMP_sum_print_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.221%)  route 0.169ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    B/mem/CLK_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  B/mem/y_reg[7]/Q
                         net (fo=2, routed)           0.169     1.847    B/y[7]
    SLICE_X3Y78          FDRE                                         r  B/TMP_sum_print_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.865     2.030    B/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  B/TMP_sum_print_reg[7]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.072     1.622    B/TMP_sum_print_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     A/FSM_onehot_state_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     A/FSM_onehot_state_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y72     A/FSM_onehot_state_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     A/counter/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70     A/counter/counter_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     A/counter/counter_value_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     A/counter/counter_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y70     A/rom/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y70     A/rom/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     A/counter/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     A/counter/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     A/counter/counter_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     A/counter/counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72     A/FSM_onehot_state_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     A/counter/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     A/counter/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     A/counter/counter_value_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70     A/counter/counter_value_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B/TMP_sum_print_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.009ns (58.059%)  route 2.896ns (41.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    B/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  B/TMP_sum_print_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  B/TMP_sum_print_reg[2]/Q
                         net (fo=1, routed)           2.896     8.666    TMP_sum_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.219 r  TMP_sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.219    TMP_sum[2]
    J13                                                               r  TMP_sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 3.976ns (60.274%)  route 2.621ns (39.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    B/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  B/TMP_sum_print_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  B/TMP_sum_print_reg[0]/Q
                         net (fo=1, routed)           2.621     8.391    TMP_sum_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.912 r  TMP_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.912    TMP_sum[0]
    H17                                                               r  TMP_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 3.991ns (63.361%)  route 2.308ns (36.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    B/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  B/TMP_sum_print_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  B/TMP_sum_print_reg[1]/Q
                         net (fo=1, routed)           2.308     8.079    TMP_sum_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.614 r  TMP_sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.614    TMP_sum[1]
    K15                                                               r  TMP_sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 4.011ns (64.617%)  route 2.196ns (35.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.711     5.314    B/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  B/TMP_sum_print_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B/TMP_sum_print_reg[7]/Q
                         net (fo=1, routed)           2.196     7.966    TMP_sum_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.521 r  TMP_sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.521    TMP_sum[7]
    U16                                                               r  TMP_sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.161ns  (logic 4.008ns (65.047%)  route 2.154ns (34.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.711     5.314    B/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  B/TMP_sum_print_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B/TMP_sum_print_reg[5]/Q
                         net (fo=1, routed)           2.154     7.923    TMP_sum_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.475 r  TMP_sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.475    TMP_sum[5]
    V17                                                               r  TMP_sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 4.011ns (65.634%)  route 2.100ns (34.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.711     5.314    B/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  B/TMP_sum_print_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B/TMP_sum_print_reg[6]/Q
                         net (fo=1, routed)           2.100     7.870    TMP_sum_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.425 r  TMP_sum_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.425    TMP_sum[6]
    U17                                                               r  TMP_sum[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 4.008ns (68.315%)  route 1.859ns (31.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.712     5.315    B/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  B/TMP_sum_print_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  B/TMP_sum_print_reg[4]/Q
                         net (fo=1, routed)           1.859     7.629    TMP_sum_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.181 r  TMP_sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.181    TMP_sum[4]
    R18                                                               r  TMP_sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/TMP_sum_print_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TMP_sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 4.007ns (68.305%)  route 1.859ns (31.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.711     5.314    B/CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  B/TMP_sum_print_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B/TMP_sum_print_reg[3]/Q
                         net (fo=1, routed)           1.859     7.629    TMP_sum_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.179 r  TMP_sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.179    TMP_sum[3]
    N14                                                               r  TMP_sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/REQ_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.430ns  (logic 0.704ns (20.527%)  route 2.726ns (79.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.711     5.314    BTN/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  BTN/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  BTN/CLEARED_BTN_reg/Q
                         net (fo=8, routed)           1.255     7.024    A/counter/s_NXT
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.148 r  A/counter/FSM_onehot_state_n_reg[1]_i_2/O
                         net (fo=2, routed)           1.000     8.148    A/counter/FSM_onehot_state_n_reg[1]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.124     8.272 r  A/counter/REQ_reg_i_1/O
                         net (fo=1, routed)           0.471     8.743    A/counter_n_5
    SLICE_X5Y71          LDCE                                         r  A/REQ_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/FSM_onehot_state_n_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.987ns  (logic 0.732ns (24.509%)  route 2.255ns (75.491%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.711     5.314    BTN/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  BTN/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  BTN/CLEARED_BTN_reg/Q
                         net (fo=8, routed)           1.255     7.024    A/counter/s_NXT
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.148 r  A/counter/FSM_onehot_state_n_reg[1]_i_2/O
                         net (fo=2, routed)           1.000     8.148    A/counter/FSM_onehot_state_n_reg[1]_i_2_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.152     8.300 r  A/counter/FSM_onehot_state_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.300    A/counter_n_7
    SLICE_X4Y72          LDCE                                         r  A/FSM_onehot_state_n_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/rom/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/d_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/rom/data_out_reg[1]/Q
                         net (fo=1, routed)           0.119     1.773    A/rom_y[1]
    SLICE_X4Y71          LDCE                                         r  A/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/rom/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/d_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.761%)  route 0.152ns (54.239%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  A/rom/data_out_reg[4]/Q
                         net (fo=1, routed)           0.152     1.793    A/rom_y[4]
    SLICE_X4Y71          LDCE                                         r  A/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/rom/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/d_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/rom/data_out_reg[3]/Q
                         net (fo=1, routed)           0.169     1.824    A/rom_y[3]
    SLICE_X4Y71          LDCE                                         r  A/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/rom/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.890%)  route 0.173ns (55.110%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/rom/data_out_reg[2]/Q
                         net (fo=1, routed)           0.173     1.827    A/rom_y[2]
    SLICE_X4Y71          LDCE                                         r  A/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/rom/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.954%)  route 0.180ns (56.046%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.594     1.513    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/rom/data_out_reg[0]/Q
                         net (fo=1, routed)           0.180     1.834    A/rom_y[0]
    SLICE_X4Y73          LDCE                                         r  A/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/FSM_onehot_state_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/FSM_onehot_state_n_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.899%)  route 0.172ns (48.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    A/CLK_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  A/FSM_onehot_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  A/FSM_onehot_state_c_reg[0]/Q
                         net (fo=6, routed)           0.172     1.826    A/counter/data_out_reg[4]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.871 r  A/counter/FSM_onehot_state_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    A/counter_n_7
    SLICE_X4Y72          LDCE                                         r  A/FSM_onehot_state_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/counter/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/FSM_onehot_state_n_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.714%)  route 0.294ns (61.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.595     1.514    A/counter/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 f  A/counter/counter_value_reg[0]/Q
                         net (fo=12, routed)          0.173     1.828    A/counter/ctr[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  A/counter/FSM_onehot_state_n_reg[0]_i_1/O
                         net (fo=1, routed)           0.122     1.995    A/counter_n_8
    SLICE_X4Y72          LDCE                                         r  A/FSM_onehot_state_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/FSM_onehot_state_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/REQ_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.102%)  route 0.315ns (62.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    A/CLK_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  A/FSM_onehot_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  A/FSM_onehot_state_c_reg[0]/Q
                         net (fo=6, routed)           0.172     1.826    A/counter/data_out_reg[4]
    SLICE_X4Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  A/counter/REQ_reg_i_1/O
                         net (fo=1, routed)           0.143     2.014    A/counter_n_5
    SLICE_X5Y71          LDCE                                         r  A/REQ_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/FSM_onehot_state_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/rom_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.186ns (36.065%)  route 0.330ns (63.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    A/CLK_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  A/FSM_onehot_state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  A/FSM_onehot_state_c_reg[0]/Q
                         net (fo=6, routed)           0.154     1.807    A/counter/data_out_reg[4]
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  A/counter/rom_read_reg_i_1/O
                         net (fo=1, routed)           0.176     2.028    A/rom_read__0
    SLICE_X5Y70          LDCE                                         r  A/rom_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/ACKb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/FSM_onehot_state_n_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.210ns (38.844%)  route 0.331ns (61.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.593     1.512    B/CLK_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  B/ACKb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  B/ACKb_reg/Q
                         net (fo=5, routed)           0.211     1.888    A/s_ACKb
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.046     1.934 r  A/FSM_onehot_state_n_reg[2]_i_1/O
                         net (fo=1, routed)           0.119     2.053    A/FSM_onehot_state_n_reg[2]_i_1_n_0
    SLICE_X4Y72          LDCE                                         r  A/FSM_onehot_state_n_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           253 Endpoints
Min Delay           253 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.057ns  (logic 1.970ns (27.914%)  route 5.087ns (72.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.664     6.725    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.332     7.057 r  B/mem/mem_ps.mem[14][3]_i_1/O
                         net (fo=1, routed)           0.000     7.057    B/mem/data14[3]
    SLICE_X11Y76         FDRE                                         r  B/mem/mem_ps.mem_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.512     4.935    B/mem/CLK_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  B/mem/mem_ps.mem_reg[14][3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.029ns  (logic 1.858ns (26.430%)  route 5.171ns (73.570%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          3.132     4.618    B/counter/RST_IBUF
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.742 r  B/counter/y[7]_i_9/O
                         net (fo=8, routed)           1.015     5.757    B/counter/y[7]_i_9_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.124     5.881 r  B/counter/y[4]_i_2/O
                         net (fo=1, routed)           1.024     6.905    B/counter/y[4]_i_2_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  B/counter/y[4]_i_1/O
                         net (fo=1, routed)           0.000     7.029    B/mem/D[4]
    SLICE_X8Y79          FDRE                                         r  B/mem/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.513     4.936    B/mem/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  B/mem/y_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.028ns  (logic 1.858ns (26.434%)  route 5.170ns (73.566%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          3.132     4.618    B/counter/RST_IBUF
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.742 r  B/counter/y[7]_i_9/O
                         net (fo=8, routed)           1.171     5.913    B/counter/y[7]_i_9_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124     6.037 r  B/counter/y[7]_i_3/O
                         net (fo=1, routed)           0.867     6.904    B/counter/y[7]_i_3_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  B/counter/y[7]_i_2/O
                         net (fo=1, routed)           0.000     7.028    B/mem/D[7]
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.592     5.015    B/mem/CLK_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  B/mem/y_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.993ns  (logic 1.970ns (28.169%)  route 5.023ns (71.831%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.600     6.661    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.332     6.993 r  B/mem/mem_ps.mem[3][0]_i_1/O
                         net (fo=1, routed)           0.000     6.993    B/mem/data3[0]
    SLICE_X10Y75         FDRE                                         r  B/mem/mem_ps.mem_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.510     4.933    B/mem/CLK_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  B/mem/mem_ps.mem_reg[3][0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.990ns  (logic 1.970ns (28.181%)  route 5.020ns (71.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.597     6.658    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.332     6.990 r  B/mem/mem_ps.mem[4][0]_i_1/O
                         net (fo=1, routed)           0.000     6.990    B/mem/data4[0]
    SLICE_X10Y75         FDRE                                         r  B/mem/mem_ps.mem_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.510     4.933    B/mem/CLK_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  B/mem/mem_ps.mem_reg[4][0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 1.970ns (28.282%)  route 4.995ns (71.718%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.572     6.633    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.332     6.965 r  B/mem/mem_ps.mem[8][2]_i_1/O
                         net (fo=1, routed)           0.000     6.965    B/mem/data8[2]
    SLICE_X8Y74          FDRE                                         r  B/mem/mem_ps.mem_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.507     4.930    B/mem/CLK_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  B/mem/mem_ps.mem_reg[8][2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.970ns (28.443%)  route 4.956ns (71.557%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.532     6.593    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.332     6.925 r  B/mem/mem_ps.mem[12][2]_i_1/O
                         net (fo=1, routed)           0.000     6.925    B/mem/data12[2]
    SLICE_X8Y76          FDRE                                         r  B/mem/mem_ps.mem_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.509     4.932    B/mem/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  B/mem/mem_ps.mem_reg[12][2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.858ns (26.852%)  route 5.061ns (73.148%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          3.132     4.618    B/counter/RST_IBUF
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.742 r  B/counter/y[7]_i_9/O
                         net (fo=8, routed)           0.880     5.622    B/counter/y[7]_i_9_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.746 r  B/counter/y[0]_i_2/O
                         net (fo=1, routed)           1.049     6.795    B/counter/y[0]_i_2_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.919 r  B/counter/y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.919    B/mem/D[0]
    SLICE_X7Y77          FDRE                                         r  B/mem/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.589     5.012    B/mem/CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  B/mem/y_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[13][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 1.970ns (28.484%)  route 4.946ns (71.516%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.522     6.583    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I3_O)        0.332     6.915 r  B/mem/mem_ps.mem[13][2]_i_1/O
                         net (fo=1, routed)           0.000     6.915    B/mem/data13[2]
    SLICE_X8Y76          FDRE                                         r  B/mem/mem_ps.mem_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.509     4.932    B/mem/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  B/mem/mem_ps.mem_reg[13][2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B/mem/mem_ps.mem_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.908ns  (logic 1.970ns (28.516%)  route 4.938ns (71.484%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=42, routed)          2.423     3.909    B/mem/RST_IBUF
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     4.061 r  B/mem/mem_ps.mem[0][7]_i_3/O
                         net (fo=128, routed)         2.515     6.576    B/mem/mem_ps.mem[0][7]_i_3_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.332     6.908 r  B/mem/mem_ps.mem[6][0]_i_1/O
                         net (fo=1, routed)           0.000     6.908    B/mem/data6[0]
    SLICE_X9Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.507     4.930    B/mem/CLK_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  B/mem/mem_ps.mem_reg[6][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/FSM_onehot_state_n_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/FSM_onehot_state_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.203ns (70.077%)  route 0.087ns (29.923%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          LDCE                         0.000     0.000 r  A/FSM_onehot_state_n_reg[0]/G
    SLICE_X4Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/FSM_onehot_state_n_reg[0]/Q
                         net (fo=1, routed)           0.087     0.245    A/FSM_onehot_state_n_reg_n_0_[0]
    SLICE_X5Y72          LUT3 (Prop_lut3_I0_O)        0.045     0.290 r  A/FSM_onehot_state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     0.290    A/FSM_onehot_state_c[0]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  A/FSM_onehot_state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.861     2.026    A/CLK_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  A/FSM_onehot_state_c_reg[0]/C

Slack:                    inf
  Source:                 A/ctr_en_reg/G
                            (positive level-sensitive latch)
  Destination:            A/counter/counter_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.247%)  route 0.199ns (55.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          LDCE                         0.000     0.000 r  A/ctr_en_reg/G
    SLICE_X3Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/ctr_en_reg/Q
                         net (fo=8, routed)           0.199     0.357    A/counter/E[0]
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    A/counter/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[0]/C

Slack:                    inf
  Source:                 A/ctr_en_reg/G
                            (positive level-sensitive latch)
  Destination:            A/counter/counter_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.247%)  route 0.199ns (55.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          LDCE                         0.000     0.000 r  A/ctr_en_reg/G
    SLICE_X3Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/ctr_en_reg/Q
                         net (fo=8, routed)           0.199     0.357    A/counter/E[0]
    SLICE_X2Y70          FDRE                                         r  A/counter/counter_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    A/counter/CLK_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  A/counter/counter_value_reg[1]/C

Slack:                    inf
  Source:                 A/ctr_en_reg/G
                            (positive level-sensitive latch)
  Destination:            A/counter/counter_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.247%)  route 0.199ns (55.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          LDCE                         0.000     0.000 r  A/ctr_en_reg/G
    SLICE_X3Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/ctr_en_reg/Q
                         net (fo=8, routed)           0.199     0.357    A/counter/E[0]
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    A/counter/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[2]/C

Slack:                    inf
  Source:                 A/ctr_en_reg/G
                            (positive level-sensitive latch)
  Destination:            A/counter/counter_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.247%)  route 0.199ns (55.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          LDCE                         0.000     0.000 r  A/ctr_en_reg/G
    SLICE_X3Y72          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/ctr_en_reg/Q
                         net (fo=8, routed)           0.199     0.357    A/counter/E[0]
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.866     2.031    A/counter/CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  A/counter/counter_value_reg[3]/C

Slack:                    inf
  Source:                 A/rom_read_reg/G
                            (positive level-sensitive latch)
  Destination:            A/rom/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.223ns (56.704%)  route 0.170ns (43.296%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          LDCE                         0.000     0.000 r  A/rom_read_reg/G
    SLICE_X5Y70          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  A/rom_read_reg/Q
                         net (fo=5, routed)           0.170     0.393    A/rom/E[0]
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[0]/C

Slack:                    inf
  Source:                 A/rom_read_reg/G
                            (positive level-sensitive latch)
  Destination:            A/rom/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.223ns (56.704%)  route 0.170ns (43.296%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          LDCE                         0.000     0.000 r  A/rom_read_reg/G
    SLICE_X5Y70          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  A/rom_read_reg/Q
                         net (fo=5, routed)           0.170     0.393    A/rom/E[0]
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[1]/C

Slack:                    inf
  Source:                 A/rom_read_reg/G
                            (positive level-sensitive latch)
  Destination:            A/rom/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.223ns (56.704%)  route 0.170ns (43.296%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          LDCE                         0.000     0.000 r  A/rom_read_reg/G
    SLICE_X5Y70          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  A/rom_read_reg/Q
                         net (fo=5, routed)           0.170     0.393    A/rom/E[0]
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[2]/C

Slack:                    inf
  Source:                 A/rom_read_reg/G
                            (positive level-sensitive latch)
  Destination:            A/rom/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.223ns (56.704%)  route 0.170ns (43.296%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          LDCE                         0.000     0.000 r  A/rom_read_reg/G
    SLICE_X5Y70          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  A/rom_read_reg/Q
                         net (fo=5, routed)           0.170     0.393    A/rom/E[0]
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[3]/C

Slack:                    inf
  Source:                 A/rom_read_reg/G
                            (positive level-sensitive latch)
  Destination:            A/rom/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.223ns (56.704%)  route 0.170ns (43.296%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          LDCE                         0.000     0.000 r  A/rom_read_reg/G
    SLICE_X5Y70          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  A/rom_read_reg/Q
                         net (fo=5, routed)           0.170     0.393    A/rom/E[0]
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.863     2.028    A/rom/CLK_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  A/rom/data_out_reg[4]/C





