My implementation of RISC V ISA in Verilog


<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/RISC-V.jpg" width="800">
</p>

**Control unit signals**  

<p align="center">
  <img src="https://github.com/paulhamsh/RISC-V-Verilog/blob/main/images/control-unit.jpg" width="800">
</p>
