

================================================================
== Vivado HLS Report for 'AddLast_3600u_s'
================================================================
* Date:           Tue May 10 21:16:37 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.960 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    106|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     165|     49|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|     134|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     299|    248|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+-------+-----+----+-----+
    |ultra_net_mul_32sdXL_U751  |ultra_net_mul_32sdXL  |        0|      2|  165|  49|    0|
    +---------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                      |                      |        0|      2|  165|  49|    0|
    +---------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln21_fu_93_p2   |     +    |      0|  0|  39|          32|           2|
    |i_fu_103_p2         |     +    |      0|  0|  39|          32|           1|
    |ap_condition_104    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln21_fu_98_p2  |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_io  |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 106|         100|          39|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |ap_done            |   9|          2|    1|          2|
    |i_0_i_reg_77       |   9|          2|   32|         64|
    |in_V_V_blk_n       |   9|          2|    1|          2|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    |out_r_TLAST        |  15|          3|    1|          3|
    |reps_blk_n         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  93|         19|   38|         81|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln21_reg_119   |  32|   0|   32|          0|
    |ap_CS_fsm          |   5|   0|    5|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_0_i_reg_77       |  32|   0|   32|          0|
    |mul_ln21_reg_114   |  32|   0|   32|          0|
    |reps_read_reg_109  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 134|   0|  134|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|ap_done         | out |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | AddLast<3600u> | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |     in_V_V     |    pointer   |
|out_r_TDATA     | out |   64|    axis    |  out_V_data_V  |    pointer   |
|out_r_TREADY    |  in |    1|    axis    |  out_V_data_V  |    pointer   |
|out_r_TVALID    | out |    1|    axis    |  out_V_keep_V  |    pointer   |
|out_r_TKEEP     | out |    8|    axis    |  out_V_keep_V  |    pointer   |
|out_r_TLAST     | out |    1|    axis    |  out_V_last_V  |    pointer   |
|reps_dout       |  in |   32|   ap_fifo  |      reps      |    pointer   |
|reps_empty_n    |  in |    1|   ap_fifo  |      reps      |    pointer   |
|reps_read       | out |    1|   ap_fifo  |      reps      |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

