{"Source Block": ["oh/src/mio/hdl/mrx_io.v@31:41@HdlIdDef", "   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n   reg [1:0] \t     rx_access_reg;\n   \n   //########################################\n"], "Clone Blocks": [["oh/src/mio/hdl/mrx_io.v@30:40", "   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n   reg [1:0] \t     rx_access_reg;\n   \n"], ["oh/src/mio/hdl/mrx_io.v@24:34", "     );\n   \n   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n"], ["oh/src/mio/hdl/mrx_io.v@29:39", "   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n   reg [1:0] \t     rx_access_reg;\n"], ["oh/src/mio/hdl/mrx_io.v@27:37", "   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n"], ["oh/src/mio/hdl/mrx_io.v@26:36", "   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n"], ["oh/src/mio/hdl/mrx_io.v@32:42", "   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n   reg [1:0] \t     rx_access_reg;\n   \n   //########################################\n   //# STATE MACHINE\n"], ["oh/src/mio/hdl/mrx_io.v@25:35", "   \n   // local wires\n   wire [IOW-1:0]    ddr_data;\n   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n"], ["oh/src/mio/hdl/mrx_io.v@33:43", "   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n   reg [1:0] \t     rx_access_reg;\n   \n   //########################################\n   //# STATE MACHINE\n   //########################################\n"], ["oh/src/mio/hdl/mrx_io.v@28:38", "   wire \t     io_nreset;\n   wire [63:0] \t     io_data;\n   wire [63:0] \t     mux_data;\n   wire [7:0] \t     data_select;\n   wire [7:0] \t     valid_input;\n   wire [7:0] \t     valid_next;   \n   wire [IOW/2-1:0]  ddr_even;\n   wire [IOW/2-1:0]  ddr_odd;   \n   reg [63:0] \t     shiftreg;\n   wire \t     io_frame;\n   reg [IOW-1:0]     sdr_data;\n"]], "Diff Content": {"Delete": [[36, "   reg [63:0] \t     shiftreg;\n"]], "Add": []}}