// Seed: 697884001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  ;
  logic id_8;
  generate
    assign id_3[-1] = 'h0 && 1'b0;
    if (1 == 1'b0 << -1)
      if (-1'h0) begin : LABEL_0
        localparam id_9 = 1;
        wire id_10 = id_9, id_11;
      end
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output logic [7:0] id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_2,
      id_8,
      id_8
  );
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_9[id_1+-1] = 1;
  assign (strong1, strong0) id_4[-1] = 1;
endmodule
