PPA Report for cascaded_timer
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 54
FF Count: 18
IO Count: 21
Cell Count: 152

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 259.94 MHz
Reg-to-Reg Critical Path Delay: 3.147 ns

POWER METRICS:
-------------
Total Power Consumption: 0.888 W
