\hypertarget{struct_a_d_c___channel_conf_type_def}{}\section{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def Struct Reference}
\label{struct_a_d_c___channel_conf_type_def}\index{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}}


Structure definition of A\+DC channel for regular group.  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+adc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}{Channel}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}{Sampling\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure definition of A\+DC channel for regular group. 

\begin{DoxyNote}{Note}
The setting of these parameters with function H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Config\+Channel() is conditioned to A\+DC state. A\+DC can be either disabled or enabled without conversion on going on regular group. 
\end{DoxyNote}


Definition at line 109 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}\label{struct_a_d_c___channel_conf_type_def_ae82bf9242a014164f9f6907f29782c44}} 
\index{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}!Channel@{Channel}}
\index{Channel@{Channel}!A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}}
\subsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily uint32\+\_\+t Channel}

Specifies the channel to configure into A\+DC regular group. This parameter can be a value of \hyperlink{group___a_d_c__channels}{A\+DC channels} Note\+: Depending on devices, some channels may not be available on package pins. Refer to device datasheet for channels availability. Note\+: On S\+T\+M32\+F1 devices with several A\+DC\+: Only A\+D\+C1 can access internal measurement channels (Vref\+Int/\+Temp\+Sensor) Note\+: On S\+T\+M32\+F10xx8 and S\+T\+M32\+F10xxB devices\+: A low-\/amplitude voltage glitch may be generated (on A\+DC input 0) on the P\+A0 pin, when the A\+DC is converting with injection trigger. It is advised to distribute the analog channels so that Channel 0 is configured as an injected channel. Refer to errata sheet of these devices for more details. 

Definition at line 111 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}\label{struct_a_d_c___channel_conf_type_def_ab926cc2abe3d17aeaf637d499aef6b1b}} 
\index{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}!Rank@{Rank}}
\index{Rank@{Rank}!A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}}
\subsubsection{\texorpdfstring{Rank}{Rank}}
{\footnotesize\ttfamily uint32\+\_\+t Rank}

Specifies the rank in the regular group sequencer This parameter can be a value of \hyperlink{group___a_d_c__regular__rank}{A\+DC rank into regular group} Note\+: In case of need to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by the new channel setting (or parameter number of conversions can be adjusted) 

Definition at line 118 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}\label{struct_a_d_c___channel_conf_type_def_a72e649848c8a14f0adcba783cfb3b2cd}} 
\index{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}!Sampling\+Time@{Sampling\+Time}}
\index{Sampling\+Time@{Sampling\+Time}!A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def@{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}}
\subsubsection{\texorpdfstring{Sampling\+Time}{SamplingTime}}
{\footnotesize\ttfamily uint32\+\_\+t Sampling\+Time}

Sampling time value to be set for the selected channel. Unit\+: A\+DC clock cycles Conversion time is the addition of sampling time and processing time (12.\+5 A\+DC clock cycles at A\+DC resolution 12 bits). This parameter can be a value of \hyperlink{group___a_d_c__sampling__times}{A\+DC sampling times} Caution\+: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups. If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting. Note\+: In case of usage of internal measurement channels (Vref\+Int/\+Temp\+Sensor), sampling time constraints must be respected (sampling time can be adjusted in function of A\+DC clock frequency and sampling time setting) Refer to device datasheet for timings values, parameters T\+S\+\_\+vrefint, T\+S\+\_\+temp (values rough order\+: 5us to 17.\+1us min). 

Definition at line 121 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\hyperlink{stm32f1xx__hal__adc_8h}{stm32f1xx\+\_\+hal\+\_\+adc.\+h}\end{DoxyCompactItemize}
