{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675115953925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675115953926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 16:59:13 2023 " "Processing started: Mon Jan 30 16:59:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675115953926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675115953926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_design -c cpu_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_design -c cpu_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675115953926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675115954819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-sim " "Found design unit 1: reg-sim" {  } { { "output_files/register.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955384 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "output_files/register.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/register_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/register_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_tb-behavior " "Found design unit 1: register_tb-behavior" {  } { { "testbenches/register_test.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/testbenches/register_test.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955388 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "testbenches/register_test.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/testbenches/register_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux32-1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux32-1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-behavior " "Found design unit 1: mux32_1-behavior" {  } { { "output_files/mux32-1.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/mux32-1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955392 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "output_files/mux32-1.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/mux32-1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behavior " "Found design unit 1: MDR-behavior" {  } { { "output_files/MDR.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/MDR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955395 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "output_files/MDR.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/encoder32-5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/encoder32-5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32_5-behavior " "Found design unit 1: encoder32_5-behavior" {  } { { "output_files/encoder32-5.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/encoder32-5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955398 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32_5 " "Found entity 1: encoder32_5" {  } { { "output_files/encoder32-5.vhd" "" { Text "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/output_files/encoder32-5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_design " "Found entity 1: cpu_design" {  } { { "cpu_design.bdf" "" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675115955406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675115955406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_design " "Elaborating entity \"cpu_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675115955485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst " "Elaborating entity \"reg\" for hierarchy \"reg:inst\"" {  } { { "cpu_design.bdf" "inst" { Schematic "C:/Users/13432/Documents/Third Year/ELEC 374/cpu_design/vhdl_files/cpu_design.bdf" { { 240 456 672 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675115955499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1675115962557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675115966832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675115966832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675115971175 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675115971175 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675115971175 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675115971175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675115971212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 16:59:31 2023 " "Processing ended: Mon Jan 30 16:59:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675115971212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675115971212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675115971212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675115971212 ""}
