I 000056 55 2147          1396962188749 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396962188750 2014.04.08 09:03:08)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 989e9d9795cecd8dcccc8bc3c09f9b9dce9f9c9e9a)
	(_entity
		(_time 1396962188733)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000049 55 1334          1396962204764 behavior
(_unit VHDL (seq_sys 0 4 (behavior 0 17 ))
	(_version v98)
	(_time 1396962204765 2014.04.08 09:03:24)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 282a2e2c257e7d3d7f2c3b73702f2b2f2b2e2d2f29)
	(_entity
		(_time 1396962188685)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000056 55 2147          1396962204811 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396962204812 2014.04.08 09:03:24)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 57555154550102420303440c0f5054520150535155)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000056 55 2147          1396973670726 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973670727 2014.04.08 12:14:30)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66646766653033733232753d3e6165633061626064)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000056 55 2147          1396973712537 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973712538 2014.04.08 12:15:12)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code baebbceeeeecefafeeeea9e1e2bdb9bfecbdbebcb8)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000056 55 2147          1396973753897 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973753898 2014.04.08 12:15:53)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4a444e481e1c1f5f1e1e5911124d494f1c4d4e4c48)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000056 55 2147          1396973825582 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973825583 2014.04.08 12:17:05)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 51070452550704440505420a095652540756555753)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396973825707 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396973825708 2014.04.08 12:17:05)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ce999c9b9d999cdb999adb94cac8cac8c8c8c8cb98)
	(_entity
		(_time 1396973825705)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396973825817 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396973825818 2014.04.08 12:17:05)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3c683f39396a6d2a6b3f2866683b3e3a3f3a6a3b39)
	(_entity
		(_time 1396973825815)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396973825924 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396973825925 2014.04.08 12:17:05)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9fcabfea9fefabfa3afbdf0aeaeaaafa1afa0afaf)
	(_entity
		(_time 1396973825908)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396973846436 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973846437 2014.04.08 12:17:26)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cdcace989c9b98d89999de9695cacec89bcac9cbcf)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396973846577 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396973846578 2014.04.08 12:17:26)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595f5c5a560e0b4c0e0d4c035d5f5d5f5f5f5f5c0f)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396973846714 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396973846715 2014.04.08 12:17:26)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e6e0e4b5b6b0b7f0b1e5f2bcb2e1e4e0e5e0b0e1e3)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396973846825 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396973846826 2014.04.08 12:17:26)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 53545350590400455955470a545450555b555a5555)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396973972887 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973972915 2014.04.08 12:19:32)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00525506055655155454135b580703055607040602)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396973973041 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396973973042 2014.04.08 12:19:33)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7d2e2f7c2f2a2f682a296827797b797b7b7b7b782b)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396973973150 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396973973151 2014.04.08 12:19:33)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code ebb8beb8efbdbafdbce8ffb1bfece9ede8edbdecee)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396973973261 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396973973262 2014.04.08 12:19:33)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 58095a5b590f0b4e525e4c015f5f5b5e505e515e5e)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3523          1396973985678 behavior
(_unit VHDL (seq_sys 0 4 (behavior 0 27 ))
	(_version v98)
	(_time 1396973985679 2014.04.08 12:19:45)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dedbdd8c8e888bcb8ddacd8586d9ddd9ddd8dbd9df)
	(_entity
		(_time 1396973670661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 34 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 35 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 36 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 37 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396973985803 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396973985804 2014.04.08 12:19:45)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5e59580c0d0e4e0f0f4800035c585e0d5c5f5d59)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396973985928 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396973985929 2014.04.08 12:19:45)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d8dcdd8ad68f8acd8f8ccd82dcdedcdededededd8e)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396973986039 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396973986040 2014.04.08 12:19:46)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 45414447161314531246511f114247434643134240)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396973986147 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396973986148 2014.04.08 12:19:46)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3b6b3e7b9e4e0a5b9b5a7eab4b4b0b5bbb5bab5b5)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3523          1396974004722 behavior
(_unit VHDL (seq_sys 0 4 (behavior 0 27 ))
	(_version v98)
	(_time 1396974004723 2014.04.08 12:20:04)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 45441447451310501641561e1d4246424643404244)
	(_entity
		(_time 1396973670661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 34 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 35 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 36 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 37 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974004847 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974004848 2014.04.08 12:20:04)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c2c39397c59497d79696d1999ac5c1c794c5c6c4c0)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974005001 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974005002 2014.04.08 12:20:05)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5e5e095d0d090c4b090a4b045a585a585858585b08)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974005112 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974005113 2014.04.08 12:20:05)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code cbcb9b9ecf9d9add9cc8df919fccc9cdc8cd9dccce)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974005235 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974005236 2014.04.08 12:20:05)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 48491e4a491f1b5e424e5c114f4f4b4e404e414e4e)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3523          1396974126333 behavior
(_unit VHDL (seq_sys 0 4 (behavior 0 27 ))
	(_version v98)
	(_time 1396974126334 2014.04.08 12:22:06)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6d6e686d3c3b38783e697e36356a6e6a6e6b686a6c)
	(_entity
		(_time 1396973670661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 34 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 35 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 36 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 37 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974126628 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974126629 2014.04.08 12:22:06)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9695929995c0c383c2c285cdce919593c091929094)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974126799 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974126800 2014.04.08 12:22:06)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 42404e404615105715165718464446444444444714)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974126909 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974126910 2014.04.08 12:22:06)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code afada4f8aff9feb9f8acbbf5fba8ada9aca9f9a8aa)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974127019 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974127020 2014.04.08 12:22:07)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1d1e161a404a4e0b171b09441a1a1e1b151b141b1b)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974269663 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974269664 2014.04.08 12:24:29)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5d5d585e0c0b084809094e06055a5e580b5a595b5f)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974269849 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974269850 2014.04.08 12:24:29)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 19181a1e164e4b0c4e4d0c431d1f1d1f1f1f1f1c4f)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974269989 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974269990 2014.04.08 12:24:29)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a5a4a1f2f6f3f4b3f2a6b1fff1a2a7a3a6a3f3a2a0)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974270114 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974270115 2014.04.08 12:24:30)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 22222826297571342824367b252521242a242b2424)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3523          1396974277569 behavior
(_unit VHDL (seq_sys 0 4 (behavior 0 27 ))
	(_version v98)
	(_time 1396974277570 2014.04.08 12:24:37)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f31393a6c696a2a6c3b2c6467383c383c393a383e)
	(_entity
		(_time 1396973670661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 34 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 35 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 36 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 37 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974277692 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974277693 2014.04.08 12:24:37)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bcb2bae8eaeae9a9e8e8afe7e4bbbfb9eabbb8babe)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974277832 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974277833 2014.04.08 12:24:37)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 49464b4b461e1b5c1e1d5c134d4f4d4f4f4f4f4c1f)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974277928 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974277929 2014.04.08 12:24:37)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a7a8a2f0f6f1f6b1f0a4b3fdf3a0a5a1a4a1f1a0a2)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974278022 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974278023 2014.04.08 12:24:38)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 040a0102095357120e02105d030307020c020d0202)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3536          1396974325986 behavior
(_unit VHDL (seq_sys 0 4 (behavior 0 27 ))
	(_version v98)
	(_time 1396974325987 2014.04.08 12:25:25)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 65676465653330703661763e3d6266626663606264)
	(_entity
		(_time 1396973670661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 34 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 35 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 36 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 37 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{9~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686018 33751554 514 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974326124 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974326125 2014.04.08 12:25:26)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f0f3a2f5a4a7e7a6a6e1a9aaf5f1f7a4f5f6f4f0)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974326249 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974326250 2014.04.08 12:25:26)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6c686f3f383d7a383b7a356b696b696969696a39)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974326361 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974326362 2014.04.08 12:25:26)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code dcdfdc8ed98a8dca8bdfc88688dbdedadfda8adbd9)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974326484 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974326485 2014.04.08 12:25:26)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595b5f5a590e0a4f535f4d005e5e5a5f515f505f5f)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974831841 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974831842 2014.04.08 12:33:51)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 787f2a79752e2d6d2c2c6b23207f7b7d2e7f7c7e7a)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974831983 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974831984 2014.04.08 12:33:51)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05035303065257105251105f010301030303030053)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974832106 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974832107 2014.04.08 12:33:52)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8284d38cd6d4d394d58196d8d68580848184d48587)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974832218 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974832219 2014.04.08 12:33:52)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efe8bfbcb0b8bcf9e5e9fbb6e8e8ece9e7e9e6e9e9)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974858262 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974858263 2014.04.08 12:34:18)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code aeaeacf9fef8fbbbfafabdf5f6a9adabf8a9aaa8ac)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974858374 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974858375 2014.04.08 12:34:18)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1a1d1c4f4c490e4c4f0e411f1d1f1d1d1d1d1e4d)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974858497 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974858498 2014.04.08 12:34:18)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 98999997c6cec98ecf9b8cc2cc9f9a9e9b9ece9f9d)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974858606 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974858607 2014.04.08 12:34:18)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 06060700095155100c00125f010105000e000f0000)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974891889 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974891902 2014.04.08 12:34:51)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17461110154142024343044c4f1014124110131115)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974892012 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974892013 2014.04.08 12:34:52)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 84d4858a86d3d691d3d091de8082808282828281d2)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974892122 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974892123 2014.04.08 12:34:52)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f1a1f7a1a6a7a0e7a6f2e5aba5f6f3f7f2f7a7f6f4)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974892231 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974892232 2014.04.08 12:34:52)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f0e5b5c00080c4955594b0658585c595759565959)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974941576 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974941577 2014.04.08 12:35:41)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f4a1b184c494a0a4b4b0c4447181c1a49181b191d)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974941686 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974941687 2014.04.08 12:35:41)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8cd88f82d9dbde99dbd899d6888a888a8a8a8a89da)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974941811 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974941812 2014.04.08 12:35:41)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 095d020f565f581f5e0a1d535d0e0b0f0a0f5f0e0c)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974941920 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974941921 2014.04.08 12:35:41)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 76237c77792125607c70622f717175707e707f7070)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974955029 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974955030 2014.04.08 12:35:55)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acfefdfbfafaf9b9f8f8bff7f4abafa9faaba8aaae)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974955139 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974955140 2014.04.08 12:35:55)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 194a4e1e164e4b0c4e4d0c431d1f1d1f1f1f1f1c4f)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974955248 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974955249 2014.04.08 12:35:55)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 86d5d688d6d0d790d18592dcd28184808580d08183)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974955358 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974955359 2014.04.08 12:35:55)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4a6a5a4f9a3a7e2fef2e0adf3f3f7f2fcf2fdf2f2)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396974985529 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396974985530 2014.04.08 12:36:25)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d0d1d182d58685c58484c38b88d7d3d586d7d4d6d2)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396974985639 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396974985640 2014.04.08 12:36:25)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d3d3a386f6a6f286a692867393b393b3b3b3b386b)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396974985748 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396974985749 2014.04.08 12:36:25)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code aaaaaafdadfcfbbcfda9bef0feada8aca9acfcadaf)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396974985871 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396974985872 2014.04.08 12:36:25)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27262123297074312d21337e202024212f212e2121)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396975125699 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396975125700 2014.04.08 12:38:45)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 5c53595f0a0a09490f5f4f07045b5f5b5f5a595b5d)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{9~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975125824 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975125825 2014.04.08 12:38:45)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d9d6dc8bd58f8ccc8d8dca8281dedadc8fdedddfdb)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975125933 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975125934 2014.04.08 12:38:45)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46484544461114531112531c424042404040404310)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975126045 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975126046 2014.04.08 12:38:46)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b3bdb7e7e6e5e2a5e4b0a7e9e7b4b1b5b0b5e5b4b6)
	(_entity
		(_time 1396973825814)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{9~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975126152 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975126153 2014.04.08 12:38:46)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 212e2b25297672372b273578262622272927282727)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1805          1396975271324 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975271325 2014.04.08 12:41:11)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 35616030666364236236216f613237333633633230)
	(_entity
		(_time 1396975271308)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 3562          1396975285717 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396975285718 2014.04.08 12:41:25)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 6b3a6f6b3c3d3e7e38687830336c686c686d6e6c6a)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975285840 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975285841 2014.04.08 12:41:25)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e8b9ecbbe5bebdfdbcbcfbb3b0efebedbeefeceeea)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975285949 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975285950 2014.04.08 12:41:25)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56065a55560104430102430c525052505050505300)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975286060 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975286061 2014.04.08 12:41:26)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code c393c896969592d594c0d79997c4c1c5c0c595c4c6)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975286154 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975286155 2014.04.08 12:41:26)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 21702a25297672372b273578262622272927282727)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396975311683 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396975311684 2014.04.08 12:41:51)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code dcde8c8e8a8a89c98fdfcf8784dbdfdbdfdad9dbdd)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975311808 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975311809 2014.04.08 12:41:51)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595b0e5a550f0c4c0d0d4a02015e5a5c0f5e5d5f5b)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975311918 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975311919 2014.04.08 12:41:51)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c6c59693c69194d39192d39cc2c0c2c0c0c0c0c390)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975312027 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975312028 2014.04.08 12:41:52)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 34376231666265226337206e603336323732623331)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975312137 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975312138 2014.04.08 12:41:52)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1a3f6f6a9f6f2b7aba7b5f8a6a6a2a7a9a7a8a7a7)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975527343 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975527344 2014.04.08 12:45:27)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 44124046451211511010571f1c4347411243404246)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975527482 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975527483 2014.04.08 12:45:27)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d186d283d68683c48685c48bd5d7d5d7d7d7d7d487)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975527606 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975527607 2014.04.08 12:45:27)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 4e19454c4d181f58194d5a141a494c484d4818494b)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(5)(0)(1)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975527702 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975527703 2014.04.08 12:45:27)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acfaa6fbf6fbffbaa6aab8f5ababafaaa4aaa5aaaa)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975540372 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975540373 2014.04.08 12:45:40)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b78792f7c7d7e3e7f7f3870732c282e7d2c2f2d29)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975540482 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975540483 2014.04.08 12:45:40)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 99cbcc9696cecb8ccecd8cc39d9f9d9f9f9f9f9ccf)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975540577 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975540578 2014.04.08 12:45:40)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f7a5a5a7a6a1a6e1a0f4e3ada3f0f5f1f4f1a1f0f2)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975540671 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975540672 2014.04.08 12:45:40)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54070457590307425e52400d535357525c525d5252)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396975621482 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396975621483 2014.04.08 12:47:01)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 01070507055754145202125a590602060207040600)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975621592 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975621593 2014.04.08 12:47:01)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e686a6e3e383b7b3a3a7d3536696d6b38696a686c)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975621717 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975621718 2014.04.08 12:47:01)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ebece8b8bfbcb9febcbffeb1efedefededededeebd)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975621826 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975621827 2014.04.08 12:47:01)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 595e525a060f084f0e5a4d030d5e5b5f5a5f0f5e5c)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975621922 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975621923 2014.04.08 12:47:01)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b0bce2b9e1e5a0bcb0a2efb1b1b5b0beb0bfb0b0)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396975786235 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396975786236 2014.04.08 12:49:46)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f81dd81dcd9da9adbdb9cd4d7888c8ad9888b898d)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396975786358 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396975786359 2014.04.08 12:49:46)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0c035a0a595b5e195b581956080a080a0a0a0a095a)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396975786468 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396975786469 2014.04.08 12:49:46)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 79762878262f286f2e7a6d232d7e7b7f7a7f2f7e7c)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396975786579 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396975786580 2014.04.08 12:49:46)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e9b7b4e9b0b4f1ede1f3bee0e0e4e1efe1eee1e1)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396976247316 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396976247329 2014.04.08 12:57:27)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b5e3b5e1b5e3e0a0e6b6a6eeedb2b6b2b6b3b0b2b4)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396976247441 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396976247442 2014.04.08 12:57:27)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3264353735646727666621696a3531376435363430)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396976247564 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396976247565 2014.04.08 12:57:27)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9fc89f90cfc8cd8ac8cb8ac59b999b999999999ac9)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396976247676 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396976247677 2014.04.08 12:57:27)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 0c5b0a0a095a5d1a5b0f1856580b0e0a0f0a5a0b09)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396976247783 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396976247784 2014.04.08 12:57:27)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7a2c7d7b222d296c707c6e237d7d797c727c737c7c)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396976378831 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396976378832 2014.04.08 12:59:38)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 61376761653734743535723a396662643766656763)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396976378940 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396976378941 2014.04.08 12:59:38)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ce99cf9b9d999cdb999adb94cac8cac8c8c8c8cb98)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396976379050 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396976379051 2014.04.08 12:59:39)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3b6c3e3e3f6d6a2d6c382f616f3c393d383d6d3c3e)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396976379145 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396976379146 2014.04.08 12:59:39)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 99cf9d9699ceca8f939f8dc09e9e9a9f919f909f9f)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396976397659 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396976397660 2014.04.08 12:59:57)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code edbfbbbebcbbb8f8beeefeb6b5eaeeeaeeebe8eaec)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396976397768 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396976397769 2014.04.08 12:59:57)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a080f590e0c0f4f0e0e4901025d595f0c5d5e5c58)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396976397878 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396976397879 2014.04.08 12:59:57)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7949592c69095d29093d29dc3c1c3c1c1c1c1c291)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396976397974 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396976397975 2014.04.08 12:59:57)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 25752621767374337226317f712227232623732220)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396976398067 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396976398068 2014.04.08 12:59:58)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 83d2818d89d4d095898597da848480858b858a8585)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396976460456 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396976460457 2014.04.08 13:01:00)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3a683d3f6e6c6f2f69392961623d393d393c3f3d3b)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2147          1396976460566 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396976460567 2014.04.08 13:01:00)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a7f5a0f0a5f1f2b2f3f3b4fcffa0a4a2f1a0a3a1a5)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396976460677 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396976460678 2014.04.08 13:01:00)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14471513164346014340014e101210121212121142)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396976460818 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396976460819 2014.04.08 13:01:00)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a1f2a7f6f6f7f0b7f6a2b5fbf5a6a3a7a2a7f7a6a4)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396976460941 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396976460942 2014.04.08 13:01:00)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1e4c1a1942494d0814180a4719191d181618171818)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3562          1396976495440 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396976495441 2014.04.08 13:01:35)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e2e3b2b1e5b4b7f7b1e1f1b9bae5e1e5e1e4e7e5e3)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 35 (_entity . right_shift_reg)
		(_port
			((d)(q1))
			((load)(load))
			((en_shift)(shift_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(dflip))
		)
	)
	(_instantiation u1 0 36 (_entity . counter)
		(_port
			((clear)(clear_counter))
			((en_count)(count_en))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((q)(count))
		)
	)
	(_instantiation u2 0 37 (_entity . dff_en)
		(_port
			((d)(dflip))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(valid))
		)
	)
	(_instantiation u3 0 38 (_entity . dff_en)
		(_port
			((d)(sample))
			((clk)(clk))
			((en)(enable))
			((rst_bar)(rst_bar))
			((q)(sample_clk))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal clear_counter ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dflip ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sample ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal shift_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal count_en ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal loadstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal shiftstate ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_process (_simple)(_target(5)(6)(7)(8)(10)(11)(12)(13)(14)(15)(17))(_sensitivity(2)(3))(_read(0)(1)(10)(13)(14)(15)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
		(33686019 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396977540478 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396977540479 2014.04.08 13:19:00)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 090b5c0f055f5c1c5d081a52510e0a0e0a0f0c0e08)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396977540590 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396977540591 2014.04.08 13:19:00)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77752276752122622323642c2f7074722170737175)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396977540713 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396977540714 2014.04.08 13:19:00)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4f7a6a4f6a3a6e1a3a0e1aef0f2f0f2f2f2f2f1a2)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396977540823 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396977540824 2014.04.08 13:19:00)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 61616261363730773662753b356663676267376664)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396977540932 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396977540933 2014.04.08 13:19:00)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cecfcc9b92999dd8c4c8da97c9c9cdc8c6c8c7c8c8)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396977541122 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396977541123 2014.04.08 13:19:01)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 8a8b8884dedcdf9fde8b99d1d28d898d898c8f8d8b)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 2977          1396977546168 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396977546169 2014.04.08 13:19:06)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 41414743451714541540521a194642464247444640)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396977546291 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396977546292 2014.04.08 13:19:06)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bebeb8eaeee8ebabeaeaade5e6b9bdbbe8b9bab8bc)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396977546431 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396977546432 2014.04.08 13:19:06)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4a4b48481d1d185f1d1e5f104e4c4e4c4c4c4c4f1c)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396977546559 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396977546560 2014.04.08 13:19:06)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d7d6d285868186c180d4c38d83d0d5d1d4d181d0d2)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396977546698 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396977546699 2014.04.08 13:19:06)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54545157590307425e52400d535357525c525d5252)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396977880702 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396977880703 2014.04.08 13:24:40)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 040a0702055251115005175f5c0307030702010305)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396977880840 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396977880841 2014.04.08 13:24:40)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 919f929e95c7c484c5c582cac9969294c796959793)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396977880965 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396977880966 2014.04.08 13:24:40)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e010b085d595c1b595a1b540a080a080808080b58)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396977881075 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396977881076 2014.04.08 13:24:41)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7b74797a7f2d2a6d2c786f212f7c797d787d2d7c7e)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396977881171 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396977881172 2014.04.08 13:24:41)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d9d7da8bd98e8acfd3dfcd80dededadfd1dfd0dfdf)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3021          1396978190593 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396978190594 2014.04.08 13:29:50)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code b7b4e2e3b5e1e2a2e3b6a4ecefb0b4b0b4b1b2b0b6)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((sample_clk)(clk)))(_simpleassign "not")(_target(7))(_sensitivity(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396978190720 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396978190721 2014.04.08 13:29:50)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34363731356261216060276f6c3337316233303236)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396978190842 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396978190843 2014.04.08 13:29:50)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1b2b5e5b6e6e3a4e6e5a4ebb5b7b5b7b7b7b7b4e7)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396978190951 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396978190952 2014.04.08 13:29:50)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 1e1d1c191d484f08491d0a444a191c181d1848191b)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396978191076 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396978191077 2014.04.08 13:29:51)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9b999894c0ccc88d919d8fc29c9c989d939d929d9d)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396978218642 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396978218643 2014.04.08 13:30:18)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 94c1c39b95c2c181c09587cfcc9397939792919395)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396978218765 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396978218766 2014.04.08 13:30:18)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11444716154744044545024a491612144716151713)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396978218905 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396978218906 2014.04.08 13:30:18)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9dc9cc92cfcacf88cac988c7999b999b9b9b9b98cb)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396978219001 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396978219002 2014.04.08 13:30:18)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fbafadabffadaaedacf8efa1affcf9fdf8fdadfcfe)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396978219108 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396978219109 2014.04.08 13:30:19)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 683d3c68693f3b7e626e7c316f6f6b6e606e616e6e)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396978277400 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396978277401 2014.04.08 13:31:17)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7f297f7e2c292a6a2b7e6c2427787c787c797a787e)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396978277523 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396978277524 2014.04.08 13:31:17)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcaafcacaaaaa9e9a8a8efa7a4fbfff9aafbf8fafe)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396978277632 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396978277633 2014.04.08 13:31:17)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 693e6969663e3b7c3e3d7c336d6f6d6f6f6f6f6c3f)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396978277743 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396978277744 2014.04.08 13:31:17)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d780d085868186c180d4c38d83d0d5d1d4d181d0d2)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396978277852 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396978277853 2014.04.08 13:31:17)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 44124346491317524e42501d434347424c424d4242)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396978319296 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396978319309 2014.04.08 13:31:59)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7f7c7b7e2c292a6a2b7e6c2427787c787c797a787e)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396978319421 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396978319422 2014.04.08 13:31:59)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code edeee9bebcbbb8f8b9b9feb6b5eaeee8bbeae9ebef)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396978319559 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396978319560 2014.04.08 13:31:59)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 797b7578762e2b6c2e2d6c237d7f7d7f7f7f7f7c2f)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1805          1396978319686 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396978319687 2014.04.08 13:31:59)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f6f4fda6a6a0a7e0a1f5e2aca2f1f4f0f5f0a0f1f3)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~1000~13 0 16 (_scalar (_to (i 0)(i 1000)))))
		(_signal (_internal count_int ~INTEGER~range~0~to~1000~13 0 16 (_architecture (_uni ))))
		(_process
			(cnt_int(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3))(_read(0)(1)(5)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 2 -1
	)
)
I 000049 55 1678          1396978319793 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396978319794 2014.04.08 13:31:59)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 64676f64693337726e62703d636367626c626d6262)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1719          1396979063811 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396979063812 2014.04.08 13:44:23)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 15421012464344034212014f411217131613431210)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
		(_process
			(cnt_int(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2977          1396979070666 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396979070667 2014.04.08 13:44:30)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code e0b4e3b3e5b6b5f5b4e1f3bbb8e7e3e7e3e6e5e7e1)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(9))(_sensitivity(12(3))))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_target(7))(_sensitivity(2)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 4 -1
	)
)
I 000056 55 2147          1396979070777 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396979070778 2014.04.08 13:44:30)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4e1a4c4c1e181b5b1a1a5d1516494d4b18494a484c)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396979070900 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396979070901 2014.04.08 13:44:30)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cb9ece9e9f9c99de9c9fde91cfcdcfcdcdcdcdce9d)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1719          1396979070996 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396979070997 2014.04.08 13:44:30)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 287d292c767e793e7f2f3c727c2f2a2e2b2e7e2f2d)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
		(_process
			(cnt_int(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1678          1396979071103 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396979071104 2014.04.08 13:44:31)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 96c2969999c1c5809c9082cf919195909e909f9090)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3159          1396979482260 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396979482261 2014.04.08 13:51:22)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code f8fff3a8f5aeadedacf8eba3a0fffbfffbfefdfff9)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(a))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(9))(_sensitivity(1)(8)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(10))(_sensitivity(13(3))))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(11))(_sensitivity(8)(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
			(line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(2)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 5 -1
	)
)
I 000056 55 2147          1396979482385 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396979482386 2014.04.08 13:51:22)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 75727f74752320602121662e2d7276702372717377)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396979482494 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396979482495 2014.04.08 13:51:22)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f4ffa2f6a5a0e7a5a6e7a8f6f4f6f4f4f4f4f7a4)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1719          1396979482604 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396979482605 2014.04.08 13:51:22)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 50560253060601460757440a045752565356065755)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
		(_process
			(cnt_int(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1678          1396979482727 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396979482728 2014.04.08 13:51:22)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cdca9e98909a9edbc7cbd994cacacecbc5cbc4cbcb)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3159          1396979520940 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396979520941 2014.04.08 13:52:00)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 184e1b1f154e4d0d4c180b43401f1b1f1b1e1d1f19)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(a))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(9))(_sensitivity(1)(8)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(10))(_sensitivity(13(3))))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(11))(_sensitivity(8)(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
			(line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(2)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 5 -1
	)
)
I 000056 55 2147          1396979521049 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396979521050 2014.04.08 13:52:01)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 85d3868b85d3d090d1d196dedd828680d382818387)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
I 000051 55 1092          1396979521174 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396979521175 2014.04.08 13:52:01)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 025507040655501755561758060406040404040754)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1719          1396979521286 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396979521287 2014.04.08 13:52:01)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 6f386d6f6f393e7938687b353b686d696c6939686a)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
		(_process
			(cnt_int(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1678          1396979521409 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396979521410 2014.04.08 13:52:01)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ecbaefbfb6bbbffae6eaf8b5ebebefeae4eae5eaea)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 3159          1396980094002 behavior
(_unit VHDL (seq_sys 0 5 (behavior 0 28 ))
	(_version v98)
	(_time 1396980094016 2014.04.08 14:01:34)
	(_source (\./src/seq_sys.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code fcfeaaacaaaaa9e9a8fcefa7a4fbfffbfffaf9fbfd)
	(_entity
		(_time 1396974954980)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation u0 0 32 (_entity . right_shift_reg)
		(_port
			((d)(d))
			((load)(load))
			((en_shift)(a))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((serial_out)(serial_out))
		)
	)
	(_instantiation u1 0 33 (_entity . counter)
		(_port
			((clear)(load))
			((en_count)(q))
			((clk)(clk))
			((rst_bar)((i 3)))
			((q)(temp))
		)
	)
	(_instantiation u2 0 34 (_entity . dff_en)
		(_port
			((d)((i 3)))
			((clk)(clk))
			((en)(send))
			((rst_bar)(rst_bar))
			((q)(q))
		)
	)
	(_object
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal dx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal vx ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal qbar ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(9))(_sensitivity(1)(8)))))
			(line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((dx)(temp(3))))(_simpleassign "not")(_target(10))(_sensitivity(13(3))))))
			(line__37(_architecture 2 0 37 (_assignment (_simple)(_target(11))(_sensitivity(8)(10)))))
			(line__38(_architecture 3 0 38 (_assignment (_simple)(_alias((valid)(vx)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
			(line__39(_architecture 4 0 39 (_assignment (_simple)(_target(7))(_sensitivity(2)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 5 -1
	)
)
V 000056 55 2147          1396980094141 tb_architecture
(_unit VHDL (seq_sys_tb 0 8 (tb_architecture 0 11 ))
	(_version v98)
	(_time 1396980094142 2014.04.08 14:01:34)
	(_source (\./src/seq_sys_TB-2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 797b2c78752f2c6c2d2d6a22217e7a7c2f7e7d7f7b)
	(_entity
		(_time 1396962188732)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 27 (_entity . seq_sys)
		(_port
			((load)(load))
			((send)(send))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((d)(d))
			((serial_out)(serial_out))
			((valid)(valid))
			((sample_clk)(sample_clk))
		)
	)
	(_object
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal send ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_architecture (_uni ))))
		(_signal (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_signal (_internal sample_clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(line__39(_architecture 0 0 39 (_assignment (_simple)(_target(2))(_sensitivity(2)))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_target(3)))))
			(line__43(_architecture 2 0 43 (_assignment (_simple)(_target(0)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(1)))))
			(line__47(_architecture 4 0 47 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 50463490 )
	)
	(_model . tb_architecture 5 -1
	)
)
V 000051 55 1092          1396980094252 behavioral
(_unit VHDL (dff_en 0 4 (behavioral 0 14 ))
	(_version v98)
	(_time 1396980094253 2014.04.08 14:01:34)
	(_source (\./src/flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6e5b4b5e6b1b4f3b1b2f3bce2e0e2e0e0e0e0e3b0)
	(_entity
		(_time 1396973825704)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal en ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 1719          1396980094347 behavior
(_unit VHDL (counter 0 5 (behavior 0 15 ))
	(_version v98)
	(_time 1396980094348 2014.04.08 14:01:34)
	(_source (\./src/counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 44444746161215521343501e104346424742124341)
	(_entity
		(_time 1396975271307)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clear ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal en_count ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_out ))))
		(_variable (_internal count ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
		(_process
			(cnt_int(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(2)(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 1678          1396980094457 behavior
(_unit VHDL (right_shift_reg 0 5 (behavior 0 16 ))
	(_version v98)
	(_time 1396980094458 2014.04.08 14:01:34)
	(_source (\./src/right_shift_reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1b0b3e5b9e6e2a7bbb7a5e8b6b6b2b7b9b7b8b7b7)
	(_entity
		(_time 1396973825907)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal en_shift ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal serial_out ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_variable (_internal q1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_process 0 )))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(3))(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . behavior 1 -1
	)
)
