/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_3z & in_data[150]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & out_data[38]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? in_data[103] : in_data[147]);
  assign celloutsig_1_11z = !(celloutsig_1_8z ? celloutsig_1_5z[6] : celloutsig_1_0z);
  assign celloutsig_1_17z = !(celloutsig_1_1z ? celloutsig_1_8z : celloutsig_1_7z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z | celloutsig_1_3z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_0z = in_data[29] | ~(in_data[75]);
  reg [14:0] _08_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 15'h0000;
    else _08_ <= in_data[18:4];
  assign out_data[46:32] = _08_;
  assign celloutsig_1_8z = { celloutsig_1_5z[5], celloutsig_1_1z, celloutsig_1_1z } <= { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[155:153], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_4z } <= { in_data[104:96], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_5z = { in_data[165:163], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } * { in_data[168], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[114:104] != in_data[133:123];
  assign celloutsig_1_3z = in_data[177] != celloutsig_1_1z;
  assign celloutsig_1_12z = { in_data[123:115], celloutsig_1_2z } != { celloutsig_1_5z[5:2], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_13z = - { in_data[149:135], celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[163:161], celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_11z } >> { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (in_data[125] & in_data[104]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & in_data[109]) | (celloutsig_1_6z & celloutsig_1_1z));
  assign celloutsig_1_14z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_7z & celloutsig_1_5z[6]));
  assign celloutsig_1_16z = ~((celloutsig_1_14z & celloutsig_1_3z) | (in_data[160] & celloutsig_1_4z));
  assign { out_data[128], out_data[117:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
