Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/io_manager_test_isim_beh.exe" -prj "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/io_manager_test_beh.prj" "work.io_manager_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/State_Machine.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/Register_32.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/MUX_BUS.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/Counter_32.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/ALU_32.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/ipcore_dir/instruction_ram.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/ipcore_dir/data_ram.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/CPU_Top.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/io_manager.v" into library work
Analyzing Verilog file "C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/io_manager_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_divider
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module data_ram
Compiling module uart_rx_default
Compiling module uart_tx
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module instruction_ram
Compiling module State_Machine
Compiling module Register_32
Compiling module Counter_32
Compiling module ALU_32
Compiling module MUX_BUS
Compiling module CPU_Top
Compiling module io_manager
Compiling module io_manager_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\io_manager_test_isim_beh.exe.sim\libPortability.dll".
Compiled 24 Verilog Units
Built simulation executable C:/Users/DilinDampahalage/Desktop/Processor-Design-Project/System_Design/io_manager_test_isim_beh.exe
Fuse Memory Usage: 33380 KB
Fuse CPU Usage: 874 ms
