[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-17T21:31:13+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1hgldt3/ansible_playbook_creates_sdcards_for_starfive/\"> <img src=\"https://external-preview.redd.it/FmqFUf90EsfoA6it_E89z_o0cPqeh4vaSB1gh8AuRRk.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=7b25dd05631514313578ed2e02659c0cd88a299e\" alt=\"Ansible playbook creates SD-Cards for StarFive VisionFive 2 with external AMDGPU\" title=\"Ansible playbook creates SD-Cards for StarFive VisionFive 2 with external AMDGPU\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Today I finished my ansible playbook which can create SD cards for my StarFive VisionFive 2 with external AMDGPU.</p> <p>Fedora, Ubuntu and OpenSUSE already work. I may add more.</p> <p>It can be found here: <a href=\"https://github.com/Opvolger/ansible-riscv-sd-card-creater\">https://github.com/Opvolger/ansible-riscv-sd-card-creater</a></p> <p><a href=\"https://preview.redd.it/62gd5qhq8h7e1.jpg?width=4032&amp;format=pjpg&amp;auto=webp&amp;s=1b850bcdc6c2b9b06964d9b188",
        "id": 1729995,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hgldt3/ansible_playbook_creates_sdcards_for_starfive",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/FmqFUf90EsfoA6it_E89z_o0cPqeh4vaSB1gh8AuRRk.jpg?width=640&crop=smart&auto=webp&s=7b25dd05631514313578ed2e02659c0cd88a299e",
        "title": "Ansible playbook creates SD-Cards for StarFive VisionFive 2 with external AMDGPU",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-17T20:31:10+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I have my final MS project to design riscv based AI accelerator. I dont have any experience in riscv. Kindly propose a plan of milestones that I need to achieve in order to complete my project. I have around 6 months.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/qizArked\"> /u/qizArked </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hgk22p/riscv_based_ai_accelerator/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hgk22p/riscv_based_ai_accelerator/\">[comments]</a></span>",
        "id": 1729651,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hgk22p/riscv_based_ai_accelerator",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISCV based AI accelerator",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-17T18:26:04+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Putting out feelers: I have an 8GB VF2 (with a 128GB emmc module installed) and a 16GB LPI3A sitting in a drawer because Imagination has failed to upstream GPU drivers, and am wondering if anyone would be interested in taking them off my hands.</p> <p>Have a 32GB OPI5+ also but this isn\u2019t the ARM subreddit :)</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ModePerfect6329\"> /u/ModePerfect6329 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hgh6df/vf2_and_lpi3a_for_sale/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1hgh6df/vf2_and_lpi3a_for_sale/\">[comments]</a></span>",
        "id": 1728928,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hgh6df/vf2_and_lpi3a_for_sale",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "VF2 and LPI3A for sale",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2024-12-17T10:21:03+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I have been working and studying in the risc-v design sector I have designed my own 5 stage pipe-lined core in chisel/Scala </p> <p>now i am in my final year and i am thinking on taking this further and proposing an FYP in the field<br/> of design verification </p> <p>i did some look around to find out how current verification work in the industry and to my knowledge<br/> UVM is the one that is a industry standard used for verification due to its re-usability and OOP based structure </p> <p>i have explored UVM and also RISC-V DV for testing and verification </p> <p>but i haven&#39;t found any idea or a problem that can be solved in the current verification/testing industry<br/> through LLMs / AI / ML ( I am a undergrad CS student) </p> <p>so i would be glad if i could get some help in this field also i have a vivid idea about verification and UVM<br/> would be glad if someone is willing to help to help me understand how these work </p> </div><!-- SC_",
        "id": 1725511,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1hg7pj4/what_are_current_short_comings_or_flaws_in_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "what are Current short comings or flaws in the design verification at software level",
        "vote": 0
    }
]