// Seed: 371506845
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  input id_2;
  input id_1;
  always @(posedge !id_5 or posedge 1) begin
    id_6 <= #1  (id_2);
    id_4 <= (1 - 1);
  end
endmodule
