# rtl-uart-design
Verilog RTL implementation of UART Transmitter and Receiver with baud rate generator.
