<dec f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='426' type='void llvm::CodeGenPassBuilder::addOptimizedRegAlloc(llvm::CodeGenPassBuilder::AddMachinePass &amp; ) const'/>
<def f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1069' ll='1108' type='void llvm::CodeGenPassBuilder::addOptimizedRegAlloc(llvm::CodeGenPassBuilder::AddMachinePass &amp; addPass) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='424'>/// addOptimizedRegAlloc - Add passes related to register allocation.
  /// LLVMTargetMachine provides standard regalloc passes for most targets.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1066'>/// Add standard target-independent passes that are tightly coupled with
/// optimized register allocation, including coalescing, machine instruction
/// scheduling, and register allocation itself.</doc>
