Date : 2024-12-12 15:17:57
Directory : /Users/yucheng/Documents/FYP/convolution-accelerator-FYP
Total : 9 files,  144 codes, 43 comments, 44 blanks, all 231 lines

Languages
+----------------+------------+------------+------------+------------+------------+
| language       | files      | code       | comment    | blank      | total      |
+----------------+------------+------------+------------+------------+------------+
| Verilog        |          3 |         83 |         42 |         21 |        146 |
| System Verilog |          6 |         61 |          1 |         23 |         85 |
+----------------+------------+------------+------------+------------+------------+

Directories
+----------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| path                                                                                                           | files      | code       | comment    | blank      | total      |
+----------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+
| .                                                                                                              |          9 |        144 |         43 |         44 |        231 |
| design source                                                                                                  |          6 |        134 |         22 |         41 |        197 |
| design source/system_verilog                                                                                   |          5 |         57 |          1 |         23 |         81 |
| design source/verilog                                                                                          |          1 |         77 |         21 |         18 |        116 |
| simulation source                                                                                              |          3 |         10 |         21 |          3 |         34 |
| simulation source/system_verilog                                                                               |          1 |          4 |          0 |          0 |          4 |
| simulation source/verilog                                                                                      |          2 |          6 |         21 |          3 |         30 |
+----------------------------------------------------------------------------------------------------------------+------------+------------+------------+------------+------------+

Files
+----------------------------------------------------------------------------------------------------------------+----------------+------------+------------+------------+------------+
| filename                                                                                                       | language       | code       | comment    | blank      | total      |
+----------------------------------------------------------------------------------------------------------------+----------------+------------+------------+------------+------------+
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv             | System Verilog |          4 |          0 |         -1 |          3 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv           | System Verilog |         18 |          1 |          2 |         21 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array.sv              | System Verilog |        -38 |        -21 |         -9 |        -68 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array_configurable.sv | System Verilog |         70 |         21 |         30 |        121 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv          | System Verilog |          3 |          0 |          1 |          4 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/weight_buffer.v                 | Verilog        |         77 |         21 |         18 |        116 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv    | System Verilog |          4 |          0 |          0 |          4 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/tb_weight_buffer.v          | Verilog        |          0 |          0 |          1 |          1 |
| /Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/weight_buffer_driver.v      | Verilog        |          6 |         21 |          2 |         29 |
| Total                                                                                                          |                |        144 |         43 |         44 |        231 |
+----------------------------------------------------------------------------------------------------------------+----------------+------------+------------+------------+------------+