A RISC-V 32I Implementation in SystemVerilog