TimeQuest Timing Analyzer report for UART
Wed Jun  1 09:20:28 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk'
 38. Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Hold: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; UART                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; display0|altpll_component|auto_generated|pll1|inclk[0] ; { display0|altpll_component|auto_generated|pll1|clk[0] } ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000    ; 2.0 MHz   ; 0.000 ; 250.000   ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; display0|altpll_component|auto_generated|pll1|inclk[0] ; { display0|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 266.03 MHz ; 266.03 MHz      ; display0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 362.84 MHz ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 407.5 MHz  ; 407.5 MHz       ; display0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk                                                  ; 16.377  ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 497.546 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 499.006 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.260 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
; clk                                                  ; 1.365 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; clk                                                  ; 9.576     ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 249.747   ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 49999.747 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.377 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 5.650      ;
; 16.556 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 5.475      ;
; 16.563 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.476      ;
; 16.577 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.465      ;
; 16.610 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 5.425      ;
; 16.625 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 5.402      ;
; 16.664 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 5.364      ;
; 16.666 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.376      ;
; 16.690 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 5.345      ;
; 16.818 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.097      ; 5.227      ;
; 16.835 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.207      ;
; 16.840 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.090      ; 5.198      ;
; 16.873 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.082      ; 5.157      ;
; 16.887 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.089      ; 5.150      ;
; 16.889 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.082      ; 5.141      ;
; 16.895 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.097      ; 5.150      ;
; 16.902 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 5.126      ;
; 16.917 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 5.110      ;
; 16.920 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.122      ;
; 16.921 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.089      ; 5.116      ;
; 16.926 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.113      ;
; 16.950 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.089      ;
; 16.958 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.081      ;
; 16.962 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.080      ;
; 16.963 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.097      ; 5.082      ;
; 16.964 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 5.064      ;
; 16.965 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.077      ;
; 16.970 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.092      ; 5.070      ;
; 16.976 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 5.066      ;
; 16.977 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 5.062      ;
; 16.995 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 5.040      ;
; 17.002 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.082      ; 5.028      ;
; 17.007 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.090      ; 5.031      ;
; 17.109 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.092      ; 4.931      ;
; 17.111 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.920      ;
; 17.116 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.091      ; 4.923      ;
; 17.134 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.082      ; 4.896      ;
; 17.135 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.092      ; 4.905      ;
; 17.153 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 4.882      ;
; 17.156 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.875      ;
; 17.156 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.082      ; 4.874      ;
; 17.165 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.090      ; 4.873      ;
; 17.173 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.090      ; 4.865      ;
; 17.175 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.867      ;
; 17.176 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.092      ; 4.864      ;
; 17.176 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.855      ;
; 17.181 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.090      ; 4.857      ;
; 17.190 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.838      ;
; 17.190 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.852      ;
; 17.191 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.092      ; 4.849      ;
; 17.200 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.097      ; 4.845      ;
; 17.200 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.842      ;
; 17.216 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.815      ;
; 17.222 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.082      ; 4.808      ;
; 17.235 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.807      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.244 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.616      ;
; 17.298 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.729      ;
; 17.302 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.097      ; 4.743      ;
; 17.306 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.722      ;
; 17.308 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.089      ; 4.729      ;
; 17.325 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.702      ;
; 17.351 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 4.684      ;
; 17.369 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.089      ; 4.668      ;
; 17.373 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.083      ; 4.658      ;
; 17.394 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.097      ; 4.651      ;
; 17.410 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.094      ; 4.632      ;
; 17.415 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.090      ; 4.623      ;
; 17.420 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.087      ; 4.615      ;
; 17.421 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.092      ; 4.619      ;
; 17.431 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.079      ; 4.596      ;
; 17.433 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.089      ; 4.604      ;
; 17.493 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.089      ; 4.544      ;
; 17.514 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.080      ; 4.514      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 497.546 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.384      ;
; 497.566 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.364      ;
; 497.832 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.098      ;
; 497.901 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 2.029      ;
; 498.037 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.893      ;
; 498.067 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.863      ;
; 498.079 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.851      ;
; 498.083 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.850      ;
; 498.089 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.841      ;
; 498.091 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.839      ;
; 498.094 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.836      ;
; 498.095 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.835      ;
; 498.104 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.829      ;
; 498.111 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.822      ;
; 498.130 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.800      ;
; 498.135 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.795      ;
; 498.153 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.777      ;
; 498.157 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.773      ;
; 498.173 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.757      ;
; 498.210 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.720      ;
; 498.213 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.720      ;
; 498.227 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.703      ;
; 498.228 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.702      ;
; 498.315 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.615      ;
; 498.316 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.614      ;
; 498.323 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.607      ;
; 498.353 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.580      ;
; 498.362 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.571      ;
; 498.364 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.569      ;
; 498.368 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.565      ;
; 498.380 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.553      ;
; 498.384 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.549      ;
; 498.392 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.538      ;
; 498.399 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.534      ;
; 498.404 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.529      ;
; 498.404 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.529      ;
; 498.406 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.065     ; 1.524      ;
; 498.407 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.526      ;
; 498.410 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.523      ;
; 498.417 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.516      ;
; 498.426 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.507      ;
; 498.428 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.505      ;
; 498.435 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.498      ;
; 498.479 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.454      ;
; 498.548 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.385      ;
; 498.647 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.286      ;
; 498.660 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.273      ;
; 498.664 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.269      ;
; 498.672 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.261      ;
; 498.680 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.253      ;
; 498.684 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.249      ;
; 498.738 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.195      ;
; 498.739 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.194      ;
; 498.742 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.191      ;
; 498.872 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 1.061      ;
; 499.127 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.806      ;
; 499.131 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.802      ;
; 499.134 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.799      ;
; 499.274 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.659      ;
; 499.274 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.659      ;
; 499.274 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.659      ;
; 499.274 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.659      ;
; 499.296 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.062     ; 0.637      ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node          ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 499.006   ; d_out_buffer[1]    ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.835      ;
; 499.007   ; d_out_buffer[3]    ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.834      ;
; 499.008   ; d_out_buffer[0]    ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.833      ;
; 499.008   ; d_out_buffer[11]   ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.833      ;
; 499.010   ; d_out_buffer[5]    ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.831      ;
; 499.010   ; d_out_buffer[6]    ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.831      ;
; 499.152   ; d_out_buffer[7]    ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.689      ;
; 499.154   ; d_out_buffer[4]    ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.687      ;
; 499.154   ; d_out_buffer[8]    ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.687      ;
; 499.155   ; d_out_buffer[2]    ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.686      ;
; 499.155   ; d_out_buffer[9]    ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.686      ;
; 499.155   ; d_out_buffer[10]   ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.154     ; 0.686      ;
; 99996.241 ; update_counter[11] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.693      ;
; 99996.241 ; update_counter[11] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.693      ;
; 99996.241 ; update_counter[11] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.693      ;
; 99996.241 ; update_counter[11] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.693      ;
; 99996.241 ; update_counter[11] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.693      ;
; 99996.241 ; update_counter[11] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.693      ;
; 99996.266 ; update_counter[9]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.668      ;
; 99996.266 ; update_counter[9]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.668      ;
; 99996.266 ; update_counter[9]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.668      ;
; 99996.266 ; update_counter[9]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.668      ;
; 99996.266 ; update_counter[9]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.668      ;
; 99996.266 ; update_counter[9]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.668      ;
; 99996.474 ; update_counter[7]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.460      ;
; 99996.474 ; update_counter[7]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.460      ;
; 99996.474 ; update_counter[7]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.460      ;
; 99996.474 ; update_counter[7]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.460      ;
; 99996.474 ; update_counter[7]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.460      ;
; 99996.474 ; update_counter[7]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.460      ;
; 99996.510 ; update_counter[12] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.424      ;
; 99996.510 ; update_counter[12] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.424      ;
; 99996.510 ; update_counter[12] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.424      ;
; 99996.510 ; update_counter[12] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.424      ;
; 99996.510 ; update_counter[12] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.424      ;
; 99996.510 ; update_counter[12] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.424      ;
; 99996.522 ; update_counter[10] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.412      ;
; 99996.522 ; update_counter[10] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.412      ;
; 99996.522 ; update_counter[10] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.412      ;
; 99996.522 ; update_counter[10] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.412      ;
; 99996.522 ; update_counter[10] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.412      ;
; 99996.522 ; update_counter[10] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.412      ;
; 99996.539 ; update_counter[2]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.395      ;
; 99996.539 ; update_counter[2]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.395      ;
; 99996.539 ; update_counter[2]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.395      ;
; 99996.539 ; update_counter[2]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.395      ;
; 99996.539 ; update_counter[2]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.395      ;
; 99996.539 ; update_counter[2]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.395      ;
; 99996.546 ; update_counter[4]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.388      ;
; 99996.546 ; update_counter[4]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.388      ;
; 99996.546 ; update_counter[4]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.388      ;
; 99996.546 ; update_counter[4]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.388      ;
; 99996.546 ; update_counter[4]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.388      ;
; 99996.546 ; update_counter[4]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.388      ;
; 99996.555 ; update_counter[11] ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.376      ;
; 99996.555 ; update_counter[11] ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.376      ;
; 99996.555 ; update_counter[11] ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.376      ;
; 99996.555 ; update_counter[11] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.376      ;
; 99996.555 ; update_counter[11] ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.376      ;
; 99996.555 ; update_counter[11] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.376      ;
; 99996.566 ; update_counter[5]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.368      ;
; 99996.566 ; update_counter[5]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.368      ;
; 99996.566 ; update_counter[5]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.368      ;
; 99996.566 ; update_counter[5]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.368      ;
; 99996.566 ; update_counter[5]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.368      ;
; 99996.566 ; update_counter[5]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.368      ;
; 99996.579 ; update_counter[9]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.352      ;
; 99996.579 ; update_counter[9]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.352      ;
; 99996.579 ; update_counter[9]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.352      ;
; 99996.579 ; update_counter[9]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.352      ;
; 99996.579 ; update_counter[9]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.352      ;
; 99996.579 ; update_counter[9]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.352      ;
; 99996.586 ; update_counter[3]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.348      ;
; 99996.586 ; update_counter[3]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.348      ;
; 99996.586 ; update_counter[3]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.348      ;
; 99996.586 ; update_counter[3]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.348      ;
; 99996.586 ; update_counter[3]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.348      ;
; 99996.586 ; update_counter[3]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.348      ;
; 99996.588 ; update_counter[8]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.346      ;
; 99996.588 ; update_counter[8]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.346      ;
; 99996.588 ; update_counter[8]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.346      ;
; 99996.588 ; update_counter[8]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.346      ;
; 99996.588 ; update_counter[8]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.346      ;
; 99996.588 ; update_counter[8]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.346      ;
; 99996.658 ; update_counter[1]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.276      ;
; 99996.658 ; update_counter[1]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.276      ;
; 99996.658 ; update_counter[1]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.276      ;
; 99996.658 ; update_counter[1]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.276      ;
; 99996.658 ; update_counter[1]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.276      ;
; 99996.658 ; update_counter[1]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 3.276      ;
; 99996.787 ; update_counter[7]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.144      ;
; 99996.787 ; update_counter[7]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.144      ;
; 99996.787 ; update_counter[7]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.144      ;
; 99996.787 ; update_counter[7]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.144      ;
; 99996.787 ; update_counter[7]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.144      ;
; 99996.787 ; update_counter[7]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.144      ;
; 99996.823 ; update_counter[12] ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.108      ;
; 99996.823 ; update_counter[12] ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.108      ;
; 99996.823 ; update_counter[12] ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.108      ;
; 99996.823 ; update_counter[12] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.064     ; 3.108      ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.260 ; d_out_buffer[2]    ; adc_data[2]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.591      ;
; 0.261 ; d_out_buffer[4]    ; adc_data[4]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.592      ;
; 0.261 ; d_out_buffer[9]    ; adc_data[9]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.592      ;
; 0.261 ; d_out_buffer[10]   ; adc_data[10]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.592      ;
; 0.262 ; d_out_buffer[7]    ; adc_data[7]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.593      ;
; 0.262 ; d_out_buffer[8]    ; adc_data[8]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.593      ;
; 0.374 ; select_state.010   ; select_state.100   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.404 ; d_out_buffer[5]    ; adc_data[5]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.735      ;
; 0.404 ; d_out_buffer[6]    ; adc_data[6]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.735      ;
; 0.405 ; d_out_buffer[0]    ; adc_data[0]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.736      ;
; 0.405 ; d_out_buffer[11]   ; adc_data[11]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.736      ;
; 0.406 ; d_out_buffer[3]    ; adc_data[3]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.737      ;
; 0.407 ; d_out_buffer[1]    ; adc_data[1]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.738      ;
; 0.411 ; select_state.001   ; select_state.010   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.631      ;
; 0.418 ; select_state.111   ; select_state.001   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.638      ;
; 0.432 ; select_state.100   ; select_state.111   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.652      ;
; 0.557 ; update_counter[10] ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; update_counter[2]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; update_counter[1]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; update_counter[5]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; update_counter[6]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; update_counter[4]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.570 ; update_counter[11] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.833 ; update_counter[1]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; update_counter[5]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.845 ; update_counter[10] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.848 ; update_counter[2]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; update_counter[4]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.851 ; update_counter[4]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.945 ; update_counter[1]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.958 ; update_counter[2]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.960 ; update_counter[2]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.179      ;
; 0.962 ; update_counter[6]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.987 ; update_counter[8]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.205      ;
; 0.990 ; update_counter[0]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 0.991 ; update_counter[0]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.209      ;
; 0.994 ; update_counter[0]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.212      ;
; 0.994 ; update_counter[0]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.212      ;
; 0.995 ; update_counter[0]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.213      ;
; 0.996 ; update_counter[0]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 0.998 ; update_counter[0]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.216      ;
; 1.000 ; update_counter[0]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.218      ;
; 1.004 ; update_counter[3]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.005 ; update_counter[9]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.223      ;
; 1.055 ; update_counter[1]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.274      ;
; 1.057 ; update_counter[1]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.276      ;
; 1.058 ; update_counter[5]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.277      ;
; 1.072 ; update_counter[6]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.291      ;
; 1.075 ; update_counter[4]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.294      ;
; 1.087 ; update_counter[7]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.305      ;
; 1.097 ; update_counter[8]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.315      ;
; 1.112 ; update_counter[0]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.330      ;
; 1.114 ; update_counter[3]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.332      ;
; 1.115 ; update_counter[9]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.333      ;
; 1.116 ; update_counter[3]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.334      ;
; 1.156 ; update_counter[12] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.374      ;
; 1.168 ; update_counter[5]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.387      ;
; 1.183 ; update_counter[6]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.402      ;
; 1.184 ; update_counter[6]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.403      ;
; 1.184 ; update_counter[2]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.403      ;
; 1.185 ; update_counter[4]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.404      ;
; 1.187 ; update_counter[6]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.406      ;
; 1.187 ; update_counter[6]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.406      ;
; 1.188 ; update_counter[6]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.407      ;
; 1.189 ; update_counter[6]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.408      ;
; 1.197 ; update_counter[7]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.415      ;
; 1.222 ; update_counter[0]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.440      ;
; 1.224 ; update_counter[0]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.442      ;
; 1.281 ; update_counter[1]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.500      ;
; 1.294 ; update_counter[2]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.513      ;
; 1.335 ; update_counter[8]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.553      ;
; 1.340 ; update_counter[3]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.558      ;
; 1.374 ; update_counter[7]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.592      ;
; 1.391 ; update_counter[1]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.610      ;
; 1.399 ; update_counter[1]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.618      ;
; 1.400 ; update_counter[1]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.619      ;
; 1.403 ; update_counter[1]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.622      ;
; 1.403 ; update_counter[9]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.621      ;
; 1.403 ; update_counter[1]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.622      ;
; 1.404 ; update_counter[3]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.622      ;
; 1.404 ; update_counter[1]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.623      ;
; 1.405 ; update_counter[1]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.624      ;
; 1.407 ; update_counter[8]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.625      ;
; 1.408 ; update_counter[3]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.626      ;
; 1.409 ; update_counter[8]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.627      ;
; 1.410 ; update_counter[8]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.628      ;
; 1.410 ; update_counter[8]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.628      ;
; 1.410 ; update_counter[3]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.628      ;
; 1.411 ; update_counter[8]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.629      ;
; 1.411 ; update_counter[3]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.629      ;
; 1.412 ; update_counter[3]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.630      ;
; 1.412 ; update_counter[3]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.630      ;
; 1.448 ; update_counter[0]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.666      ;
; 1.450 ; update_counter[3]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.668      ;
; 1.451 ; update_counter[5]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.670      ;
; 1.452 ; update_counter[5]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.671      ;
; 1.455 ; update_counter[5]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.674      ;
; 1.455 ; update_counter[5]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.674      ;
; 1.456 ; update_counter[5]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.675      ;
; 1.457 ; update_counter[5]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.676      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.453 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.672      ;
; 0.457 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.676      ;
; 0.459 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.678      ;
; 0.640 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.859      ;
; 0.789 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.008      ;
; 0.792 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.011      ;
; 0.799 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.018      ;
; 0.805 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.024      ;
; 0.886 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.105      ;
; 0.889 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.108      ;
; 0.908 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.127      ;
; 0.910 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.129      ;
; 0.911 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.130      ;
; 0.938 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.157      ;
; 1.077 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.296      ;
; 1.081 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.300      ;
; 1.085 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.304      ;
; 1.086 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.305      ;
; 1.088 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.307      ;
; 1.113 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.332      ;
; 1.121 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.340      ;
; 1.121 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.340      ;
; 1.122 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.341      ;
; 1.138 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.357      ;
; 1.146 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.365      ;
; 1.150 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.366      ;
; 1.157 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.373      ;
; 1.158 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.377      ;
; 1.158 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.377      ;
; 1.161 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.380      ;
; 1.162 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.381      ;
; 1.168 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.387      ;
; 1.182 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.401      ;
; 1.238 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.454      ;
; 1.272 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.488      ;
; 1.275 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.491      ;
; 1.321 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.540      ;
; 1.321 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.540      ;
; 1.324 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.540      ;
; 1.337 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.553      ;
; 1.348 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.564      ;
; 1.350 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.566      ;
; 1.354 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.573      ;
; 1.376 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.592      ;
; 1.392 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.608      ;
; 1.394 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.610      ;
; 1.409 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.625      ;
; 1.424 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.640      ;
; 1.445 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.661      ;
; 1.463 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.679      ;
; 1.466 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.682      ;
; 1.481 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.697      ;
; 1.483 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.699      ;
; 1.525 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.741      ;
; 1.633 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.849      ;
; 1.706 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.922      ;
; 1.804 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.020      ;
; 1.839 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.055      ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.365 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.565      ; 4.187      ;
; 1.386 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.220      ;
; 1.387 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.575      ; 4.219      ;
; 1.388 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.582      ; 4.227      ;
; 1.390 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.226      ;
; 1.398 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.229      ;
; 1.399 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.230      ;
; 1.416 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.241      ;
; 1.420 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.249      ;
; 1.445 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.565      ; 4.267      ;
; 1.445 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.265      ;
; 1.459 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.290      ;
; 1.463 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.292      ;
; 1.470 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.290      ;
; 1.503 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.334      ;
; 1.548 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.384      ;
; 1.549 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.374      ;
; 1.562 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.582      ; 4.401      ;
; 1.566 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.582      ; 4.405      ;
; 1.574 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.408      ;
; 1.576 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.575      ; 4.408      ;
; 1.577 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.413      ;
; 1.579 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.399      ;
; 1.584 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.575      ; 4.416      ;
; 1.608 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.442      ;
; 1.612 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.565      ; 4.434      ;
; 1.614 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.437      ;
; 1.620 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.456      ;
; 1.631 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.456      ;
; 1.637 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.462      ;
; 1.639 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 4.464      ;
; 1.639 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.475      ;
; 1.643 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.477      ;
; 1.647 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.470      ;
; 1.658 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.491      ;
; 1.662 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.491      ;
; 1.666 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.500      ;
; 1.672 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.575      ; 4.504      ;
; 1.712 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.535      ;
; 1.721 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.544      ;
; 1.740 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.573      ;
; 1.741 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.577      ;
; 1.788 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.619      ;
; 1.801 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.575      ; 4.633      ;
; 1.826 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.582      ; 4.665      ;
; 1.826 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.662      ;
; 1.830 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.582      ; 4.669      ;
; 1.834 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.565      ; 4.656      ;
; 1.838 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.577      ; 4.672      ;
; 1.861 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.684      ;
; 1.890 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.710      ;
; 1.894 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.574      ; 4.725      ;
; 1.902 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.731      ;
; 1.905 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.565      ; 4.727      ;
; 1.905 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.741      ;
; 1.906 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.739      ;
; 1.913 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.566      ; 4.736      ;
; 1.919 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.752      ;
; 1.924 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 4.757      ;
; 1.932 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.575      ; 4.764      ;
; 1.935 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.582      ; 4.774      ;
; 1.936 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.772      ;
; 1.940 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.776      ;
; 2.021 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.850      ;
; 2.022 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.565      ; 4.844      ;
; 2.070 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 4.906      ;
; 2.118 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 4.938      ;
; 2.160 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.572      ; 4.989      ;
; 2.185 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.576      ; 5.018      ;
; 2.192 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.579      ; 5.028      ;
; 2.232 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.568      ; 5.057      ;
; 2.298 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.563      ; 5.118      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 0.000        ; 0.004      ; 2.514      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 292.65 MHz ; 292.65 MHz      ; display0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 402.58 MHz ; 250.0 MHz       ; clk                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 459.35 MHz ; 459.35 MHz      ; display0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk                                                  ; 16.631  ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 497.823 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 499.108 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.236 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
; clk                                                  ; 1.392 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; clk                                                  ; 9.594     ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 249.743   ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 49999.744 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 16.631 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 5.118      ;
; 16.787 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.977      ;
; 16.790 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.971      ;
; 16.827 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.930      ;
; 16.829 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.924      ;
; 16.891 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.859      ;
; 16.897 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.852      ;
; 16.915 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.842      ;
; 16.925 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.839      ;
; 17.045 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.827      ; 4.722      ;
; 17.047 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.717      ;
; 17.064 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.696      ;
; 17.084 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.673      ;
; 17.096 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.812      ; 4.656      ;
; 17.119 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.630      ;
; 17.120 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.637      ;
; 17.125 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.625      ;
; 17.131 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.630      ;
; 17.138 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.827      ; 4.629      ;
; 17.152 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.812      ; 4.600      ;
; 17.160 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.604      ;
; 17.169 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.595      ;
; 17.169 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.592      ;
; 17.171 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.589      ;
; 17.171 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.827      ; 4.596      ;
; 17.173 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.591      ;
; 17.176 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.574      ;
; 17.180 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.581      ;
; 17.187 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.574      ;
; 17.198 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.559      ;
; 17.201 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.563      ;
; 17.207 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.553      ;
; 17.212 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.812      ; 4.540      ;
; 17.302 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.458      ;
; 17.304 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.821      ; 4.457      ;
; 17.335 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.422      ;
; 17.343 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.812      ; 4.409      ;
; 17.347 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.406      ;
; 17.348 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.412      ;
; 17.348 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.405      ;
; 17.361 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.389      ;
; 17.364 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.389      ;
; 17.365 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.812      ; 4.387      ;
; 17.366 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.398      ;
; 17.369 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.391      ;
; 17.373 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.387      ;
; 17.382 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.378      ;
; 17.383 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.377      ;
; 17.390 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.812      ; 4.362      ;
; 17.392 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.372      ;
; 17.398 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.362      ;
; 17.407 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.357      ;
; 17.416 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.348      ;
; 17.423 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.330      ;
; 17.427 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.827      ; 4.340      ;
; 17.470 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.827      ; 4.297      ;
; 17.480 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.277      ;
; 17.483 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.267      ;
; 17.487 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.262      ;
; 17.502 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.247      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.516 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 20.000       ; -0.069     ; 2.353      ;
; 17.521 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.236      ;
; 17.562 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.813      ; 4.191      ;
; 17.572 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.185      ;
; 17.575 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.827      ; 4.192      ;
; 17.577 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.824      ; 4.187      ;
; 17.578 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.179      ;
; 17.593 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.167      ;
; 17.593 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.820      ; 4.167      ;
; 17.606 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.151      ;
; 17.616 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.809      ; 4.133      ;
; 17.675 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.817      ; 4.082      ;
; 17.700 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.810      ; 4.050      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 497.823 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 2.114      ;
; 497.835 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 2.102      ;
; 498.043 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.894      ;
; 498.105 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.832      ;
; 498.232 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.705      ;
; 498.259 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.678      ;
; 498.268 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.669      ;
; 498.274 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.663      ;
; 498.285 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.655      ;
; 498.285 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.652      ;
; 498.297 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.640      ;
; 498.302 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.635      ;
; 498.319 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.621      ;
; 498.319 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.621      ;
; 498.333 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.604      ;
; 498.335 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.602      ;
; 498.340 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.597      ;
; 498.340 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.597      ;
; 498.367 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.570      ;
; 498.400 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.537      ;
; 498.401 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.536      ;
; 498.402 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.537      ;
; 498.420 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.517      ;
; 498.481 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.456      ;
; 498.493 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.444      ;
; 498.496 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.441      ;
; 498.521 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.419      ;
; 498.524 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.416      ;
; 498.529 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.411      ;
; 498.539 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.401      ;
; 498.544 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.393      ;
; 498.557 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.383      ;
; 498.559 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.381      ;
; 498.562 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.378      ;
; 498.564 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.376      ;
; 498.570 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.370      ;
; 498.573 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.367      ;
; 498.580 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.058     ; 1.357      ;
; 498.580 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.360      ;
; 498.580 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.360      ;
; 498.594 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.346      ;
; 498.598 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.342      ;
; 498.603 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.337      ;
; 498.646 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.294      ;
; 498.709 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.230      ;
; 498.777 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.163      ;
; 498.799 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.141      ;
; 498.806 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.134      ;
; 498.808 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.132      ;
; 498.823 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 1.117      ;
; 498.843 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.096      ;
; 498.883 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.056      ;
; 498.885 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.054      ;
; 498.887 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 1.052      ;
; 498.974 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.965      ;
; 499.218 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.721      ;
; 499.220 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.719      ;
; 499.221 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.718      ;
; 499.356 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.583      ;
; 499.356 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.583      ;
; 499.356 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.583      ;
; 499.356 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.583      ;
; 499.377 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.056     ; 0.562      ;
; 499.378 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
; 499.378 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.055     ; 0.562      ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node          ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 499.108   ; d_out_buffer[1]    ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.750      ;
; 499.109   ; d_out_buffer[3]    ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.749      ;
; 499.109   ; d_out_buffer[11]   ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.749      ;
; 499.110   ; d_out_buffer[0]    ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.748      ;
; 499.112   ; d_out_buffer[5]    ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.746      ;
; 499.112   ; d_out_buffer[6]    ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.746      ;
; 499.248   ; d_out_buffer[7]    ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.610      ;
; 499.249   ; d_out_buffer[4]    ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.609      ;
; 499.249   ; d_out_buffer[8]    ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.609      ;
; 499.250   ; d_out_buffer[2]    ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.608      ;
; 499.250   ; d_out_buffer[9]    ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.608      ;
; 499.250   ; d_out_buffer[10]   ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.137     ; 0.608      ;
; 99996.583 ; update_counter[11] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.360      ;
; 99996.583 ; update_counter[11] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.360      ;
; 99996.583 ; update_counter[11] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.360      ;
; 99996.583 ; update_counter[11] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.360      ;
; 99996.583 ; update_counter[11] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.360      ;
; 99996.583 ; update_counter[11] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.360      ;
; 99996.621 ; update_counter[9]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.321      ;
; 99996.621 ; update_counter[9]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.321      ;
; 99996.621 ; update_counter[9]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.321      ;
; 99996.621 ; update_counter[9]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.321      ;
; 99996.621 ; update_counter[9]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.321      ;
; 99996.621 ; update_counter[9]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.321      ;
; 99996.817 ; update_counter[7]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.125      ;
; 99996.817 ; update_counter[7]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.125      ;
; 99996.817 ; update_counter[7]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.125      ;
; 99996.817 ; update_counter[7]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.125      ;
; 99996.817 ; update_counter[7]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.125      ;
; 99996.817 ; update_counter[7]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.125      ;
; 99996.821 ; update_counter[10] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.122      ;
; 99996.821 ; update_counter[10] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.122      ;
; 99996.821 ; update_counter[10] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.122      ;
; 99996.821 ; update_counter[10] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.122      ;
; 99996.821 ; update_counter[10] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.122      ;
; 99996.821 ; update_counter[10] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.122      ;
; 99996.833 ; update_counter[12] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.109      ;
; 99996.833 ; update_counter[12] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.109      ;
; 99996.833 ; update_counter[12] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.109      ;
; 99996.833 ; update_counter[12] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.109      ;
; 99996.833 ; update_counter[12] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.109      ;
; 99996.833 ; update_counter[12] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.109      ;
; 99996.846 ; update_counter[2]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.097      ;
; 99996.846 ; update_counter[2]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.097      ;
; 99996.846 ; update_counter[2]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.097      ;
; 99996.846 ; update_counter[2]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.097      ;
; 99996.846 ; update_counter[2]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.097      ;
; 99996.846 ; update_counter[2]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.097      ;
; 99996.853 ; update_counter[4]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.090      ;
; 99996.853 ; update_counter[4]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.090      ;
; 99996.853 ; update_counter[4]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.090      ;
; 99996.853 ; update_counter[4]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.090      ;
; 99996.853 ; update_counter[4]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.090      ;
; 99996.853 ; update_counter[4]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.090      ;
; 99996.869 ; update_counter[5]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.074      ;
; 99996.869 ; update_counter[5]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.074      ;
; 99996.869 ; update_counter[5]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.074      ;
; 99996.869 ; update_counter[5]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.074      ;
; 99996.869 ; update_counter[5]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.074      ;
; 99996.869 ; update_counter[5]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 3.074      ;
; 99996.870 ; update_counter[11] ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 3.070      ;
; 99996.870 ; update_counter[11] ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 3.070      ;
; 99996.870 ; update_counter[11] ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 3.070      ;
; 99996.870 ; update_counter[11] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 3.070      ;
; 99996.870 ; update_counter[11] ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 3.070      ;
; 99996.870 ; update_counter[11] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 3.070      ;
; 99996.908 ; update_counter[9]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 3.031      ;
; 99996.908 ; update_counter[9]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 3.031      ;
; 99996.908 ; update_counter[9]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 3.031      ;
; 99996.908 ; update_counter[9]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 3.031      ;
; 99996.908 ; update_counter[9]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 3.031      ;
; 99996.908 ; update_counter[9]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 3.031      ;
; 99996.931 ; update_counter[8]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[8]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[8]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[8]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[8]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[8]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[3]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[3]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[3]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[3]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[3]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.931 ; update_counter[3]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.053     ; 3.011      ;
; 99996.946 ; update_counter[1]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 2.997      ;
; 99996.946 ; update_counter[1]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 2.997      ;
; 99996.946 ; update_counter[1]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 2.997      ;
; 99996.946 ; update_counter[1]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 2.997      ;
; 99996.946 ; update_counter[1]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 2.997      ;
; 99996.946 ; update_counter[1]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.052     ; 2.997      ;
; 99997.104 ; update_counter[7]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 2.835      ;
; 99997.104 ; update_counter[7]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 2.835      ;
; 99997.104 ; update_counter[7]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 2.835      ;
; 99997.104 ; update_counter[7]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 2.835      ;
; 99997.104 ; update_counter[7]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 2.835      ;
; 99997.104 ; update_counter[7]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.056     ; 2.835      ;
; 99997.108 ; update_counter[10] ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 2.832      ;
; 99997.108 ; update_counter[10] ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 2.832      ;
; 99997.108 ; update_counter[10] ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 2.832      ;
; 99997.108 ; update_counter[10] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.055     ; 2.832      ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.236 ; d_out_buffer[2]    ; adc_data[2]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.537      ;
; 0.236 ; d_out_buffer[9]    ; adc_data[9]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.537      ;
; 0.236 ; d_out_buffer[10]   ; adc_data[10]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.537      ;
; 0.237 ; d_out_buffer[4]    ; adc_data[4]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.538      ;
; 0.237 ; d_out_buffer[8]    ; adc_data[8]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.538      ;
; 0.238 ; d_out_buffer[7]    ; adc_data[7]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.539      ;
; 0.340 ; select_state.010   ; select_state.100   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.363 ; d_out_buffer[5]    ; adc_data[5]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.664      ;
; 0.363 ; d_out_buffer[6]    ; adc_data[6]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.664      ;
; 0.364 ; d_out_buffer[0]    ; adc_data[0]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.665      ;
; 0.365 ; d_out_buffer[3]    ; adc_data[3]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.666      ;
; 0.365 ; d_out_buffer[11]   ; adc_data[11]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.666      ;
; 0.366 ; d_out_buffer[1]    ; adc_data[1]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.667      ;
; 0.368 ; select_state.001   ; select_state.010   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.567      ;
; 0.375 ; select_state.111   ; select_state.001   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.386 ; select_state.100   ; select_state.111   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.501 ; update_counter[10] ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.503 ; update_counter[5]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; update_counter[2]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; update_counter[1]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.505 ; update_counter[4]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; update_counter[6]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.514 ; update_counter[11] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.748 ; update_counter[1]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.748 ; update_counter[5]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.750 ; update_counter[10] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.948      ;
; 0.754 ; update_counter[4]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.759 ; update_counter[2]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.761 ; update_counter[4]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.844 ; update_counter[1]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.042      ;
; 0.848 ; update_counter[2]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.855 ; update_counter[2]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.858 ; update_counter[6]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.056      ;
; 0.888 ; update_counter[0]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.087      ;
; 0.889 ; update_counter[0]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.088      ;
; 0.890 ; update_counter[0]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.089      ;
; 0.890 ; update_counter[8]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.088      ;
; 0.892 ; update_counter[0]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.091      ;
; 0.894 ; update_counter[0]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.093      ;
; 0.894 ; update_counter[0]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.093      ;
; 0.898 ; update_counter[0]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.096      ;
; 0.905 ; update_counter[0]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.103      ;
; 0.913 ; update_counter[9]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.111      ;
; 0.914 ; update_counter[3]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.112      ;
; 0.933 ; update_counter[1]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.131      ;
; 0.940 ; update_counter[1]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.138      ;
; 0.940 ; update_counter[5]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.138      ;
; 0.947 ; update_counter[6]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.953 ; update_counter[4]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.979 ; update_counter[7]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.177      ;
; 0.979 ; update_counter[8]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.177      ;
; 0.995 ; update_counter[9]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.193      ;
; 0.996 ; update_counter[3]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.194      ;
; 1.001 ; update_counter[0]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.199      ;
; 1.010 ; update_counter[3]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.208      ;
; 1.029 ; update_counter[5]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.227      ;
; 1.042 ; update_counter[4]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.047 ; update_counter[2]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.245      ;
; 1.053 ; update_counter[12] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.252      ;
; 1.060 ; update_counter[6]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.259      ;
; 1.061 ; update_counter[6]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.260      ;
; 1.062 ; update_counter[6]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.261      ;
; 1.064 ; update_counter[6]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.263      ;
; 1.066 ; update_counter[6]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.265      ;
; 1.066 ; update_counter[6]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.265      ;
; 1.068 ; update_counter[7]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.266      ;
; 1.090 ; update_counter[0]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.288      ;
; 1.097 ; update_counter[0]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.295      ;
; 1.132 ; update_counter[1]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.330      ;
; 1.136 ; update_counter[2]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.334      ;
; 1.202 ; update_counter[3]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.400      ;
; 1.215 ; update_counter[8]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.221 ; update_counter[1]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.419      ;
; 1.254 ; update_counter[7]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.453      ;
; 1.254 ; update_counter[1]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.453      ;
; 1.255 ; update_counter[1]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.454      ;
; 1.256 ; update_counter[1]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.455      ;
; 1.258 ; update_counter[1]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.457      ;
; 1.260 ; update_counter[1]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.459      ;
; 1.260 ; update_counter[1]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.459      ;
; 1.281 ; update_counter[9]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.480      ;
; 1.284 ; update_counter[3]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.483      ;
; 1.284 ; update_counter[3]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.482      ;
; 1.284 ; update_counter[3]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.483      ;
; 1.285 ; update_counter[8]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.484      ;
; 1.286 ; update_counter[3]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.485      ;
; 1.287 ; update_counter[8]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.486      ;
; 1.287 ; update_counter[3]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.486      ;
; 1.288 ; update_counter[8]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.487      ;
; 1.288 ; update_counter[8]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.487      ;
; 1.288 ; update_counter[3]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.487      ;
; 1.288 ; update_counter[3]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.487      ;
; 1.289 ; update_counter[8]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.488      ;
; 1.289 ; update_counter[0]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.487      ;
; 1.301 ; update_counter[5]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.500      ;
; 1.302 ; update_counter[5]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.501      ;
; 1.303 ; update_counter[5]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.502      ;
; 1.305 ; update_counter[5]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.504      ;
; 1.307 ; update_counter[5]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.506      ;
; 1.307 ; update_counter[5]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.506      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 0.405 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.605      ;
; 0.408 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.608      ;
; 0.410 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.610      ;
; 0.579 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.779      ;
; 0.704 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.904      ;
; 0.707 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.907      ;
; 0.711 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.911      ;
; 0.721 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.921      ;
; 0.788 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.988      ;
; 0.809 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.009      ;
; 0.812 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.012      ;
; 0.826 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.026      ;
; 0.828 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.028      ;
; 0.839 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.039      ;
; 0.967 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.167      ;
; 0.968 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.168      ;
; 0.974 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.174      ;
; 0.981 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.181      ;
; 0.987 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.187      ;
; 0.993 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.193      ;
; 0.994 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.194      ;
; 1.002 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.202      ;
; 1.003 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.203      ;
; 1.008 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.208      ;
; 1.023 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.220      ;
; 1.024 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.224      ;
; 1.026 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.226      ;
; 1.034 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.234      ;
; 1.037 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.237      ;
; 1.046 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.246      ;
; 1.047 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.247      ;
; 1.051 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.251      ;
; 1.056 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.253      ;
; 1.116 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.313      ;
; 1.167 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.364      ;
; 1.170 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.367      ;
; 1.190 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.390      ;
; 1.198 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.398      ;
; 1.201 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.398      ;
; 1.211 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.408      ;
; 1.213 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.410      ;
; 1.228 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.425      ;
; 1.228 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.428      ;
; 1.230 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.427      ;
; 1.234 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.431      ;
; 1.254 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.451      ;
; 1.264 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.461      ;
; 1.276 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.473      ;
; 1.306 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.503      ;
; 1.319 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.516      ;
; 1.338 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.535      ;
; 1.344 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.541      ;
; 1.355 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.552      ;
; 1.371 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.568      ;
; 1.478 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.675      ;
; 1.536 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.733      ;
; 1.647 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.844      ;
; 1.677 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.874      ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.392 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 3.876      ;
; 1.405 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 3.900      ;
; 1.407 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.263      ; 3.909      ;
; 1.409 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 3.908      ;
; 1.412 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 3.904      ;
; 1.414 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 3.909      ;
; 1.431 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 3.923      ;
; 1.433 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 3.920      ;
; 1.446 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 3.938      ;
; 1.461 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 3.945      ;
; 1.463 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 3.947      ;
; 1.466 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 3.950      ;
; 1.480 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 3.972      ;
; 1.482 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 3.974      ;
; 1.520 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.012      ;
; 1.560 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.263      ; 4.062      ;
; 1.564 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.051      ;
; 1.566 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.263      ; 4.068      ;
; 1.572 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.071      ;
; 1.577 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.076      ;
; 1.584 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.079      ;
; 1.585 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.080      ;
; 1.585 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.080      ;
; 1.585 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.069      ;
; 1.606 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.093      ;
; 1.609 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.104      ;
; 1.629 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.116      ;
; 1.630 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.129      ;
; 1.633 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.120      ;
; 1.636 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.131      ;
; 1.636 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.120      ;
; 1.639 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.138      ;
; 1.640 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.127      ;
; 1.641 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.128      ;
; 1.660 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.155      ;
; 1.664 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.159      ;
; 1.665 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.161      ;
; 1.678 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.170      ;
; 1.708 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.195      ;
; 1.710 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.197      ;
; 1.734 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.230      ;
; 1.737 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.236      ;
; 1.781 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.276      ;
; 1.786 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.278      ;
; 1.805 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.263      ; 4.307      ;
; 1.806 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.305      ;
; 1.815 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.263      ; 4.317      ;
; 1.820 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.304      ;
; 1.824 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.319      ;
; 1.833 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.325      ;
; 1.839 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.326      ;
; 1.877 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.369      ;
; 1.877 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.361      ;
; 1.879 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.375      ;
; 1.887 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.386      ;
; 1.888 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.372      ;
; 1.891 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.378      ;
; 1.897 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.396      ;
; 1.899 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.395      ;
; 1.899 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.395      ;
; 1.906 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.256      ; 4.401      ;
; 1.908 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.263      ; 4.410      ;
; 1.910 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.409      ;
; 1.990 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.474      ;
; 1.996 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.488      ;
; 2.040 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.539      ;
; 2.077 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.561      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.117 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.253      ; 4.609      ;
; 2.142 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.257      ; 4.638      ;
; 2.148 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.260      ; 4.647      ;
; 2.186 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.248      ; 4.673      ;
; 2.243 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.245      ; 4.727      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; clk                                                  ; 17.558  ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 498.559 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 499.453 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.116 ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; clk                                                  ; 0.734 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+------------------------------------------------------+-----------+---------------+
; Clock                                                ; Slack     ; End Point TNS ;
+------------------------------------------------------+-----------+---------------+
; clk                                                  ; 9.380     ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; 249.782   ; 0.000         ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; 49999.782 ; 0.000         ;
+------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 17.558 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 3.587      ;
; 17.666 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.492      ;
; 17.669 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.486      ;
; 17.690 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.460      ;
; 17.697 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.222      ; 3.454      ;
; 17.720 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 3.425      ;
; 17.748 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.402      ;
; 17.748 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.400      ;
; 17.749 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.409      ;
; 17.841 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.232      ; 3.320      ;
; 17.844 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.314      ;
; 17.851 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.302      ;
; 17.864 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.289      ;
; 17.880 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.268      ;
; 17.887 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.232      ; 3.274      ;
; 17.890 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.265      ;
; 17.898 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 3.247      ;
; 17.904 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.249      ;
; 17.905 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.250      ;
; 17.907 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.241      ;
; 17.915 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.243      ;
; 17.923 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.225      ;
; 17.932 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.216      ;
; 17.937 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.221      ;
; 17.937 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.218      ;
; 17.940 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.216      ;
; 17.942 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.232      ; 3.219      ;
; 17.945 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.213      ;
; 17.963 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.195      ;
; 17.966 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.187      ;
; 17.981 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.174      ;
; 17.984 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.164      ;
; 17.989 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.226      ; 3.166      ;
; 18.006 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.144      ;
; 18.025 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.128      ;
; 18.029 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.127      ;
; 18.034 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.114      ;
; 18.041 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.115      ;
; 18.041 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.109      ;
; 18.043 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.222      ; 3.108      ;
; 18.045 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.111      ;
; 18.052 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.222      ; 3.099      ;
; 18.054 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.094      ;
; 18.056 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.102      ;
; 18.060 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.093      ;
; 18.060 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.088      ;
; 18.062 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.091      ;
; 18.063 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 3.093      ;
; 18.063 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.222      ; 3.088      ;
; 18.063 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.095      ;
; 18.069 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.089      ;
; 18.074 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 3.084      ;
; 18.076 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.072      ;
; 18.089 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.232      ; 3.072      ;
; 18.090 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.222      ; 3.061      ;
; 18.104 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 3.049      ;
; 18.119 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 3.029      ;
; 18.121 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.232      ; 3.040      ;
; 18.122 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 3.023      ;
; 18.124 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 3.021      ;
; 18.139 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 3.011      ;
; 18.166 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 2.987      ;
; 18.168 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.232      ; 2.993      ;
; 18.169 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.222      ; 2.982      ;
; 18.171 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.229      ; 2.987      ;
; 18.177 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 2.976      ;
; 18.185 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.227      ; 2.971      ;
; 18.192 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.221      ; 2.958      ;
; 18.226 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 2.927      ;
; 18.251 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.219      ; 2.897      ;
; 18.279 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.216      ; 2.866      ;
; 18.309 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.224      ; 2.844      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
; 18.676 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 20.000       ; -0.047     ; 1.232      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 498.559 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.388      ;
; 498.572 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.375      ;
; 498.742 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.205      ;
; 498.784 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.163      ;
; 498.891 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.056      ;
; 498.895 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.052      ;
; 498.899 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.048      ;
; 498.910 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.040      ;
; 498.914 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.033      ;
; 498.917 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.033      ;
; 498.921 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 1.029      ;
; 498.923 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.024      ;
; 498.924 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.023      ;
; 498.932 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.015      ;
; 498.934 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.013      ;
; 498.939 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.008      ;
; 498.939 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 1.008      ;
; 498.959 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.988      ;
; 498.972 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.975      ;
; 498.973 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.974      ;
; 498.976 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.971      ;
; 498.989 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.961      ;
; 499.014 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.933      ;
; 499.016 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.931      ;
; 499.021 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.926      ;
; 499.065 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.885      ;
; 499.068 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.879      ;
; 499.074 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.876      ;
; 499.075 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.872      ;
; 499.079 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.871      ;
; 499.080 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.870      ;
; 499.086 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.864      ;
; 499.088 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.862      ;
; 499.089 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.861      ;
; 499.093 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.857      ;
; 499.101 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.849      ;
; 499.104 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.846      ;
; 499.107 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.843      ;
; 499.110 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.840      ;
; 499.116 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.040     ; 0.831      ;
; 499.117 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.833      ;
; 499.122 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.828      ;
; 499.130 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.820      ;
; 499.139 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.811      ;
; 499.182 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.768      ;
; 499.241 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.709      ;
; 499.241 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.709      ;
; 499.248 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.702      ;
; 499.248 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.702      ;
; 499.257 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.693      ;
; 499.268 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.682      ;
; 499.275 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.675      ;
; 499.278 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.672      ;
; 499.279 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.671      ;
; 499.354 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.596      ;
; 499.507 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.443      ;
; 499.509 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.441      ;
; 499.510 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.440      ;
; 499.591 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.591 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.359      ;
; 499.600 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 500.000      ; -0.037     ; 0.350      ;
+---------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node          ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 499.453   ; d_out_buffer[1]    ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.441      ;
; 499.454   ; d_out_buffer[11]   ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.440      ;
; 499.455   ; d_out_buffer[3]    ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.439      ;
; 499.457   ; d_out_buffer[0]    ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.437      ;
; 499.457   ; d_out_buffer[5]    ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.437      ;
; 499.457   ; d_out_buffer[6]    ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.437      ;
; 499.521   ; d_out_buffer[4]    ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.373      ;
; 499.521   ; d_out_buffer[7]    ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.373      ;
; 499.521   ; d_out_buffer[8]    ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.373      ;
; 499.522   ; d_out_buffer[9]    ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.372      ;
; 499.522   ; d_out_buffer[10]   ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.372      ;
; 499.523   ; d_out_buffer[2]    ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.093     ; 0.371      ;
; 99997.830 ; update_counter[9]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.123      ;
; 99997.830 ; update_counter[9]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.123      ;
; 99997.830 ; update_counter[9]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.123      ;
; 99997.830 ; update_counter[9]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.123      ;
; 99997.830 ; update_counter[9]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.123      ;
; 99997.830 ; update_counter[9]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.123      ;
; 99997.879 ; update_counter[11] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.074      ;
; 99997.879 ; update_counter[11] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.074      ;
; 99997.879 ; update_counter[11] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.074      ;
; 99997.879 ; update_counter[11] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.074      ;
; 99997.879 ; update_counter[11] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.074      ;
; 99997.879 ; update_counter[11] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.074      ;
; 99997.945 ; update_counter[7]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.008      ;
; 99997.945 ; update_counter[7]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.008      ;
; 99997.945 ; update_counter[7]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.008      ;
; 99997.945 ; update_counter[7]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.008      ;
; 99997.945 ; update_counter[7]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.008      ;
; 99997.945 ; update_counter[7]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 2.008      ;
; 99997.966 ; update_counter[12] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.987      ;
; 99997.966 ; update_counter[12] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.987      ;
; 99997.966 ; update_counter[12] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.987      ;
; 99997.966 ; update_counter[12] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.987      ;
; 99997.966 ; update_counter[12] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.987      ;
; 99997.966 ; update_counter[12] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.987      ;
; 99998.010 ; update_counter[3]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.943      ;
; 99998.010 ; update_counter[3]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.943      ;
; 99998.010 ; update_counter[3]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.943      ;
; 99998.010 ; update_counter[3]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.943      ;
; 99998.010 ; update_counter[3]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.943      ;
; 99998.010 ; update_counter[3]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.943      ;
; 99998.013 ; update_counter[8]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.940      ;
; 99998.013 ; update_counter[8]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.940      ;
; 99998.013 ; update_counter[8]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.940      ;
; 99998.013 ; update_counter[8]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.940      ;
; 99998.013 ; update_counter[8]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.940      ;
; 99998.013 ; update_counter[8]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.940      ;
; 99998.022 ; update_counter[10] ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.931      ;
; 99998.022 ; update_counter[10] ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.931      ;
; 99998.022 ; update_counter[10] ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.931      ;
; 99998.022 ; update_counter[10] ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.931      ;
; 99998.022 ; update_counter[10] ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.931      ;
; 99998.022 ; update_counter[10] ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.931      ;
; 99998.028 ; update_counter[9]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.922      ;
; 99998.028 ; update_counter[9]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.922      ;
; 99998.028 ; update_counter[9]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.922      ;
; 99998.028 ; update_counter[9]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.922      ;
; 99998.028 ; update_counter[9]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.922      ;
; 99998.028 ; update_counter[9]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.922      ;
; 99998.030 ; update_counter[4]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.923      ;
; 99998.030 ; update_counter[4]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.923      ;
; 99998.030 ; update_counter[4]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.923      ;
; 99998.030 ; update_counter[4]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.923      ;
; 99998.030 ; update_counter[4]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.923      ;
; 99998.030 ; update_counter[4]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.923      ;
; 99998.031 ; update_counter[2]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.922      ;
; 99998.031 ; update_counter[2]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.922      ;
; 99998.031 ; update_counter[2]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.922      ;
; 99998.031 ; update_counter[2]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.922      ;
; 99998.031 ; update_counter[2]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.922      ;
; 99998.031 ; update_counter[2]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.922      ;
; 99998.053 ; update_counter[5]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.900      ;
; 99998.053 ; update_counter[5]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.900      ;
; 99998.053 ; update_counter[5]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.900      ;
; 99998.053 ; update_counter[5]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.900      ;
; 99998.053 ; update_counter[5]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.900      ;
; 99998.053 ; update_counter[5]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.900      ;
; 99998.077 ; update_counter[11] ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.873      ;
; 99998.077 ; update_counter[11] ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.873      ;
; 99998.077 ; update_counter[11] ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.873      ;
; 99998.077 ; update_counter[11] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.873      ;
; 99998.077 ; update_counter[11] ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.873      ;
; 99998.077 ; update_counter[11] ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.873      ;
; 99998.086 ; update_counter[1]  ; adc_data[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.867      ;
; 99998.086 ; update_counter[1]  ; adc_data[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.867      ;
; 99998.086 ; update_counter[1]  ; adc_data[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.867      ;
; 99998.086 ; update_counter[1]  ; adc_data[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.867      ;
; 99998.086 ; update_counter[1]  ; adc_data[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.867      ;
; 99998.086 ; update_counter[1]  ; adc_data[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.034     ; 1.867      ;
; 99998.143 ; update_counter[7]  ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.807      ;
; 99998.143 ; update_counter[7]  ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.807      ;
; 99998.143 ; update_counter[7]  ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.807      ;
; 99998.143 ; update_counter[7]  ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.807      ;
; 99998.143 ; update_counter[7]  ; adc_data[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.807      ;
; 99998.143 ; update_counter[7]  ; adc_data[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.807      ;
; 99998.164 ; update_counter[12] ; adc_data[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.786      ;
; 99998.164 ; update_counter[12] ; adc_data[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.786      ;
; 99998.164 ; update_counter[12] ; adc_data[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.786      ;
; 99998.164 ; update_counter[12] ; adc_data[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 1.786      ;
+-----------+--------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.116 ; d_out_buffer[2]    ; adc_data[2]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.313      ;
; 0.116 ; d_out_buffer[9]    ; adc_data[9]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.313      ;
; 0.116 ; d_out_buffer[10]   ; adc_data[10]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.313      ;
; 0.117 ; d_out_buffer[4]    ; adc_data[4]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.314      ;
; 0.117 ; d_out_buffer[7]    ; adc_data[7]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.314      ;
; 0.117 ; d_out_buffer[8]    ; adc_data[8]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.314      ;
; 0.189 ; d_out_buffer[5]    ; adc_data[5]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.386      ;
; 0.190 ; d_out_buffer[0]    ; adc_data[0]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.387      ;
; 0.190 ; d_out_buffer[6]    ; adc_data[6]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.387      ;
; 0.191 ; d_out_buffer[3]    ; adc_data[3]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.388      ;
; 0.192 ; d_out_buffer[11]   ; adc_data[11]       ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.389      ;
; 0.193 ; select_state.010   ; select_state.100   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; d_out_buffer[1]    ; adc_data[1]        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.390      ;
; 0.219 ; select_state.001   ; select_state.010   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.227 ; select_state.111   ; select_state.001   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.227 ; select_state.100   ; select_state.111   ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.297 ; update_counter[10] ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; update_counter[6]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; update_counter[5]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; update_counter[4]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; update_counter[2]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; update_counter[1]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; update_counter[11] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.447 ; update_counter[5]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; update_counter[1]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.455 ; update_counter[10] ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; update_counter[4]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; update_counter[2]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; update_counter[4]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.514 ; update_counter[1]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.523 ; update_counter[2]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; update_counter[6]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; update_counter[2]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; update_counter[8]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.532 ; update_counter[3]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; update_counter[9]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; update_counter[0]  ; update_counter[1]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.536 ; update_counter[0]  ; update_counter[2]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; update_counter[0]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; update_counter[0]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; update_counter[0]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; update_counter[0]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; update_counter[0]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; update_counter[0]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.577 ; update_counter[1]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.579 ; update_counter[5]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.580 ; update_counter[1]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.701      ;
; 0.584 ; update_counter[7]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.588 ; update_counter[6]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.592 ; update_counter[4]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; update_counter[8]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.595 ; update_counter[3]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.595 ; update_counter[9]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.598 ; update_counter[3]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.602 ; update_counter[0]  ; update_counter[4]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.604 ; update_counter[12] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.642 ; update_counter[5]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.763      ;
; 0.647 ; update_counter[7]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.767      ;
; 0.652 ; update_counter[6]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.773      ;
; 0.652 ; update_counter[6]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.773      ;
; 0.652 ; update_counter[6]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.773      ;
; 0.653 ; update_counter[6]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.774      ;
; 0.653 ; update_counter[6]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.774      ;
; 0.654 ; update_counter[6]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.775      ;
; 0.655 ; update_counter[4]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.776      ;
; 0.658 ; update_counter[2]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.779      ;
; 0.665 ; update_counter[0]  ; update_counter[5]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.785      ;
; 0.668 ; update_counter[0]  ; update_counter[6]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.707 ; update_counter[8]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.827      ;
; 0.712 ; update_counter[1]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.833      ;
; 0.721 ; update_counter[2]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.842      ;
; 0.724 ; update_counter[7]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.844      ;
; 0.730 ; update_counter[3]  ; update_counter[10] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.850      ;
; 0.737 ; update_counter[9]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.739 ; update_counter[8]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; update_counter[8]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; update_counter[8]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.740 ; update_counter[3]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; update_counter[3]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; update_counter[3]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; update_counter[3]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.740 ; update_counter[8]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.741 ; update_counter[3]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.861      ;
; 0.741 ; update_counter[3]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.861      ;
; 0.741 ; update_counter[8]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.861      ;
; 0.748 ; update_counter[1]  ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.748 ; update_counter[1]  ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.748 ; update_counter[1]  ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.749 ; update_counter[1]  ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.870      ;
; 0.749 ; update_counter[1]  ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.870      ;
; 0.750 ; update_counter[1]  ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.871      ;
; 0.775 ; update_counter[1]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.896      ;
; 0.791 ; update_counter[11] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.912      ;
; 0.793 ; update_counter[12] ; update_counter[0]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.913      ;
; 0.793 ; update_counter[12] ; update_counter[7]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.913      ;
; 0.793 ; update_counter[3]  ; update_counter[11] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.913      ;
; 0.794 ; update_counter[12] ; update_counter[8]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.914      ;
; 0.794 ; update_counter[12] ; update_counter[9]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.914      ;
; 0.795 ; update_counter[12] ; update_counter[3]  ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.915      ;
; 0.796 ; update_counter[10] ; update_counter[12] ; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.917      ;
+-------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'display0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; d_in~reg0        ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[0]  ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[1]  ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[2]  ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[3]  ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[4]  ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[5]  ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[6]  ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[7]  ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[8]  ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[9]  ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[10] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; d_out_buffer[11] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[3] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[2] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; count_posedge[1] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; count_posedge[0] ; count_posedge[0] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.242 ; count_posedge[1] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.363      ;
; 0.243 ; count_posedge[1] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.364      ;
; 0.244 ; count_posedge[1] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.365      ;
; 0.355 ; count_posedge[2] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.476      ;
; 0.420 ; count_posedge[0] ; count_posedge[2] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.541      ;
; 0.421 ; count_posedge[0] ; count_posedge[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.542      ;
; 0.423 ; count_posedge[0] ; count_posedge[3] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.544      ;
; 0.426 ; count_posedge[0] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.547      ;
; 0.470 ; count_posedge[1] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.591      ;
; 0.473 ; count_posedge[1] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; count_posedge[1] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.496 ; count_posedge[1] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.617      ;
; 0.500 ; count_posedge[3] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.621      ;
; 0.507 ; count_posedge[1] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.572 ; count_posedge[3] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; count_posedge[3] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.693      ;
; 0.579 ; count_posedge[2] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; count_posedge[3] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.700      ;
; 0.584 ; count_posedge[2] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.705      ;
; 0.599 ; count_posedge[2] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; count_posedge[3] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.721      ;
; 0.603 ; count_posedge[0] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.724      ;
; 0.605 ; count_posedge[0] ; d_out_buffer[0]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.726      ;
; 0.614 ; count_posedge[1] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.732      ;
; 0.622 ; count_posedge[1] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.743      ;
; 0.622 ; count_posedge[0] ; d_out_buffer[3]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.743      ;
; 0.623 ; count_posedge[2] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.744      ;
; 0.630 ; count_posedge[2] ; d_out_buffer[4]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.751      ;
; 0.633 ; count_posedge[0] ; d_out_buffer[1]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.754      ;
; 0.636 ; count_posedge[0] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.757      ;
; 0.640 ; count_posedge[2] ; d_in~reg0        ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.761      ;
; 0.654 ; count_posedge[3] ; d_out_buffer[11] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.775      ;
; 0.661 ; count_posedge[1] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.779      ;
; 0.667 ; count_posedge[3] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.785      ;
; 0.671 ; count_posedge[3] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.789      ;
; 0.703 ; count_posedge[0] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.821      ;
; 0.703 ; count_posedge[3] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.821      ;
; 0.706 ; count_posedge[3] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.827      ;
; 0.710 ; count_posedge[2] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.831      ;
; 0.712 ; count_posedge[0] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.830      ;
; 0.714 ; count_posedge[0] ; d_out_buffer[2]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.835      ;
; 0.732 ; count_posedge[2] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.850      ;
; 0.748 ; count_posedge[0] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.866      ;
; 0.751 ; count_posedge[3] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.869      ;
; 0.759 ; count_posedge[0] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.877      ;
; 0.783 ; count_posedge[2] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.901      ;
; 0.784 ; count_posedge[1] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.902      ;
; 0.784 ; count_posedge[3] ; d_out_buffer[8]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.902      ;
; 0.790 ; count_posedge[0] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.908      ;
; 0.817 ; count_posedge[2] ; d_out_buffer[7]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.935      ;
; 0.820 ; count_posedge[2] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.938      ;
; 0.833 ; count_posedge[2] ; d_out_buffer[5]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.951      ;
; 0.837 ; count_posedge[1] ; d_out_buffer[6]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.955      ;
; 0.857 ; count_posedge[1] ; d_out_buffer[10] ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.975      ;
; 0.927 ; count_posedge[3] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.045      ;
; 0.962 ; count_posedge[0] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.080      ;
; 0.996 ; count_posedge[2] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.114      ;
; 1.010 ; count_posedge[1] ; d_out_buffer[9]  ; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.128      ;
+-------+------------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.734 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.434      ;
; 0.739 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.434      ;
; 0.753 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.453      ;
; 0.756 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.448      ;
; 0.774 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.477      ;
; 0.777 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.475      ;
; 0.781 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.482      ;
; 0.785 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.491      ;
; 0.787 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.535      ; 2.496      ;
; 0.798 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.496      ;
; 0.804 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.502      ;
; 0.815 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.507      ;
; 0.816 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.516      ;
; 0.817 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.512      ;
; 0.821 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.535      ; 2.530      ;
; 0.839 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.539      ;
; 0.845 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.537      ;
; 0.854 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.535      ; 2.563      ;
; 0.858 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.556      ;
; 0.862 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.557      ;
; 0.868 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.574      ;
; 0.869 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.575      ;
; 0.873 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.571      ;
; 0.873 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.571      ;
; 0.874 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.572      ;
; 0.875 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.581      ;
; 0.877 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.572      ;
; 0.878 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.581      ;
; 0.880 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.581      ;
; 0.881 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.582      ;
; 0.886 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.589      ;
; 0.891 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.594      ;
; 0.894 ; adc_data[7]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.589      ;
; 0.896 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.602      ;
; 0.898 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.601      ;
; 0.898 ; adc_data[6]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.599      ;
; 0.903 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.598      ;
; 0.910 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.608      ;
; 0.926 ; adc_data[11]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.629      ;
; 0.957 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.663      ;
; 0.957 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.660      ;
; 0.967 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.668      ;
; 0.975 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.670      ;
; 0.980 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.680      ;
; 0.981 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.684      ;
; 0.984 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.690      ;
; 0.986 ; adc_data[5]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.681      ;
; 0.986 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.535      ; 2.695      ;
; 1.000 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.695      ;
; 1.006 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.704      ;
; 1.012 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.707      ;
; 1.017 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.720      ;
; 1.028 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.720      ;
; 1.030 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.535      ; 2.739      ;
; 1.031 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.726      ;
; 1.031 ; adc_data[0]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.737      ;
; 1.034 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.526      ; 2.734      ;
; 1.038 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.744      ;
; 1.043 ; adc_data[3]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.746      ;
; 1.047 ; adc_data[2]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.750      ;
; 1.049 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.527      ; 2.750      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[11]                          ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a10~porta_address_reg0 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[10]                          ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[9]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[8]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[7]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[6]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[5]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[4]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[3]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[2]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[1]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|q_a[0]                           ; clk                                                  ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.055 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.761      ;
; 1.057 ; adc_data[10]                                                                                                        ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.535      ; 2.766      ;
; 1.107 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.521      ; 2.802      ;
; 1.117 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.815      ;
; 1.142 ; adc_data[9]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.848      ;
; 1.159 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.851      ;
; 1.185 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a8~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.883      ;
; 1.188 ; adc_data[8]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a6~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.524      ; 2.886      ;
; 1.200 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a0~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.529      ; 2.903      ;
; 1.203 ; adc_data[4]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a2~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.532      ; 2.909      ;
; 1.270 ; adc_data[1]                                                                                                         ; Conversion_ROM:ADC0|altsyncram:altsyncram_component|altsyncram_v591:auto_generated|ram_block1a4~porta_address_reg0  ; display0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.518      ; 2.962      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 16.377  ; 0.116 ; N/A      ; N/A     ; 9.380               ;
;  clk                                                  ; 16.377  ; 0.734 ; N/A      ; N/A     ; 9.380               ;
;  display0|altpll_component|auto_generated|pll1|clk[0] ; 499.006 ; 0.116 ; N/A      ; N/A     ; 49999.744           ;
;  display0|altpll_component|auto_generated|pll1|clk[1] ; 497.546 ; 0.186 ; N/A      ; N/A     ; 249.743             ;
; Design-wide TNS                                       ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  display0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  display0|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; d_in          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segments[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dp            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; select[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display_clk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_send       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d_out                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sclk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; tx_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; tx_send       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sclk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; tx_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; tx_send       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d_in          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sclk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; segments[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segments[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segments[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dp            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; select[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tx_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx_send       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                  ; 72       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 329      ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 75       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk                                                  ; clk                                                  ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                  ; 72       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 329      ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; 75       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 113   ; 113  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; display0|altpll_component|auto_generated|pll1|clk[0] ; display0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; display0|altpll_component|auto_generated|pll1|clk[1] ; display0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_out      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d_in        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dp          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_out      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d_in        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display_clk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dp          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segments[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; select[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jun  1 09:20:27 2016
Info: Command: quartus_sta UART -c UART
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {display0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {display0|altpll_component|auto_generated|pll1|clk[0]} {display0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {display0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {display0|altpll_component|auto_generated|pll1|clk[1]} {display0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.377               0.000 clk 
    Info (332119):   497.546               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.006               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.260               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.365               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.576               0.000 clk 
    Info (332119):   249.747               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 49999.747               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.631               0.000 clk 
    Info (332119):   497.823               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.108               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.236               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.392               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk 
    Info (332119):   249.743               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 49999.744               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.558               0.000 clk 
    Info (332119):   498.559               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.453               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.734               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.380               0.000 clk 
    Info (332119):   249.782               0.000 display0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 49999.782               0.000 display0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1049 megabytes
    Info: Processing ended: Wed Jun  1 09:20:28 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


