

================================================================
== Vitis HLS Report for 'max_pooling2d_1'
================================================================
* Date:           Sun Dec 24 01:15:21 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10825|    10825|  0.108 ms|  0.108 ms|  10825|  10825|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |    10823|    10823|         9|          2|          1|  5408|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    789|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    126|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    223|    -|
|Register         |        -|    -|     938|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     938|   1394|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_8_1_1_U42   |mul_4ns_5ns_8_1_1   |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_8_1_1_U43   |mul_4ns_5ns_8_1_1   |        0|   0|  0|  17|    0|
    |mul_5ns_6ns_10_1_1_U38  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U39  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U40  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U41  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 126|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11861_fu_273_p2      |         +|   0|  0|  12|           5|           2|
    |add_ln118_fu_423_p2        |         +|   0|  0|  20|          13|           1|
    |add_ln121_2_fu_576_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln121_3_fu_451_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln121_fu_333_p2        |         +|   0|  0|  12|           5|           2|
    |add_ln124_fu_446_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln133_10_fu_678_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln133_11_fu_688_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln133_12_fu_556_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln133_6_fu_524_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln133_8_fu_412_p2      |         +|   0|  0|  22|          15|          15|
    |add_ln133_9_fu_357_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln133_fu_247_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln140_fu_865_p2        |         +|   0|  0|  20|          13|          13|
    |mul221_fu_799_p2           |         +|   0|  0|  15|           8|           8|
    |mul221_mid1_fu_834_p2      |         +|   0|  0|  15|           8|           8|
    |and_ln118_fu_327_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln134_10_fu_770_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_11_fu_941_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_12_fu_947_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_7_fu_660_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln134_8_fu_666_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln134_9_fu_764_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln134_fu_509_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_253_p2       |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln121_fu_259_p2       |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln124_fu_321_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln134_14_fu_497_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_15_fu_624_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_16_fu_630_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_17_fu_642_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_18_fu_648_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_19_fu_728_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_20_fu_734_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_21_fu_746_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_22_fu_752_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_23_fu_905_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_24_fu_911_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_25_fu_923_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_26_fu_929_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_fu_491_p2       |      icmp|   0|  0|  11|           8|           2|
    |empty_34_fu_429_p2         |        or|   0|  0|   5|           5|           1|
    |or_ln121_3_fu_371_p2       |        or|   0|  0|  10|          10|           1|
    |or_ln121_fu_339_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln134_10_fu_758_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_11_fu_917_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_12_fu_935_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_7_fu_636_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln134_8_fu_654_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln134_9_fu_740_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_503_p2         |        or|   0|  0|   2|           1|           1|
    |p_mid117_fu_528_p2         |        or|   0|  0|   5|           1|           5|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln118_10_fu_543_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_11_fu_307_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_12_fu_549_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_13_fu_435_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln118_14_fu_840_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln118_8_fu_814_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln118_9_fu_299_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln118_fu_265_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln121_10_fu_457_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln121_6_fu_847_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln121_7_fu_363_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln121_8_fu_561_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln121_9_fu_441_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln121_fu_345_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln134_4_fu_672_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln134_5_fu_776_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln134_fu_515_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln118_fu_315_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 789|         461|         424|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_154_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_ii_phi_fu_178_p4                |   9|          2|    5|         10|
    |ap_phi_mux_iii_phi_fu_189_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten55_phi_fu_142_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_166_p4    |   9|          2|   10|         20|
    |grp_fu_196_p0                              |  14|          3|   32|         96|
    |grp_fu_196_p1                              |  14|          3|   32|         96|
    |grp_fu_202_p0                              |  14|          3|   32|         96|
    |grp_fu_202_p1                              |  14|          3|   32|         96|
    |i_reg_150                                  |   9|          2|    5|         10|
    |ii_reg_174                                 |   9|          2|    5|         10|
    |iii_reg_185                                |   9|          2|    6|         12|
    |indvar_flatten55_reg_138                   |   9|          2|   13|         26|
    |indvar_flatten_reg_162                     |   9|          2|   10|         20|
    |input_r_address0                           |  14|          3|   15|         45|
    |input_r_address1                           |  14|          3|   15|         45|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 223|         48|  239|        640|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln11861_reg_998                    |   5|   0|    5|          0|
    |add_ln11861_reg_998_pp0_iter1_reg      |   5|   0|    5|          0|
    |add_ln118_reg_1049                     |  13|   0|   13|          0|
    |add_ln121_reg_1016                     |   5|   0|    5|          0|
    |add_ln124_reg_1076                     |   6|   0|    6|          0|
    |add_ln133_11_reg_1111                  |  15|   0|   15|          0|
    |add_ln140_reg_1135                     |  13|   0|   13|          0|
    |and_ln118_reg_1009                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |empty_34_reg_1054                      |   4|   0|    5|          1|
    |empty_35_reg_1086                      |  10|   0|   10|          0|
    |i_reg_150                              |   5|   0|    5|          0|
    |icmp_ln118_reg_979                     |   1|   0|    1|          0|
    |icmp_ln121_reg_983                     |   1|   0|    1|          0|
    |ii_reg_174                             |   5|   0|    5|          0|
    |iii_cast_reg_1033                      |   6|   0|   15|          9|
    |iii_cast_reg_1033_pp0_iter1_reg        |   6|   0|   15|          9|
    |iii_reg_185                            |   6|   0|    6|          0|
    |indvar_flatten55_reg_138               |  13|   0|   13|          0|
    |indvar_flatten_reg_162                 |  10|   0|   10|          0|
    |input_load_4_reg_1069                  |  32|   0|   32|          0|
    |input_load_6_reg_1128                  |  32|   0|   32|          0|
    |p_mid_reg_1004                         |   4|   0|    4|          0|
    |reg_207                                |  32|   0|   32|          0|
    |select_ln118_13_reg_1059               |   5|   0|    5|          0|
    |select_ln118_reg_993                   |   5|   0|    5|          0|
    |select_ln121_10_reg_1081               |  10|   0|   10|          0|
    |select_ln121_9_reg_1064                |   5|   0|    5|          0|
    |select_ln121_reg_1022                  |   6|   0|    6|          0|
    |select_ln134_4_reg_1099                |  32|   0|   32|          0|
    |select_ln134_5_reg_1116                |  32|   0|   32|          0|
    |select_ln134_5_reg_1116_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln134_reg_1092                  |  32|   0|   32|          0|
    |tmp_22_reg_964                         |   4|   0|    4|          0|
    |tmp_23_reg_974                         |   4|   0|    4|          0|
    |zext_ln121_2_reg_1028                  |   5|   0|   10|          5|
    |zext_ln121_2_reg_1028_pp0_iter1_reg    |   5|   0|   10|          5|
    |zext_ln121_reg_969                     |   5|   0|   10|          5|
    |zext_ln121_reg_969_pp0_iter1_reg       |   5|   0|   10|          5|
    |add_ln121_reg_1016                     |  64|  32|    5|          0|
    |and_ln118_reg_1009                     |  64|  32|    1|          0|
    |icmp_ln118_reg_979                     |  64|  32|    1|          0|
    |icmp_ln121_reg_983                     |  64|  32|    1|          0|
    |p_mid_reg_1004                         |  64|  32|    4|          0|
    |select_ln121_reg_1022                  |  64|  32|    6|          0|
    |tmp_22_reg_964                         |  64|  32|    4|          0|
    |tmp_23_reg_974                         |  64|  32|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 938| 256|  491|         39|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2244_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2244_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2244_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2244_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2244_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2248_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2248_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2248_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2248_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2248_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|input_r_address0      |  out|   15|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   15|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|   13|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

