// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module uz_NN_acc_Loop_1_proc1_Pipeline_copy_result (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Actions_local205_load,
        Actions_local_9_load,
        Actions_local_8_load,
        Actions_local_7_load,
        Actions_local_6_load,
        Actions_local_5_load,
        Actions_local_4_load,
        Actions_local_3_load,
        Actions_local_2_load,
        Actions_local_1_load,
        Actions_local_load,
        Actions_local_10_load,
        Actions_address0,
        Actions_ce0,
        Actions_we0,
        Actions_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Actions_local205_load;
input  [31:0] Actions_local_9_load;
input  [31:0] Actions_local_8_load;
input  [31:0] Actions_local_7_load;
input  [31:0] Actions_local_6_load;
input  [31:0] Actions_local_5_load;
input  [31:0] Actions_local_4_load;
input  [31:0] Actions_local_3_load;
input  [31:0] Actions_local_2_load;
input  [31:0] Actions_local_1_load;
input  [31:0] Actions_local_load;
input  [31:0] Actions_local_10_load;
output  [3:0] Actions_address0;
output   Actions_ce0;
output   Actions_we0;
output  [31:0] Actions_d0;

reg ap_idle;
reg Actions_ce0;
reg Actions_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln166_fu_149_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] zext_ln168_fu_192_p1;
reg   [3:0] i_fu_52;
wire   [3:0] add_ln166_fu_155_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_2;
wire   [31:0] tmp_fu_161_p14;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

uz_NN_acc_mux_124_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_124_32_1_1_U1489(
    .din0(Actions_local205_load),
    .din1(Actions_local_9_load),
    .din2(Actions_local_8_load),
    .din3(Actions_local_7_load),
    .din4(Actions_local_6_load),
    .din5(Actions_local_5_load),
    .din6(Actions_local_4_load),
    .din7(Actions_local_3_load),
    .din8(Actions_local_2_load),
    .din9(Actions_local_1_load),
    .din10(Actions_local_load),
    .din11(Actions_local_10_load),
    .din12(ap_sig_allocacmp_i_2),
    .dout(tmp_fu_161_p14)
);

uz_NN_acc_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((icmp_ln166_fu_149_p2 == 1'd0)) begin
            i_fu_52 <= add_ln166_fu_155_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_52 <= 4'd0;
        end
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        Actions_ce0 = 1'b1;
    end else begin
        Actions_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln166_fu_149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        Actions_we0 = 1'b1;
    end else begin
        Actions_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln166_fu_149_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_52;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Actions_address0 = zext_ln168_fu_192_p1;

assign Actions_d0 = tmp_fu_161_p14;

assign add_ln166_fu_155_p2 = (ap_sig_allocacmp_i_2 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln166_fu_149_p2 = ((ap_sig_allocacmp_i_2 == 4'd12) ? 1'b1 : 1'b0);

assign zext_ln168_fu_192_p1 = ap_sig_allocacmp_i_2;

endmodule //uz_NN_acc_Loop_1_proc1_Pipeline_copy_result
