.model conv_unit
.inputs clk we bram_addr_1_1 bram_addr_2_1 bram_addr_3_1 bram_addr_4_1 bram_addr_5_1 bram_addr_6_1 bram_addr_7_1 bram_addr_8_1  \
bram_addr_1_2 bram_addr_2_2 bram_addr_3_2 bram_addr_4_2 bram_addr_5_2 bram_addr_6_2 bram_addr_7_2 bram_addr_8_2  \
bram_addr_1_3 bram_addr_2_3 bram_addr_3_3 bram_addr_4_3 bram_addr_5_3 bram_addr_6_3 bram_addr_7_3 bram_addr_8_3  \
bram_addr_1_4 bram_addr_2_4 bram_addr_3_4 bram_addr_4_4 bram_addr_5_4 bram_addr_6_4 bram_addr_7_4 bram_addr_8_4  \
bram_addr_1_5 bram_addr_2_5 bram_addr_3_5 bram_addr_4_5 bram_addr_5_5 bram_addr_6_5 bram_addr_7_5 bram_addr_8_5  \
bram_addr_1_6 bram_addr_2_6 bram_addr_3_6 bram_addr_4_6 bram_addr_5_6 bram_addr_6_6 bram_addr_7_6 bram_addr_8_6  \
bram_addr_1_7 bram_addr_2_7 bram_addr_3_7 bram_addr_4_7 bram_addr_5_7 bram_addr_6_7 bram_addr_7_7 bram_addr_8_7  \
bram_addr_1_8 bram_addr_2_8 bram_addr_3_8 bram_addr_4_8 bram_addr_5_8 bram_addr_6_8 bram_addr_7_8 bram_addr_8_8  \
bram_addr_1_9 bram_addr_2_9 bram_addr_3_9 bram_addr_4_9 bram_addr_5_9 bram_addr_6_9 bram_addr_7_9 bram_addr_8_9  \
bram_addr_1_10 bram_addr_2_10 bram_addr_3_10 bram_addr_4_10 bram_addr_5_10 bram_addr_6_10 bram_addr_7_10 bram_addr_8_10  \
bram_addr_1_11 bram_addr_2_11 bram_addr_3_11 bram_addr_4_11 bram_addr_5_11 bram_addr_6_11 bram_addr_7_11 bram_addr_8_11  \
bram_addr_1_12 bram_addr_2_12 bram_addr_3_12 bram_addr_4_12 bram_addr_5_12 bram_addr_6_12 bram_addr_7_12 bram_addr_8_12  \
bram_addr_1_13 bram_addr_2_13 bram_addr_3_13 bram_addr_4_13 bram_addr_5_13 bram_addr_6_13 bram_addr_7_13 bram_addr_8_13  \
bram_addr_1_14 bram_addr_2_14 bram_addr_3_14 bram_addr_4_14 bram_addr_5_14 bram_addr_6_14 bram_addr_7_14 bram_addr_8_14  \
bram_addr_1_15 bram_addr_2_15 bram_addr_3_15 bram_addr_4_15 bram_addr_5_15 bram_addr_6_15 bram_addr_7_15 bram_addr_8_15  \
bram_addr_1_16 bram_addr_2_16 bram_addr_3_16 bram_addr_4_16 bram_addr_5_16 bram_addr_6_16 bram_addr_7_16 bram_addr_8_16  \
bram_addr_1_17 bram_addr_2_17 bram_addr_3_17 bram_addr_4_17 bram_addr_5_17 bram_addr_6_17 bram_addr_7_17 bram_addr_8_17  \
bram_addr_1_18 bram_addr_2_18 bram_addr_3_18 bram_addr_4_18 bram_addr_5_18 bram_addr_6_18 bram_addr_7_18 bram_addr_8_18  \
bram_addr_1_19 bram_addr_2_19 bram_addr_3_19 bram_addr_4_19 bram_addr_5_19 bram_addr_6_19 bram_addr_7_19 bram_addr_8_19  \
bram_addr_1_20 bram_addr_2_20 bram_addr_3_20 bram_addr_4_20 bram_addr_5_20 bram_addr_6_20 bram_addr_7_20 bram_addr_8_20  \
bram_addr_1_21 bram_addr_2_21 bram_addr_3_21 bram_addr_4_21 bram_addr_5_21 bram_addr_6_21 bram_addr_7_21 bram_addr_8_21  \
bram_addr_1_22 bram_addr_2_22 bram_addr_3_22 bram_addr_4_22 bram_addr_5_22 bram_addr_6_22 bram_addr_7_22 bram_addr_8_22  \
bram_addr_1_23 bram_addr_2_23 bram_addr_3_23 bram_addr_4_23 bram_addr_5_23 bram_addr_6_23 bram_addr_7_23 bram_addr_8_23  \
bram_addr_1_24 bram_addr_2_24 bram_addr_3_24 bram_addr_4_24 bram_addr_5_24 bram_addr_6_24 bram_addr_7_24 bram_addr_8_24  \
bram_addr_1_25 bram_addr_2_25 bram_addr_3_25 bram_addr_4_25 bram_addr_5_25 bram_addr_6_25 bram_addr_7_25 bram_addr_8_25  \
bram_addr_1_26 bram_addr_2_26 bram_addr_3_26 bram_addr_4_26 bram_addr_5_26 bram_addr_6_26 bram_addr_7_26 bram_addr_8_26  \
bram_addr_1_27 bram_addr_2_27 bram_addr_3_27 bram_addr_4_27 bram_addr_5_27 bram_addr_6_27 bram_addr_7_27 bram_addr_8_27  \
bram_addr_1_28 bram_addr_2_28 bram_addr_3_28 bram_addr_4_28 bram_addr_5_28 bram_addr_6_28 bram_addr_7_28 bram_addr_8_28  \
bram_addr_1_29 bram_addr_2_29 bram_addr_3_29 bram_addr_4_29 bram_addr_5_29 bram_addr_6_29 bram_addr_7_29 bram_addr_8_29  \
bram_addr_1_30 bram_addr_2_30 bram_addr_3_30 bram_addr_4_30 bram_addr_5_30 bram_addr_6_30 bram_addr_7_30 bram_addr_8_30  \
bram_addr_1_31 bram_addr_2_31 bram_addr_3_31 bram_addr_4_31 bram_addr_5_31 bram_addr_6_31 bram_addr_7_31 bram_addr_8_31  \
bram_addr_1_32 bram_addr_2_32 bram_addr_3_32 bram_addr_4_32 bram_addr_5_32 bram_addr_6_32 bram_addr_7_32 bram_addr_8_32  \
bram_addr_1_33 bram_addr_2_33 bram_addr_3_33 bram_addr_4_33 bram_addr_5_33 bram_addr_6_33 bram_addr_7_33 bram_addr_8_33  \
bram_addr_1_34 bram_addr_2_34 bram_addr_3_34 bram_addr_4_34 bram_addr_5_34 bram_addr_6_34 bram_addr_7_34 bram_addr_8_34  \
bram_addr_1_35 bram_addr_2_35 bram_addr_3_35 bram_addr_4_35 bram_addr_5_35 bram_addr_6_35 bram_addr_7_35 bram_addr_8_35  \
bram_addr_1_36 bram_addr_2_36 bram_addr_3_36 bram_addr_4_36 bram_addr_5_36 bram_addr_6_36 bram_addr_7_36 bram_addr_8_36  \
bram_addr_1_37 bram_addr_2_37 bram_addr_3_37 bram_addr_4_37 bram_addr_5_37 bram_addr_6_37 bram_addr_7_37 bram_addr_8_37  \
bram_addr_1_38 bram_addr_2_38 bram_addr_3_38 bram_addr_4_38 bram_addr_5_38 bram_addr_6_38 bram_addr_7_38 bram_addr_8_38  \
bram_addr_1_39 bram_addr_2_39 bram_addr_3_39 bram_addr_4_39 bram_addr_5_39 bram_addr_6_39 bram_addr_7_39 bram_addr_8_39  \
bram_addr_1_40 bram_addr_2_40 bram_addr_3_40 bram_addr_4_40 bram_addr_5_40 bram_addr_6_40 bram_addr_7_40 bram_addr_8_40  \
bram_addr_1_41 bram_addr_2_41 bram_addr_3_41 bram_addr_4_41 bram_addr_5_41 bram_addr_6_41 bram_addr_7_41 bram_addr_8_41  \
bram_addr_1_42 bram_addr_2_42 bram_addr_3_42 bram_addr_4_42 bram_addr_5_42 bram_addr_6_42 bram_addr_7_42 bram_addr_8_42  \
bram_addr_1_43 bram_addr_2_43 bram_addr_3_43 bram_addr_4_43 bram_addr_5_43 bram_addr_6_43 bram_addr_7_43 bram_addr_8_43  \
bram_addr_1_44 bram_addr_2_44 bram_addr_3_44 bram_addr_4_44 bram_addr_5_44 bram_addr_6_44 bram_addr_7_44 bram_addr_8_44  \
bram_addr_1_45 bram_addr_2_45 bram_addr_3_45 bram_addr_4_45 bram_addr_5_45 bram_addr_6_45 bram_addr_7_45 bram_addr_8_45  \
bram_addr_1_46 bram_addr_2_46 bram_addr_3_46 bram_addr_4_46 bram_addr_5_46 bram_addr_6_46 bram_addr_7_46 bram_addr_8_46  \
bram_addr_1_47 bram_addr_2_47 bram_addr_3_47 bram_addr_4_47 bram_addr_5_47 bram_addr_6_47 bram_addr_7_47 bram_addr_8_47  \
bram_addr_1_48 bram_addr_2_48 bram_addr_3_48 bram_addr_4_48 bram_addr_5_48 bram_addr_6_48 bram_addr_7_48 bram_addr_8_48  \
bram_addr_1_49 bram_addr_2_49 bram_addr_3_49 bram_addr_4_49 bram_addr_5_49 bram_addr_6_49 bram_addr_7_49 bram_addr_8_49  \
bram_addr_1_50 bram_addr_2_50 bram_addr_3_50 bram_addr_4_50 bram_addr_5_50 bram_addr_6_50 bram_addr_7_50 bram_addr_8_50  \
bram_addr_1_51 bram_addr_2_51 bram_addr_3_51 bram_addr_4_51 bram_addr_5_51 bram_addr_6_51 bram_addr_7_51 bram_addr_8_51  \
bram_addr_1_52 bram_addr_2_52 bram_addr_3_52 bram_addr_4_52 bram_addr_5_52 bram_addr_6_52 bram_addr_7_52 bram_addr_8_52  \
bram_addr_1_53 bram_addr_2_53 bram_addr_3_53 bram_addr_4_53 bram_addr_5_53 bram_addr_6_53 bram_addr_7_53 bram_addr_8_53  \
bram_addr_1_54 bram_addr_2_54 bram_addr_3_54 bram_addr_4_54 bram_addr_5_54 bram_addr_6_54 bram_addr_7_54 bram_addr_8_54  \
bram_addr_1_55 bram_addr_2_55 bram_addr_3_55 bram_addr_4_55 bram_addr_5_55 bram_addr_6_55 bram_addr_7_55 bram_addr_8_55  \
bram_addr_1_56 bram_addr_2_56 bram_addr_3_56 bram_addr_4_56 bram_addr_5_56 bram_addr_6_56 bram_addr_7_56 bram_addr_8_56  \
bram_addr_1_57 bram_addr_2_57 bram_addr_3_57 bram_addr_4_57 bram_addr_5_57 bram_addr_6_57 bram_addr_7_57 bram_addr_8_57  \
bram_addr_1_58 bram_addr_2_58 bram_addr_3_58 bram_addr_4_58 bram_addr_5_58 bram_addr_6_58 bram_addr_7_58 bram_addr_8_58  \
bram_addr_1_59 bram_addr_2_59 bram_addr_3_59 bram_addr_4_59 bram_addr_5_59 bram_addr_6_59 bram_addr_7_59 bram_addr_8_59  \
bram_addr_1_60 bram_addr_2_60 bram_addr_3_60 bram_addr_4_60 bram_addr_5_60 bram_addr_6_60 bram_addr_7_60 bram_addr_8_60  \
bram_addr_1_61 bram_addr_2_61 bram_addr_3_61 bram_addr_4_61 bram_addr_5_61 bram_addr_6_61 bram_addr_7_61 bram_addr_8_61  \
bram_addr_1_62 bram_addr_2_62 bram_addr_3_62 bram_addr_4_62 bram_addr_5_62 bram_addr_6_62 bram_addr_7_62 bram_addr_8_62  \
bram_addr_1_63 bram_addr_2_63 bram_addr_3_63 bram_addr_4_63 bram_addr_5_63 bram_addr_6_63 bram_addr_7_63 bram_addr_8_63  \
bram_addr_1_64 bram_addr_2_64 bram_addr_3_64 bram_addr_4_64 bram_addr_5_64 bram_addr_6_64 bram_addr_7_64 bram_addr_8_64  \
bram_addr_1_65 bram_addr_2_65 bram_addr_3_65 bram_addr_4_65 bram_addr_5_65 bram_addr_6_65 bram_addr_7_65 bram_addr_8_65  \
bram_addr_1_66 bram_addr_2_66 bram_addr_3_66 bram_addr_4_66 bram_addr_5_66 bram_addr_6_66 bram_addr_7_66 bram_addr_8_66  \
bram_addr_1_67 bram_addr_2_67 bram_addr_3_67 bram_addr_4_67 bram_addr_5_67 bram_addr_6_67 bram_addr_7_67 bram_addr_8_67  \
bram_addr_1_68 bram_addr_2_68 bram_addr_3_68 bram_addr_4_68 bram_addr_5_68 bram_addr_6_68 bram_addr_7_68 bram_addr_8_68  \
bram_addr_1_69 bram_addr_2_69 bram_addr_3_69 bram_addr_4_69 bram_addr_5_69 bram_addr_6_69 bram_addr_7_69 bram_addr_8_69  \
bram_addr_1_70 bram_addr_2_70 bram_addr_3_70 bram_addr_4_70 bram_addr_5_70 bram_addr_6_70 bram_addr_7_70 bram_addr_8_70  \
bram_addr_1_71 bram_addr_2_71 bram_addr_3_71 bram_addr_4_71 bram_addr_5_71 bram_addr_6_71 bram_addr_7_71 bram_addr_8_71  \
bram_addr_1_72 bram_addr_2_72 bram_addr_3_72 bram_addr_4_72 bram_addr_5_72 bram_addr_6_72 bram_addr_7_72 bram_addr_8_72  \
bram_addr_1_73 bram_addr_2_73 bram_addr_3_73 bram_addr_4_73 bram_addr_5_73 bram_addr_6_73 bram_addr_7_73 bram_addr_8_73  \
bram_addr_1_74 bram_addr_2_74 bram_addr_3_74 bram_addr_4_74 bram_addr_5_74 bram_addr_6_74 bram_addr_7_74 bram_addr_8_74  \
bram_addr_1_75 bram_addr_2_75 bram_addr_3_75 bram_addr_4_75 bram_addr_5_75 bram_addr_6_75 bram_addr_7_75 bram_addr_8_75  \
bram_addr_1_76 bram_addr_2_76 bram_addr_3_76 bram_addr_4_76 bram_addr_5_76 bram_addr_6_76 bram_addr_7_76 bram_addr_8_76  \
bram_addr_1_77 bram_addr_2_77 bram_addr_3_77 bram_addr_4_77 bram_addr_5_77 bram_addr_6_77 bram_addr_7_77 bram_addr_8_77  \
bram_addr_1_78 bram_addr_2_78 bram_addr_3_78 bram_addr_4_78 bram_addr_5_78 bram_addr_6_78 bram_addr_7_78 bram_addr_8_78  \
bram_addr_1_79 bram_addr_2_79 bram_addr_3_79 bram_addr_4_79 bram_addr_5_79 bram_addr_6_79 bram_addr_7_79 bram_addr_8_79  \
bram_addr_1_80 bram_addr_2_80 bram_addr_3_80 bram_addr_4_80 bram_addr_5_80 bram_addr_6_80 bram_addr_7_80 bram_addr_8_80  \
uram_addr_1_1 uram_addr_1_2 uram_addr_2_1 uram_addr_2_2 uram_addr_3_1 uram_addr_3_2 uram_addr_4_1 uram_addr_4_2 uram_addr_5_1 uram_addr_5_2 uram_addr_6_1 uram_addr_6_2 uram_addr_7_1 uram_addr_7_2 uram_addr_8_1 uram_addr_8_2 uram_addr_9_1 uram_addr_9_2 uram_addr_10_1 uram_addr_10_2 uram_addr_11_1 uram_addr_11_2 uram_addr_12_1 uram_addr_12_2 uram_addr_13_1 uram_addr_13_2 uram_addr_14_1 uram_addr_14_2 uram_addr_15_1 uram_addr_15_2 uram_addr_16_1 uram_addr_16_2 uram_addr_17_1 uram_addr_17_2 uram_addr_18_1 uram_addr_18_2 uram_addr_19_1 uram_addr_19_2 uram_addr_20_1 uram_addr_20_2 uram_addr_21_1 uram_addr_21_2 uram_addr_22_1 uram_addr_22_2 uram_addr_23_1 uram_addr_23_2 uram_addr_24_1 uram_addr_24_2 uram_addr_25_1 uram_addr_25_2 uram_addr_26_1 uram_addr_26_2 uram_addr_27_1 uram_addr_27_2 uram_addr_28_1 uram_addr_28_2 uram_addr_29_1 uram_addr_29_2 uram_addr_30_1 uram_addr_30_2 uram_addr_31_1 uram_addr_31_2 uram_addr_32_1 uram_addr_32_2 uram_addr_33_1 uram_addr_33_2 uram_addr_34_1 uram_addr_34_2 uram_addr_35_1 uram_addr_35_2 uram_addr_36_1 uram_addr_36_2 uram_addr_37_1 uram_addr_37_2 uram_addr_38_1 uram_addr_38_2 uram_addr_39_1 uram_addr_39_2 uram_addr_40_1 uram_addr_40_2 uram_addr_41_1 uram_addr_41_2 uram_addr_42_1 uram_addr_42_2 uram_addr_43_1 uram_addr_43_2 uram_addr_44_1 uram_addr_44_2 uram_addr_45_1 uram_addr_45_2 uram_addr_46_1 uram_addr_46_2 uram_addr_47_1 uram_addr_47_2 uram_addr_48_1 uram_addr_48_2 uram_addr_49_1 uram_addr_49_2 uram_addr_50_1 uram_addr_50_2 uram_addr_51_1 uram_addr_51_2 uram_addr_52_1 uram_addr_52_2 uram_addr_53_1 uram_addr_53_2 uram_addr_54_1 uram_addr_54_2 uram_addr_55_1 uram_addr_55_2 uram_addr_56_1 uram_addr_56_2 uram_addr_57_1 uram_addr_57_2 uram_addr_58_1 uram_addr_58_2 uram_addr_59_1 uram_addr_59_2 uram_addr_60_1 uram_addr_60_2 uram_addr_61_1 uram_addr_61_2 uram_addr_62_1 uram_addr_62_2 uram_addr_63_1 uram_addr_63_2 uram_addr_64_1 uram_addr_64_2 uram_addr_65_1 uram_addr_65_2 uram_addr_66_1 uram_addr_66_2 uram_addr_67_1 uram_addr_67_2 uram_addr_68_1 uram_addr_68_2 uram_addr_69_1 uram_addr_69_2 uram_addr_70_1 uram_addr_70_2 uram_addr_71_1 uram_addr_71_2 uram_addr_72_1 uram_addr_72_2 uram_addr_73_1 uram_addr_73_2 uram_addr_74_1 uram_addr_74_2 uram_addr_75_1 uram_addr_75_2 uram_addr_76_1 uram_addr_76_2 uram_addr_77_1 uram_addr_77_2 uram_addr_78_1 uram_addr_78_2 uram_addr_79_1 uram_addr_79_2 uram_addr_80_1 uram_addr_80_2 udata1 udata2 udata3 udata4 udata5 udata6 udata7 udata8 udata9 udata10 udata11 udata12 udata13 udata14 udata15 udata16 udata17 udata18 udata19 udata20 udata21 udata22 udata23 udata24 udata25 udata26 udata27 udata28 udata29 udata30 udata31 udata32 udata33 udata34 udata35 udata36 udata37 udata38 udata39 udata40 udata41 udata42 udata43 udata44 udata45 udata46 udata47 udata48 udata49 udata50 udata51 udata52 udata53 udata54 udata55 udata56 udata57 udata58 udata59 udata60 udata61 udata62 udata63 udata64 udata65 udata66 udata67 udata68 udata69 udata70 udata71 udata72 udata73 udata74 udata75 udata76 udata77 udata78 udata79 udata80 
.outputs uram2_out_1 uram2_out_2 uram2_out_3 uram2_out_4 uram2_out_5 uram2_out_6 uram2_out_7 uram2_out_8 uram2_out_9 uram2_out_10 uram2_out_11 uram2_out_12 uram2_out_13 uram2_out_14 uram2_out_15 uram2_out_16 uram2_out_17 uram2_out_18 uram2_out_19 uram2_out_20 uram2_out_21 uram2_out_22 uram2_out_23 uram2_out_24 uram2_out_25 uram2_out_26 uram2_out_27 uram2_out_28 uram2_out_29 uram2_out_30 uram2_out_31 uram2_out_32 uram2_out_33 uram2_out_34 uram2_out_35 uram2_out_36 uram2_out_37 uram2_out_38 uram2_out_39 uram2_out_40 uram2_out_41 uram2_out_42 uram2_out_43 uram2_out_44 uram2_out_45 uram2_out_46 uram2_out_47 uram2_out_48 uram2_out_49 uram2_out_50 uram2_out_51 uram2_out_52 uram2_out_53 uram2_out_54 uram2_out_55 uram2_out_56 uram2_out_57 uram2_out_58 uram2_out_59 uram2_out_60 uram2_out_61 uram2_out_62 uram2_out_63 uram2_out_64 uram2_out_65 uram2_out_66 uram2_out_67 uram2_out_68 uram2_out_69 uram2_out_70 uram2_out_71 uram2_out_72 uram2_out_73 uram2_out_74 uram2_out_75 uram2_out_76 uram2_out_77 uram2_out_78 uram2_out_79 uram2_out_80 
##--------------------conv unit 1---------------------##
.subckt ultra_ram clock=clk we=we data=udata1 addr=uram_addr_1_1 out=bram1_in_1
.subckt ultra_ram clock=clk we=we data=dsp9_out_1 addr=uram_addr_1_2 out=uram2_out_1
#-----
.subckt block_ram clock=clk we=we data=bram1_in_1 addr=bram_addr_1_1 out=bram1_out_1
.subckt block_ram clock=clk we=we data=bram1_in_1 addr=bram_addr_2_1 out=bram2_out_1
.subckt block_ram clock=clk we=we data=bram2_out_1 addr=bram_addr_3_1 out=bram3_out_1
.subckt block_ram clock=clk we=we data=bram3_out_1 addr=bram_addr_4_1 out=bram4_out_1
.subckt block_ram clock=clk we=we data=bram1_in_1 addr=bram_addr_5_1 out=bram5_out_1
.subckt block_ram clock=clk we=we data=bram1_in_1 addr=bram_addr_6_1 out=bram6_out_1
.subckt block_ram clock=clk we=we data=bram6_out_1 addr=bram_addr_7_1 out=bram7_out_1
.subckt block_ram clock=clk we=we data=bram7_out_1 addr=bram_addr_8_1 out=bram8_out_1
#-----
.subckt dsp x=bram2_out_1 w=bram1_out_1 c=bram1_out_1 out=dsp1_out_1 outx=dsp1_outx_1 outw=dsp1_outw_1
.subckt dsp x=dsp1_outx_1 w=dsp1_outw_1 c=dsp1_out_1 out=dsp2_out_1 outx=dsp2_outx_1 outw=dsp2_outw_1
.subckt dsp x=dsp2_outx_1 w=dsp2_outw_1 c=dsp2_out_1 out=dsp3_out_1 outx=dsp3_outx_1 outw=dsp3_outw_1
.subckt dsp x=bram3_out_1 w=dsp3_outw_1 c=dsp3_out_1 out=dsp4_out_1 outx=dsp4_outx_1 outw=dsp4_outw_1
.subckt dsp x=dsp4_outx_1 w=dsp4_outw_1 c=dsp4_out_1 out=dsp5_out_1 outx=dsp5_outx_1 outw=dsp5_outw_1
.subckt dsp x=dsp5_outx_1 w=dsp5_outw_1 c=dsp5_out_1 out=dsp6_out_1 outx=dsp6_outx_1 outw=dsp6_outw_1
.subckt dsp x=bram4_out_1 w=dsp6_outw_1 c=dsp6_out_1 out=dsp7_out_1 outx=dsp7_outx_1 outw=dsp7_outw_1
.subckt dsp x=dsp7_outx_1 w=dsp7_outw_1 c=dsp7_out_1 out=dsp8_out_1 outx=dsp8_outx_1 outw=dsp8_outw_1
.subckt dsp x=dsp8_outx_1 w=dsp8_outw_1 c=dsp8_out_1 out=dsp9_out_1 outx=dsp9_outx_1 outw=dsp9_outw_1
.subckt dsp x=bram6_out_1 w=bram5_out_1 c=bram5_out_1 out=dsp10_out_1 outx=dsp10_outx_1 outw=dsp10_outw_1
.subckt dsp x=dsp10_outx_1 w=dsp10_outw_1 c=dsp10_out_1 out=dsp11_out_1 outx=dsp11_outx_1 outw=dsp11_outw_1
.subckt dsp x=dsp11_outx_1 w=dsp11_outw_1 c=dsp11_out_1 out=dsp12_out_1 outx=dsp12_outx_1 outw=dsp12_outw_1
.subckt dsp x=bram7_out_1 w=dsp12_outw_1 c=dsp12_out_1 out=dsp13_out_1 outx=dsp13_outx_1 outw=dsp13_outw_1
.subckt dsp x=dsp13_outx_1 w=dsp13_outw_1 c=dsp13_out_1 out=dsp14_out_1 outx=dsp14_outx_1 outw=dsp14_outw_1
.subckt dsp x=dsp14_outx_1 w=dsp14_outw_1 c=dsp14_out_1 out=dsp15_out_1 outx=dsp15_outx_1 outw=dsp15_outw_1
.subckt dsp x=bram8_out_1 w=dsp15_outw_1 c=dsp15_out_1 out=dsp16_out_1 outx=dsp16_outx_1 outw=dsp16_outw_1
.subckt dsp x=dsp16_outx_1 w=dsp16_outw_1 c=dsp16_out_1 out=dsp17_out_1 outx=dsp17_outx_1 outw=dsp17_outw_1
.subckt dsp x=dsp17_outx_1 w=dsp17_outw_1 c=dsp17_out_1 out=dsp18_out_1 outx=dsp18_outx_1 outw=dsp18_outw_1
##-----------------------------------------------------------------##
##--------------------conv unit 2---------------------##
.subckt ultra_ram clock=clk we=we data=udata2 addr=uram_addr_2_1 out=bram1_in_2
.subckt ultra_ram clock=clk we=we data=dsp9_out_2 addr=uram_addr_2_2 out=uram2_out_2
#-----
.subckt block_ram clock=clk we=we data=bram1_in_2 addr=bram_addr_1_2 out=bram1_out_2
.subckt block_ram clock=clk we=we data=bram1_in_2 addr=bram_addr_2_2 out=bram2_out_2
.subckt block_ram clock=clk we=we data=bram2_out_2 addr=bram_addr_3_2 out=bram3_out_2
.subckt block_ram clock=clk we=we data=bram3_out_2 addr=bram_addr_4_2 out=bram4_out_2
.subckt block_ram clock=clk we=we data=bram1_in_2 addr=bram_addr_5_2 out=bram5_out_2
.subckt block_ram clock=clk we=we data=bram1_in_2 addr=bram_addr_6_2 out=bram6_out_2
.subckt block_ram clock=clk we=we data=bram6_out_2 addr=bram_addr_7_2 out=bram7_out_2
.subckt block_ram clock=clk we=we data=bram7_out_2 addr=bram_addr_8_2 out=bram8_out_2
#-----
.subckt dsp x=bram2_out_2 w=bram1_out_2 c=bram1_out_2 out=dsp1_out_2 outx=dsp1_outx_2 outw=dsp1_outw_2
.subckt dsp x=dsp1_outx_2 w=dsp1_outw_2 c=dsp1_out_2 out=dsp2_out_2 outx=dsp2_outx_2 outw=dsp2_outw_2
.subckt dsp x=dsp2_outx_2 w=dsp2_outw_2 c=dsp2_out_2 out=dsp3_out_2 outx=dsp3_outx_2 outw=dsp3_outw_2
.subckt dsp x=bram3_out_2 w=dsp3_outw_2 c=dsp3_out_2 out=dsp4_out_2 outx=dsp4_outx_2 outw=dsp4_outw_2
.subckt dsp x=dsp4_outx_2 w=dsp4_outw_2 c=dsp4_out_2 out=dsp5_out_2 outx=dsp5_outx_2 outw=dsp5_outw_2
.subckt dsp x=dsp5_outx_2 w=dsp5_outw_2 c=dsp5_out_2 out=dsp6_out_2 outx=dsp6_outx_2 outw=dsp6_outw_2
.subckt dsp x=bram4_out_2 w=dsp6_outw_2 c=dsp6_out_2 out=dsp7_out_2 outx=dsp7_outx_2 outw=dsp7_outw_2
.subckt dsp x=dsp7_outx_2 w=dsp7_outw_2 c=dsp7_out_2 out=dsp8_out_2 outx=dsp8_outx_2 outw=dsp8_outw_2
.subckt dsp x=dsp8_outx_2 w=dsp8_outw_2 c=dsp8_out_2 out=dsp9_out_2 outx=dsp9_outx_2 outw=dsp9_outw_2
.subckt dsp x=bram6_out_2 w=bram5_out_2 c=bram5_out_2 out=dsp10_out_2 outx=dsp10_outx_2 outw=dsp10_outw_2
.subckt dsp x=dsp10_outx_2 w=dsp10_outw_2 c=dsp10_out_2 out=dsp11_out_2 outx=dsp11_outx_2 outw=dsp11_outw_2
.subckt dsp x=dsp11_outx_2 w=dsp11_outw_2 c=dsp11_out_2 out=dsp12_out_2 outx=dsp12_outx_2 outw=dsp12_outw_2
.subckt dsp x=bram7_out_2 w=dsp12_outw_2 c=dsp12_out_2 out=dsp13_out_2 outx=dsp13_outx_2 outw=dsp13_outw_2
.subckt dsp x=dsp13_outx_2 w=dsp13_outw_2 c=dsp13_out_2 out=dsp14_out_2 outx=dsp14_outx_2 outw=dsp14_outw_2
.subckt dsp x=dsp14_outx_2 w=dsp14_outw_2 c=dsp14_out_2 out=dsp15_out_2 outx=dsp15_outx_2 outw=dsp15_outw_2
.subckt dsp x=bram8_out_2 w=dsp15_outw_2 c=dsp15_out_2 out=dsp16_out_2 outx=dsp16_outx_2 outw=dsp16_outw_2
.subckt dsp x=dsp16_outx_2 w=dsp16_outw_2 c=dsp16_out_2 out=dsp17_out_2 outx=dsp17_outx_2 outw=dsp17_outw_2
.subckt dsp x=dsp17_outx_2 w=dsp17_outw_2 c=dsp17_out_2 out=dsp18_out_2 outx=dsp18_outx_2 outw=dsp18_outw_2
##-----------------------------------------------------------------##
##--------------------conv unit 3---------------------##
.subckt ultra_ram clock=clk we=we data=udata3 addr=uram_addr_3_1 out=bram1_in_3
.subckt ultra_ram clock=clk we=we data=dsp9_out_3 addr=uram_addr_3_2 out=uram2_out_3
#-----
.subckt block_ram clock=clk we=we data=bram1_in_3 addr=bram_addr_1_3 out=bram1_out_3
.subckt block_ram clock=clk we=we data=bram1_in_3 addr=bram_addr_2_3 out=bram2_out_3
.subckt block_ram clock=clk we=we data=bram2_out_3 addr=bram_addr_3_3 out=bram3_out_3
.subckt block_ram clock=clk we=we data=bram3_out_3 addr=bram_addr_4_3 out=bram4_out_3
.subckt block_ram clock=clk we=we data=bram1_in_3 addr=bram_addr_5_3 out=bram5_out_3
.subckt block_ram clock=clk we=we data=bram1_in_3 addr=bram_addr_6_3 out=bram6_out_3
.subckt block_ram clock=clk we=we data=bram6_out_3 addr=bram_addr_7_3 out=bram7_out_3
.subckt block_ram clock=clk we=we data=bram7_out_3 addr=bram_addr_8_3 out=bram8_out_3
#-----
.subckt dsp x=bram2_out_3 w=bram1_out_3 c=bram1_out_3 out=dsp1_out_3 outx=dsp1_outx_3 outw=dsp1_outw_3
.subckt dsp x=dsp1_outx_3 w=dsp1_outw_3 c=dsp1_out_3 out=dsp2_out_3 outx=dsp2_outx_3 outw=dsp2_outw_3
.subckt dsp x=dsp2_outx_3 w=dsp2_outw_3 c=dsp2_out_3 out=dsp3_out_3 outx=dsp3_outx_3 outw=dsp3_outw_3
.subckt dsp x=bram3_out_3 w=dsp3_outw_3 c=dsp3_out_3 out=dsp4_out_3 outx=dsp4_outx_3 outw=dsp4_outw_3
.subckt dsp x=dsp4_outx_3 w=dsp4_outw_3 c=dsp4_out_3 out=dsp5_out_3 outx=dsp5_outx_3 outw=dsp5_outw_3
.subckt dsp x=dsp5_outx_3 w=dsp5_outw_3 c=dsp5_out_3 out=dsp6_out_3 outx=dsp6_outx_3 outw=dsp6_outw_3
.subckt dsp x=bram4_out_3 w=dsp6_outw_3 c=dsp6_out_3 out=dsp7_out_3 outx=dsp7_outx_3 outw=dsp7_outw_3
.subckt dsp x=dsp7_outx_3 w=dsp7_outw_3 c=dsp7_out_3 out=dsp8_out_3 outx=dsp8_outx_3 outw=dsp8_outw_3
.subckt dsp x=dsp8_outx_3 w=dsp8_outw_3 c=dsp8_out_3 out=dsp9_out_3 outx=dsp9_outx_3 outw=dsp9_outw_3
.subckt dsp x=bram6_out_3 w=bram5_out_3 c=bram5_out_3 out=dsp10_out_3 outx=dsp10_outx_3 outw=dsp10_outw_3
.subckt dsp x=dsp10_outx_3 w=dsp10_outw_3 c=dsp10_out_3 out=dsp11_out_3 outx=dsp11_outx_3 outw=dsp11_outw_3
.subckt dsp x=dsp11_outx_3 w=dsp11_outw_3 c=dsp11_out_3 out=dsp12_out_3 outx=dsp12_outx_3 outw=dsp12_outw_3
.subckt dsp x=bram7_out_3 w=dsp12_outw_3 c=dsp12_out_3 out=dsp13_out_3 outx=dsp13_outx_3 outw=dsp13_outw_3
.subckt dsp x=dsp13_outx_3 w=dsp13_outw_3 c=dsp13_out_3 out=dsp14_out_3 outx=dsp14_outx_3 outw=dsp14_outw_3
.subckt dsp x=dsp14_outx_3 w=dsp14_outw_3 c=dsp14_out_3 out=dsp15_out_3 outx=dsp15_outx_3 outw=dsp15_outw_3
.subckt dsp x=bram8_out_3 w=dsp15_outw_3 c=dsp15_out_3 out=dsp16_out_3 outx=dsp16_outx_3 outw=dsp16_outw_3
.subckt dsp x=dsp16_outx_3 w=dsp16_outw_3 c=dsp16_out_3 out=dsp17_out_3 outx=dsp17_outx_3 outw=dsp17_outw_3
.subckt dsp x=dsp17_outx_3 w=dsp17_outw_3 c=dsp17_out_3 out=dsp18_out_3 outx=dsp18_outx_3 outw=dsp18_outw_3
##-----------------------------------------------------------------##
##--------------------conv unit 4---------------------##
.subckt ultra_ram clock=clk we=we data=udata4 addr=uram_addr_4_1 out=bram1_in_4
.subckt ultra_ram clock=clk we=we data=dsp9_out_4 addr=uram_addr_4_2 out=uram2_out_4
#-----
.subckt block_ram clock=clk we=we data=bram1_in_4 addr=bram_addr_1_4 out=bram1_out_4
.subckt block_ram clock=clk we=we data=bram1_in_4 addr=bram_addr_2_4 out=bram2_out_4
.subckt block_ram clock=clk we=we data=bram2_out_4 addr=bram_addr_3_4 out=bram3_out_4
.subckt block_ram clock=clk we=we data=bram3_out_4 addr=bram_addr_4_4 out=bram4_out_4
.subckt block_ram clock=clk we=we data=bram1_in_4 addr=bram_addr_5_4 out=bram5_out_4
.subckt block_ram clock=clk we=we data=bram1_in_4 addr=bram_addr_6_4 out=bram6_out_4
.subckt block_ram clock=clk we=we data=bram6_out_4 addr=bram_addr_7_4 out=bram7_out_4
.subckt block_ram clock=clk we=we data=bram7_out_4 addr=bram_addr_8_4 out=bram8_out_4
#-----
.subckt dsp x=bram2_out_4 w=bram1_out_4 c=bram1_out_4 out=dsp1_out_4 outx=dsp1_outx_4 outw=dsp1_outw_4
.subckt dsp x=dsp1_outx_4 w=dsp1_outw_4 c=dsp1_out_4 out=dsp2_out_4 outx=dsp2_outx_4 outw=dsp2_outw_4
.subckt dsp x=dsp2_outx_4 w=dsp2_outw_4 c=dsp2_out_4 out=dsp3_out_4 outx=dsp3_outx_4 outw=dsp3_outw_4
.subckt dsp x=bram3_out_4 w=dsp3_outw_4 c=dsp3_out_4 out=dsp4_out_4 outx=dsp4_outx_4 outw=dsp4_outw_4
.subckt dsp x=dsp4_outx_4 w=dsp4_outw_4 c=dsp4_out_4 out=dsp5_out_4 outx=dsp5_outx_4 outw=dsp5_outw_4
.subckt dsp x=dsp5_outx_4 w=dsp5_outw_4 c=dsp5_out_4 out=dsp6_out_4 outx=dsp6_outx_4 outw=dsp6_outw_4
.subckt dsp x=bram4_out_4 w=dsp6_outw_4 c=dsp6_out_4 out=dsp7_out_4 outx=dsp7_outx_4 outw=dsp7_outw_4
.subckt dsp x=dsp7_outx_4 w=dsp7_outw_4 c=dsp7_out_4 out=dsp8_out_4 outx=dsp8_outx_4 outw=dsp8_outw_4
.subckt dsp x=dsp8_outx_4 w=dsp8_outw_4 c=dsp8_out_4 out=dsp9_out_4 outx=dsp9_outx_4 outw=dsp9_outw_4
.subckt dsp x=bram6_out_4 w=bram5_out_4 c=bram5_out_4 out=dsp10_out_4 outx=dsp10_outx_4 outw=dsp10_outw_4
.subckt dsp x=dsp10_outx_4 w=dsp10_outw_4 c=dsp10_out_4 out=dsp11_out_4 outx=dsp11_outx_4 outw=dsp11_outw_4
.subckt dsp x=dsp11_outx_4 w=dsp11_outw_4 c=dsp11_out_4 out=dsp12_out_4 outx=dsp12_outx_4 outw=dsp12_outw_4
.subckt dsp x=bram7_out_4 w=dsp12_outw_4 c=dsp12_out_4 out=dsp13_out_4 outx=dsp13_outx_4 outw=dsp13_outw_4
.subckt dsp x=dsp13_outx_4 w=dsp13_outw_4 c=dsp13_out_4 out=dsp14_out_4 outx=dsp14_outx_4 outw=dsp14_outw_4
.subckt dsp x=dsp14_outx_4 w=dsp14_outw_4 c=dsp14_out_4 out=dsp15_out_4 outx=dsp15_outx_4 outw=dsp15_outw_4
.subckt dsp x=bram8_out_4 w=dsp15_outw_4 c=dsp15_out_4 out=dsp16_out_4 outx=dsp16_outx_4 outw=dsp16_outw_4
.subckt dsp x=dsp16_outx_4 w=dsp16_outw_4 c=dsp16_out_4 out=dsp17_out_4 outx=dsp17_outx_4 outw=dsp17_outw_4
.subckt dsp x=dsp17_outx_4 w=dsp17_outw_4 c=dsp17_out_4 out=dsp18_out_4 outx=dsp18_outx_4 outw=dsp18_outw_4
##-----------------------------------------------------------------##
##--------------------conv unit 5---------------------##
.subckt ultra_ram clock=clk we=we data=udata5 addr=uram_addr_5_1 out=bram1_in_5
.subckt ultra_ram clock=clk we=we data=dsp9_out_5 addr=uram_addr_5_2 out=uram2_out_5
#-----
.subckt block_ram clock=clk we=we data=bram1_in_5 addr=bram_addr_1_5 out=bram1_out_5
.subckt block_ram clock=clk we=we data=bram1_in_5 addr=bram_addr_2_5 out=bram2_out_5
.subckt block_ram clock=clk we=we data=bram2_out_5 addr=bram_addr_3_5 out=bram3_out_5
.subckt block_ram clock=clk we=we data=bram3_out_5 addr=bram_addr_4_5 out=bram4_out_5
.subckt block_ram clock=clk we=we data=bram1_in_5 addr=bram_addr_5_5 out=bram5_out_5
.subckt block_ram clock=clk we=we data=bram1_in_5 addr=bram_addr_6_5 out=bram6_out_5
.subckt block_ram clock=clk we=we data=bram6_out_5 addr=bram_addr_7_5 out=bram7_out_5
.subckt block_ram clock=clk we=we data=bram7_out_5 addr=bram_addr_8_5 out=bram8_out_5
#-----
.subckt dsp x=bram2_out_5 w=bram1_out_5 c=bram1_out_5 out=dsp1_out_5 outx=dsp1_outx_5 outw=dsp1_outw_5
.subckt dsp x=dsp1_outx_5 w=dsp1_outw_5 c=dsp1_out_5 out=dsp2_out_5 outx=dsp2_outx_5 outw=dsp2_outw_5
.subckt dsp x=dsp2_outx_5 w=dsp2_outw_5 c=dsp2_out_5 out=dsp3_out_5 outx=dsp3_outx_5 outw=dsp3_outw_5
.subckt dsp x=bram3_out_5 w=dsp3_outw_5 c=dsp3_out_5 out=dsp4_out_5 outx=dsp4_outx_5 outw=dsp4_outw_5
.subckt dsp x=dsp4_outx_5 w=dsp4_outw_5 c=dsp4_out_5 out=dsp5_out_5 outx=dsp5_outx_5 outw=dsp5_outw_5
.subckt dsp x=dsp5_outx_5 w=dsp5_outw_5 c=dsp5_out_5 out=dsp6_out_5 outx=dsp6_outx_5 outw=dsp6_outw_5
.subckt dsp x=bram4_out_5 w=dsp6_outw_5 c=dsp6_out_5 out=dsp7_out_5 outx=dsp7_outx_5 outw=dsp7_outw_5
.subckt dsp x=dsp7_outx_5 w=dsp7_outw_5 c=dsp7_out_5 out=dsp8_out_5 outx=dsp8_outx_5 outw=dsp8_outw_5
.subckt dsp x=dsp8_outx_5 w=dsp8_outw_5 c=dsp8_out_5 out=dsp9_out_5 outx=dsp9_outx_5 outw=dsp9_outw_5
.subckt dsp x=bram6_out_5 w=bram5_out_5 c=bram5_out_5 out=dsp10_out_5 outx=dsp10_outx_5 outw=dsp10_outw_5
.subckt dsp x=dsp10_outx_5 w=dsp10_outw_5 c=dsp10_out_5 out=dsp11_out_5 outx=dsp11_outx_5 outw=dsp11_outw_5
.subckt dsp x=dsp11_outx_5 w=dsp11_outw_5 c=dsp11_out_5 out=dsp12_out_5 outx=dsp12_outx_5 outw=dsp12_outw_5
.subckt dsp x=bram7_out_5 w=dsp12_outw_5 c=dsp12_out_5 out=dsp13_out_5 outx=dsp13_outx_5 outw=dsp13_outw_5
.subckt dsp x=dsp13_outx_5 w=dsp13_outw_5 c=dsp13_out_5 out=dsp14_out_5 outx=dsp14_outx_5 outw=dsp14_outw_5
.subckt dsp x=dsp14_outx_5 w=dsp14_outw_5 c=dsp14_out_5 out=dsp15_out_5 outx=dsp15_outx_5 outw=dsp15_outw_5
.subckt dsp x=bram8_out_5 w=dsp15_outw_5 c=dsp15_out_5 out=dsp16_out_5 outx=dsp16_outx_5 outw=dsp16_outw_5
.subckt dsp x=dsp16_outx_5 w=dsp16_outw_5 c=dsp16_out_5 out=dsp17_out_5 outx=dsp17_outx_5 outw=dsp17_outw_5
.subckt dsp x=dsp17_outx_5 w=dsp17_outw_5 c=dsp17_out_5 out=dsp18_out_5 outx=dsp18_outx_5 outw=dsp18_outw_5
##-----------------------------------------------------------------##
##--------------------conv unit 6---------------------##
.subckt ultra_ram clock=clk we=we data=udata6 addr=uram_addr_6_1 out=bram1_in_6
.subckt ultra_ram clock=clk we=we data=dsp9_out_6 addr=uram_addr_6_2 out=uram2_out_6
#-----
.subckt block_ram clock=clk we=we data=bram1_in_6 addr=bram_addr_1_6 out=bram1_out_6
.subckt block_ram clock=clk we=we data=bram1_in_6 addr=bram_addr_2_6 out=bram2_out_6
.subckt block_ram clock=clk we=we data=bram2_out_6 addr=bram_addr_3_6 out=bram3_out_6
.subckt block_ram clock=clk we=we data=bram3_out_6 addr=bram_addr_4_6 out=bram4_out_6
.subckt block_ram clock=clk we=we data=bram1_in_6 addr=bram_addr_5_6 out=bram5_out_6
.subckt block_ram clock=clk we=we data=bram1_in_6 addr=bram_addr_6_6 out=bram6_out_6
.subckt block_ram clock=clk we=we data=bram6_out_6 addr=bram_addr_7_6 out=bram7_out_6
.subckt block_ram clock=clk we=we data=bram7_out_6 addr=bram_addr_8_6 out=bram8_out_6
#-----
.subckt dsp x=bram2_out_6 w=bram1_out_6 c=bram1_out_6 out=dsp1_out_6 outx=dsp1_outx_6 outw=dsp1_outw_6
.subckt dsp x=dsp1_outx_6 w=dsp1_outw_6 c=dsp1_out_6 out=dsp2_out_6 outx=dsp2_outx_6 outw=dsp2_outw_6
.subckt dsp x=dsp2_outx_6 w=dsp2_outw_6 c=dsp2_out_6 out=dsp3_out_6 outx=dsp3_outx_6 outw=dsp3_outw_6
.subckt dsp x=bram3_out_6 w=dsp3_outw_6 c=dsp3_out_6 out=dsp4_out_6 outx=dsp4_outx_6 outw=dsp4_outw_6
.subckt dsp x=dsp4_outx_6 w=dsp4_outw_6 c=dsp4_out_6 out=dsp5_out_6 outx=dsp5_outx_6 outw=dsp5_outw_6
.subckt dsp x=dsp5_outx_6 w=dsp5_outw_6 c=dsp5_out_6 out=dsp6_out_6 outx=dsp6_outx_6 outw=dsp6_outw_6
.subckt dsp x=bram4_out_6 w=dsp6_outw_6 c=dsp6_out_6 out=dsp7_out_6 outx=dsp7_outx_6 outw=dsp7_outw_6
.subckt dsp x=dsp7_outx_6 w=dsp7_outw_6 c=dsp7_out_6 out=dsp8_out_6 outx=dsp8_outx_6 outw=dsp8_outw_6
.subckt dsp x=dsp8_outx_6 w=dsp8_outw_6 c=dsp8_out_6 out=dsp9_out_6 outx=dsp9_outx_6 outw=dsp9_outw_6
.subckt dsp x=bram6_out_6 w=bram5_out_6 c=bram5_out_6 out=dsp10_out_6 outx=dsp10_outx_6 outw=dsp10_outw_6
.subckt dsp x=dsp10_outx_6 w=dsp10_outw_6 c=dsp10_out_6 out=dsp11_out_6 outx=dsp11_outx_6 outw=dsp11_outw_6
.subckt dsp x=dsp11_outx_6 w=dsp11_outw_6 c=dsp11_out_6 out=dsp12_out_6 outx=dsp12_outx_6 outw=dsp12_outw_6
.subckt dsp x=bram7_out_6 w=dsp12_outw_6 c=dsp12_out_6 out=dsp13_out_6 outx=dsp13_outx_6 outw=dsp13_outw_6
.subckt dsp x=dsp13_outx_6 w=dsp13_outw_6 c=dsp13_out_6 out=dsp14_out_6 outx=dsp14_outx_6 outw=dsp14_outw_6
.subckt dsp x=dsp14_outx_6 w=dsp14_outw_6 c=dsp14_out_6 out=dsp15_out_6 outx=dsp15_outx_6 outw=dsp15_outw_6
.subckt dsp x=bram8_out_6 w=dsp15_outw_6 c=dsp15_out_6 out=dsp16_out_6 outx=dsp16_outx_6 outw=dsp16_outw_6
.subckt dsp x=dsp16_outx_6 w=dsp16_outw_6 c=dsp16_out_6 out=dsp17_out_6 outx=dsp17_outx_6 outw=dsp17_outw_6
.subckt dsp x=dsp17_outx_6 w=dsp17_outw_6 c=dsp17_out_6 out=dsp18_out_6 outx=dsp18_outx_6 outw=dsp18_outw_6
##-----------------------------------------------------------------##
##--------------------conv unit 7---------------------##
.subckt ultra_ram clock=clk we=we data=udata7 addr=uram_addr_7_1 out=bram1_in_7
.subckt ultra_ram clock=clk we=we data=dsp9_out_7 addr=uram_addr_7_2 out=uram2_out_7
#-----
.subckt block_ram clock=clk we=we data=bram1_in_7 addr=bram_addr_1_7 out=bram1_out_7
.subckt block_ram clock=clk we=we data=bram1_in_7 addr=bram_addr_2_7 out=bram2_out_7
.subckt block_ram clock=clk we=we data=bram2_out_7 addr=bram_addr_3_7 out=bram3_out_7
.subckt block_ram clock=clk we=we data=bram3_out_7 addr=bram_addr_4_7 out=bram4_out_7
.subckt block_ram clock=clk we=we data=bram1_in_7 addr=bram_addr_5_7 out=bram5_out_7
.subckt block_ram clock=clk we=we data=bram1_in_7 addr=bram_addr_6_7 out=bram6_out_7
.subckt block_ram clock=clk we=we data=bram6_out_7 addr=bram_addr_7_7 out=bram7_out_7
.subckt block_ram clock=clk we=we data=bram7_out_7 addr=bram_addr_8_7 out=bram8_out_7
#-----
.subckt dsp x=bram2_out_7 w=bram1_out_7 c=bram1_out_7 out=dsp1_out_7 outx=dsp1_outx_7 outw=dsp1_outw_7
.subckt dsp x=dsp1_outx_7 w=dsp1_outw_7 c=dsp1_out_7 out=dsp2_out_7 outx=dsp2_outx_7 outw=dsp2_outw_7
.subckt dsp x=dsp2_outx_7 w=dsp2_outw_7 c=dsp2_out_7 out=dsp3_out_7 outx=dsp3_outx_7 outw=dsp3_outw_7
.subckt dsp x=bram3_out_7 w=dsp3_outw_7 c=dsp3_out_7 out=dsp4_out_7 outx=dsp4_outx_7 outw=dsp4_outw_7
.subckt dsp x=dsp4_outx_7 w=dsp4_outw_7 c=dsp4_out_7 out=dsp5_out_7 outx=dsp5_outx_7 outw=dsp5_outw_7
.subckt dsp x=dsp5_outx_7 w=dsp5_outw_7 c=dsp5_out_7 out=dsp6_out_7 outx=dsp6_outx_7 outw=dsp6_outw_7
.subckt dsp x=bram4_out_7 w=dsp6_outw_7 c=dsp6_out_7 out=dsp7_out_7 outx=dsp7_outx_7 outw=dsp7_outw_7
.subckt dsp x=dsp7_outx_7 w=dsp7_outw_7 c=dsp7_out_7 out=dsp8_out_7 outx=dsp8_outx_7 outw=dsp8_outw_7
.subckt dsp x=dsp8_outx_7 w=dsp8_outw_7 c=dsp8_out_7 out=dsp9_out_7 outx=dsp9_outx_7 outw=dsp9_outw_7
.subckt dsp x=bram6_out_7 w=bram5_out_7 c=bram5_out_7 out=dsp10_out_7 outx=dsp10_outx_7 outw=dsp10_outw_7
.subckt dsp x=dsp10_outx_7 w=dsp10_outw_7 c=dsp10_out_7 out=dsp11_out_7 outx=dsp11_outx_7 outw=dsp11_outw_7
.subckt dsp x=dsp11_outx_7 w=dsp11_outw_7 c=dsp11_out_7 out=dsp12_out_7 outx=dsp12_outx_7 outw=dsp12_outw_7
.subckt dsp x=bram7_out_7 w=dsp12_outw_7 c=dsp12_out_7 out=dsp13_out_7 outx=dsp13_outx_7 outw=dsp13_outw_7
.subckt dsp x=dsp13_outx_7 w=dsp13_outw_7 c=dsp13_out_7 out=dsp14_out_7 outx=dsp14_outx_7 outw=dsp14_outw_7
.subckt dsp x=dsp14_outx_7 w=dsp14_outw_7 c=dsp14_out_7 out=dsp15_out_7 outx=dsp15_outx_7 outw=dsp15_outw_7
.subckt dsp x=bram8_out_7 w=dsp15_outw_7 c=dsp15_out_7 out=dsp16_out_7 outx=dsp16_outx_7 outw=dsp16_outw_7
.subckt dsp x=dsp16_outx_7 w=dsp16_outw_7 c=dsp16_out_7 out=dsp17_out_7 outx=dsp17_outx_7 outw=dsp17_outw_7
.subckt dsp x=dsp17_outx_7 w=dsp17_outw_7 c=dsp17_out_7 out=dsp18_out_7 outx=dsp18_outx_7 outw=dsp18_outw_7
##-----------------------------------------------------------------##
##--------------------conv unit 8---------------------##
.subckt ultra_ram clock=clk we=we data=udata8 addr=uram_addr_8_1 out=bram1_in_8
.subckt ultra_ram clock=clk we=we data=dsp9_out_8 addr=uram_addr_8_2 out=uram2_out_8
#-----
.subckt block_ram clock=clk we=we data=bram1_in_8 addr=bram_addr_1_8 out=bram1_out_8
.subckt block_ram clock=clk we=we data=bram1_in_8 addr=bram_addr_2_8 out=bram2_out_8
.subckt block_ram clock=clk we=we data=bram2_out_8 addr=bram_addr_3_8 out=bram3_out_8
.subckt block_ram clock=clk we=we data=bram3_out_8 addr=bram_addr_4_8 out=bram4_out_8
.subckt block_ram clock=clk we=we data=bram1_in_8 addr=bram_addr_5_8 out=bram5_out_8
.subckt block_ram clock=clk we=we data=bram1_in_8 addr=bram_addr_6_8 out=bram6_out_8
.subckt block_ram clock=clk we=we data=bram6_out_8 addr=bram_addr_7_8 out=bram7_out_8
.subckt block_ram clock=clk we=we data=bram7_out_8 addr=bram_addr_8_8 out=bram8_out_8
#-----
.subckt dsp x=bram2_out_8 w=bram1_out_8 c=bram1_out_8 out=dsp1_out_8 outx=dsp1_outx_8 outw=dsp1_outw_8
.subckt dsp x=dsp1_outx_8 w=dsp1_outw_8 c=dsp1_out_8 out=dsp2_out_8 outx=dsp2_outx_8 outw=dsp2_outw_8
.subckt dsp x=dsp2_outx_8 w=dsp2_outw_8 c=dsp2_out_8 out=dsp3_out_8 outx=dsp3_outx_8 outw=dsp3_outw_8
.subckt dsp x=bram3_out_8 w=dsp3_outw_8 c=dsp3_out_8 out=dsp4_out_8 outx=dsp4_outx_8 outw=dsp4_outw_8
.subckt dsp x=dsp4_outx_8 w=dsp4_outw_8 c=dsp4_out_8 out=dsp5_out_8 outx=dsp5_outx_8 outw=dsp5_outw_8
.subckt dsp x=dsp5_outx_8 w=dsp5_outw_8 c=dsp5_out_8 out=dsp6_out_8 outx=dsp6_outx_8 outw=dsp6_outw_8
.subckt dsp x=bram4_out_8 w=dsp6_outw_8 c=dsp6_out_8 out=dsp7_out_8 outx=dsp7_outx_8 outw=dsp7_outw_8
.subckt dsp x=dsp7_outx_8 w=dsp7_outw_8 c=dsp7_out_8 out=dsp8_out_8 outx=dsp8_outx_8 outw=dsp8_outw_8
.subckt dsp x=dsp8_outx_8 w=dsp8_outw_8 c=dsp8_out_8 out=dsp9_out_8 outx=dsp9_outx_8 outw=dsp9_outw_8
.subckt dsp x=bram6_out_8 w=bram5_out_8 c=bram5_out_8 out=dsp10_out_8 outx=dsp10_outx_8 outw=dsp10_outw_8
.subckt dsp x=dsp10_outx_8 w=dsp10_outw_8 c=dsp10_out_8 out=dsp11_out_8 outx=dsp11_outx_8 outw=dsp11_outw_8
.subckt dsp x=dsp11_outx_8 w=dsp11_outw_8 c=dsp11_out_8 out=dsp12_out_8 outx=dsp12_outx_8 outw=dsp12_outw_8
.subckt dsp x=bram7_out_8 w=dsp12_outw_8 c=dsp12_out_8 out=dsp13_out_8 outx=dsp13_outx_8 outw=dsp13_outw_8
.subckt dsp x=dsp13_outx_8 w=dsp13_outw_8 c=dsp13_out_8 out=dsp14_out_8 outx=dsp14_outx_8 outw=dsp14_outw_8
.subckt dsp x=dsp14_outx_8 w=dsp14_outw_8 c=dsp14_out_8 out=dsp15_out_8 outx=dsp15_outx_8 outw=dsp15_outw_8
.subckt dsp x=bram8_out_8 w=dsp15_outw_8 c=dsp15_out_8 out=dsp16_out_8 outx=dsp16_outx_8 outw=dsp16_outw_8
.subckt dsp x=dsp16_outx_8 w=dsp16_outw_8 c=dsp16_out_8 out=dsp17_out_8 outx=dsp17_outx_8 outw=dsp17_outw_8
.subckt dsp x=dsp17_outx_8 w=dsp17_outw_8 c=dsp17_out_8 out=dsp18_out_8 outx=dsp18_outx_8 outw=dsp18_outw_8
##-----------------------------------------------------------------##
##--------------------conv unit 9---------------------##
.subckt ultra_ram clock=clk we=we data=udata9 addr=uram_addr_9_1 out=bram1_in_9
.subckt ultra_ram clock=clk we=we data=dsp9_out_9 addr=uram_addr_9_2 out=uram2_out_9
#-----
.subckt block_ram clock=clk we=we data=bram1_in_9 addr=bram_addr_1_9 out=bram1_out_9
.subckt block_ram clock=clk we=we data=bram1_in_9 addr=bram_addr_2_9 out=bram2_out_9
.subckt block_ram clock=clk we=we data=bram2_out_9 addr=bram_addr_3_9 out=bram3_out_9
.subckt block_ram clock=clk we=we data=bram3_out_9 addr=bram_addr_4_9 out=bram4_out_9
.subckt block_ram clock=clk we=we data=bram1_in_9 addr=bram_addr_5_9 out=bram5_out_9
.subckt block_ram clock=clk we=we data=bram1_in_9 addr=bram_addr_6_9 out=bram6_out_9
.subckt block_ram clock=clk we=we data=bram6_out_9 addr=bram_addr_7_9 out=bram7_out_9
.subckt block_ram clock=clk we=we data=bram7_out_9 addr=bram_addr_8_9 out=bram8_out_9
#-----
.subckt dsp x=bram2_out_9 w=bram1_out_9 c=bram1_out_9 out=dsp1_out_9 outx=dsp1_outx_9 outw=dsp1_outw_9
.subckt dsp x=dsp1_outx_9 w=dsp1_outw_9 c=dsp1_out_9 out=dsp2_out_9 outx=dsp2_outx_9 outw=dsp2_outw_9
.subckt dsp x=dsp2_outx_9 w=dsp2_outw_9 c=dsp2_out_9 out=dsp3_out_9 outx=dsp3_outx_9 outw=dsp3_outw_9
.subckt dsp x=bram3_out_9 w=dsp3_outw_9 c=dsp3_out_9 out=dsp4_out_9 outx=dsp4_outx_9 outw=dsp4_outw_9
.subckt dsp x=dsp4_outx_9 w=dsp4_outw_9 c=dsp4_out_9 out=dsp5_out_9 outx=dsp5_outx_9 outw=dsp5_outw_9
.subckt dsp x=dsp5_outx_9 w=dsp5_outw_9 c=dsp5_out_9 out=dsp6_out_9 outx=dsp6_outx_9 outw=dsp6_outw_9
.subckt dsp x=bram4_out_9 w=dsp6_outw_9 c=dsp6_out_9 out=dsp7_out_9 outx=dsp7_outx_9 outw=dsp7_outw_9
.subckt dsp x=dsp7_outx_9 w=dsp7_outw_9 c=dsp7_out_9 out=dsp8_out_9 outx=dsp8_outx_9 outw=dsp8_outw_9
.subckt dsp x=dsp8_outx_9 w=dsp8_outw_9 c=dsp8_out_9 out=dsp9_out_9 outx=dsp9_outx_9 outw=dsp9_outw_9
.subckt dsp x=bram6_out_9 w=bram5_out_9 c=bram5_out_9 out=dsp10_out_9 outx=dsp10_outx_9 outw=dsp10_outw_9
.subckt dsp x=dsp10_outx_9 w=dsp10_outw_9 c=dsp10_out_9 out=dsp11_out_9 outx=dsp11_outx_9 outw=dsp11_outw_9
.subckt dsp x=dsp11_outx_9 w=dsp11_outw_9 c=dsp11_out_9 out=dsp12_out_9 outx=dsp12_outx_9 outw=dsp12_outw_9
.subckt dsp x=bram7_out_9 w=dsp12_outw_9 c=dsp12_out_9 out=dsp13_out_9 outx=dsp13_outx_9 outw=dsp13_outw_9
.subckt dsp x=dsp13_outx_9 w=dsp13_outw_9 c=dsp13_out_9 out=dsp14_out_9 outx=dsp14_outx_9 outw=dsp14_outw_9
.subckt dsp x=dsp14_outx_9 w=dsp14_outw_9 c=dsp14_out_9 out=dsp15_out_9 outx=dsp15_outx_9 outw=dsp15_outw_9
.subckt dsp x=bram8_out_9 w=dsp15_outw_9 c=dsp15_out_9 out=dsp16_out_9 outx=dsp16_outx_9 outw=dsp16_outw_9
.subckt dsp x=dsp16_outx_9 w=dsp16_outw_9 c=dsp16_out_9 out=dsp17_out_9 outx=dsp17_outx_9 outw=dsp17_outw_9
.subckt dsp x=dsp17_outx_9 w=dsp17_outw_9 c=dsp17_out_9 out=dsp18_out_9 outx=dsp18_outx_9 outw=dsp18_outw_9
##-----------------------------------------------------------------##
##--------------------conv unit 10---------------------##
.subckt ultra_ram clock=clk we=we data=udata10 addr=uram_addr_10_1 out=bram1_in_10
.subckt ultra_ram clock=clk we=we data=dsp9_out_10 addr=uram_addr_10_2 out=uram2_out_10
#-----
.subckt block_ram clock=clk we=we data=bram1_in_10 addr=bram_addr_1_10 out=bram1_out_10
.subckt block_ram clock=clk we=we data=bram1_in_10 addr=bram_addr_2_10 out=bram2_out_10
.subckt block_ram clock=clk we=we data=bram2_out_10 addr=bram_addr_3_10 out=bram3_out_10
.subckt block_ram clock=clk we=we data=bram3_out_10 addr=bram_addr_4_10 out=bram4_out_10
.subckt block_ram clock=clk we=we data=bram1_in_10 addr=bram_addr_5_10 out=bram5_out_10
.subckt block_ram clock=clk we=we data=bram1_in_10 addr=bram_addr_6_10 out=bram6_out_10
.subckt block_ram clock=clk we=we data=bram6_out_10 addr=bram_addr_7_10 out=bram7_out_10
.subckt block_ram clock=clk we=we data=bram7_out_10 addr=bram_addr_8_10 out=bram8_out_10
#-----
.subckt dsp x=bram2_out_10 w=bram1_out_10 c=bram1_out_10 out=dsp1_out_10 outx=dsp1_outx_10 outw=dsp1_outw_10
.subckt dsp x=dsp1_outx_10 w=dsp1_outw_10 c=dsp1_out_10 out=dsp2_out_10 outx=dsp2_outx_10 outw=dsp2_outw_10
.subckt dsp x=dsp2_outx_10 w=dsp2_outw_10 c=dsp2_out_10 out=dsp3_out_10 outx=dsp3_outx_10 outw=dsp3_outw_10
.subckt dsp x=bram3_out_10 w=dsp3_outw_10 c=dsp3_out_10 out=dsp4_out_10 outx=dsp4_outx_10 outw=dsp4_outw_10
.subckt dsp x=dsp4_outx_10 w=dsp4_outw_10 c=dsp4_out_10 out=dsp5_out_10 outx=dsp5_outx_10 outw=dsp5_outw_10
.subckt dsp x=dsp5_outx_10 w=dsp5_outw_10 c=dsp5_out_10 out=dsp6_out_10 outx=dsp6_outx_10 outw=dsp6_outw_10
.subckt dsp x=bram4_out_10 w=dsp6_outw_10 c=dsp6_out_10 out=dsp7_out_10 outx=dsp7_outx_10 outw=dsp7_outw_10
.subckt dsp x=dsp7_outx_10 w=dsp7_outw_10 c=dsp7_out_10 out=dsp8_out_10 outx=dsp8_outx_10 outw=dsp8_outw_10
.subckt dsp x=dsp8_outx_10 w=dsp8_outw_10 c=dsp8_out_10 out=dsp9_out_10 outx=dsp9_outx_10 outw=dsp9_outw_10
.subckt dsp x=bram6_out_10 w=bram5_out_10 c=bram5_out_10 out=dsp10_out_10 outx=dsp10_outx_10 outw=dsp10_outw_10
.subckt dsp x=dsp10_outx_10 w=dsp10_outw_10 c=dsp10_out_10 out=dsp11_out_10 outx=dsp11_outx_10 outw=dsp11_outw_10
.subckt dsp x=dsp11_outx_10 w=dsp11_outw_10 c=dsp11_out_10 out=dsp12_out_10 outx=dsp12_outx_10 outw=dsp12_outw_10
.subckt dsp x=bram7_out_10 w=dsp12_outw_10 c=dsp12_out_10 out=dsp13_out_10 outx=dsp13_outx_10 outw=dsp13_outw_10
.subckt dsp x=dsp13_outx_10 w=dsp13_outw_10 c=dsp13_out_10 out=dsp14_out_10 outx=dsp14_outx_10 outw=dsp14_outw_10
.subckt dsp x=dsp14_outx_10 w=dsp14_outw_10 c=dsp14_out_10 out=dsp15_out_10 outx=dsp15_outx_10 outw=dsp15_outw_10
.subckt dsp x=bram8_out_10 w=dsp15_outw_10 c=dsp15_out_10 out=dsp16_out_10 outx=dsp16_outx_10 outw=dsp16_outw_10
.subckt dsp x=dsp16_outx_10 w=dsp16_outw_10 c=dsp16_out_10 out=dsp17_out_10 outx=dsp17_outx_10 outw=dsp17_outw_10
.subckt dsp x=dsp17_outx_10 w=dsp17_outw_10 c=dsp17_out_10 out=dsp18_out_10 outx=dsp18_outx_10 outw=dsp18_outw_10
##-----------------------------------------------------------------##
##--------------------conv unit 11---------------------##
.subckt ultra_ram clock=clk we=we data=udata11 addr=uram_addr_11_1 out=bram1_in_11
.subckt ultra_ram clock=clk we=we data=dsp9_out_11 addr=uram_addr_11_2 out=uram2_out_11
#-----
.subckt block_ram clock=clk we=we data=bram1_in_11 addr=bram_addr_1_11 out=bram1_out_11
.subckt block_ram clock=clk we=we data=bram1_in_11 addr=bram_addr_2_11 out=bram2_out_11
.subckt block_ram clock=clk we=we data=bram2_out_11 addr=bram_addr_3_11 out=bram3_out_11
.subckt block_ram clock=clk we=we data=bram3_out_11 addr=bram_addr_4_11 out=bram4_out_11
.subckt block_ram clock=clk we=we data=bram1_in_11 addr=bram_addr_5_11 out=bram5_out_11
.subckt block_ram clock=clk we=we data=bram1_in_11 addr=bram_addr_6_11 out=bram6_out_11
.subckt block_ram clock=clk we=we data=bram6_out_11 addr=bram_addr_7_11 out=bram7_out_11
.subckt block_ram clock=clk we=we data=bram7_out_11 addr=bram_addr_8_11 out=bram8_out_11
#-----
.subckt dsp x=bram2_out_11 w=bram1_out_11 c=bram1_out_11 out=dsp1_out_11 outx=dsp1_outx_11 outw=dsp1_outw_11
.subckt dsp x=dsp1_outx_11 w=dsp1_outw_11 c=dsp1_out_11 out=dsp2_out_11 outx=dsp2_outx_11 outw=dsp2_outw_11
.subckt dsp x=dsp2_outx_11 w=dsp2_outw_11 c=dsp2_out_11 out=dsp3_out_11 outx=dsp3_outx_11 outw=dsp3_outw_11
.subckt dsp x=bram3_out_11 w=dsp3_outw_11 c=dsp3_out_11 out=dsp4_out_11 outx=dsp4_outx_11 outw=dsp4_outw_11
.subckt dsp x=dsp4_outx_11 w=dsp4_outw_11 c=dsp4_out_11 out=dsp5_out_11 outx=dsp5_outx_11 outw=dsp5_outw_11
.subckt dsp x=dsp5_outx_11 w=dsp5_outw_11 c=dsp5_out_11 out=dsp6_out_11 outx=dsp6_outx_11 outw=dsp6_outw_11
.subckt dsp x=bram4_out_11 w=dsp6_outw_11 c=dsp6_out_11 out=dsp7_out_11 outx=dsp7_outx_11 outw=dsp7_outw_11
.subckt dsp x=dsp7_outx_11 w=dsp7_outw_11 c=dsp7_out_11 out=dsp8_out_11 outx=dsp8_outx_11 outw=dsp8_outw_11
.subckt dsp x=dsp8_outx_11 w=dsp8_outw_11 c=dsp8_out_11 out=dsp9_out_11 outx=dsp9_outx_11 outw=dsp9_outw_11
.subckt dsp x=bram6_out_11 w=bram5_out_11 c=bram5_out_11 out=dsp10_out_11 outx=dsp10_outx_11 outw=dsp10_outw_11
.subckt dsp x=dsp10_outx_11 w=dsp10_outw_11 c=dsp10_out_11 out=dsp11_out_11 outx=dsp11_outx_11 outw=dsp11_outw_11
.subckt dsp x=dsp11_outx_11 w=dsp11_outw_11 c=dsp11_out_11 out=dsp12_out_11 outx=dsp12_outx_11 outw=dsp12_outw_11
.subckt dsp x=bram7_out_11 w=dsp12_outw_11 c=dsp12_out_11 out=dsp13_out_11 outx=dsp13_outx_11 outw=dsp13_outw_11
.subckt dsp x=dsp13_outx_11 w=dsp13_outw_11 c=dsp13_out_11 out=dsp14_out_11 outx=dsp14_outx_11 outw=dsp14_outw_11
.subckt dsp x=dsp14_outx_11 w=dsp14_outw_11 c=dsp14_out_11 out=dsp15_out_11 outx=dsp15_outx_11 outw=dsp15_outw_11
.subckt dsp x=bram8_out_11 w=dsp15_outw_11 c=dsp15_out_11 out=dsp16_out_11 outx=dsp16_outx_11 outw=dsp16_outw_11
.subckt dsp x=dsp16_outx_11 w=dsp16_outw_11 c=dsp16_out_11 out=dsp17_out_11 outx=dsp17_outx_11 outw=dsp17_outw_11
.subckt dsp x=dsp17_outx_11 w=dsp17_outw_11 c=dsp17_out_11 out=dsp18_out_11 outx=dsp18_outx_11 outw=dsp18_outw_11
##-----------------------------------------------------------------##
##--------------------conv unit 12---------------------##
.subckt ultra_ram clock=clk we=we data=udata12 addr=uram_addr_12_1 out=bram1_in_12
.subckt ultra_ram clock=clk we=we data=dsp9_out_12 addr=uram_addr_12_2 out=uram2_out_12
#-----
.subckt block_ram clock=clk we=we data=bram1_in_12 addr=bram_addr_1_12 out=bram1_out_12
.subckt block_ram clock=clk we=we data=bram1_in_12 addr=bram_addr_2_12 out=bram2_out_12
.subckt block_ram clock=clk we=we data=bram2_out_12 addr=bram_addr_3_12 out=bram3_out_12
.subckt block_ram clock=clk we=we data=bram3_out_12 addr=bram_addr_4_12 out=bram4_out_12
.subckt block_ram clock=clk we=we data=bram1_in_12 addr=bram_addr_5_12 out=bram5_out_12
.subckt block_ram clock=clk we=we data=bram1_in_12 addr=bram_addr_6_12 out=bram6_out_12
.subckt block_ram clock=clk we=we data=bram6_out_12 addr=bram_addr_7_12 out=bram7_out_12
.subckt block_ram clock=clk we=we data=bram7_out_12 addr=bram_addr_8_12 out=bram8_out_12
#-----
.subckt dsp x=bram2_out_12 w=bram1_out_12 c=bram1_out_12 out=dsp1_out_12 outx=dsp1_outx_12 outw=dsp1_outw_12
.subckt dsp x=dsp1_outx_12 w=dsp1_outw_12 c=dsp1_out_12 out=dsp2_out_12 outx=dsp2_outx_12 outw=dsp2_outw_12
.subckt dsp x=dsp2_outx_12 w=dsp2_outw_12 c=dsp2_out_12 out=dsp3_out_12 outx=dsp3_outx_12 outw=dsp3_outw_12
.subckt dsp x=bram3_out_12 w=dsp3_outw_12 c=dsp3_out_12 out=dsp4_out_12 outx=dsp4_outx_12 outw=dsp4_outw_12
.subckt dsp x=dsp4_outx_12 w=dsp4_outw_12 c=dsp4_out_12 out=dsp5_out_12 outx=dsp5_outx_12 outw=dsp5_outw_12
.subckt dsp x=dsp5_outx_12 w=dsp5_outw_12 c=dsp5_out_12 out=dsp6_out_12 outx=dsp6_outx_12 outw=dsp6_outw_12
.subckt dsp x=bram4_out_12 w=dsp6_outw_12 c=dsp6_out_12 out=dsp7_out_12 outx=dsp7_outx_12 outw=dsp7_outw_12
.subckt dsp x=dsp7_outx_12 w=dsp7_outw_12 c=dsp7_out_12 out=dsp8_out_12 outx=dsp8_outx_12 outw=dsp8_outw_12
.subckt dsp x=dsp8_outx_12 w=dsp8_outw_12 c=dsp8_out_12 out=dsp9_out_12 outx=dsp9_outx_12 outw=dsp9_outw_12
.subckt dsp x=bram6_out_12 w=bram5_out_12 c=bram5_out_12 out=dsp10_out_12 outx=dsp10_outx_12 outw=dsp10_outw_12
.subckt dsp x=dsp10_outx_12 w=dsp10_outw_12 c=dsp10_out_12 out=dsp11_out_12 outx=dsp11_outx_12 outw=dsp11_outw_12
.subckt dsp x=dsp11_outx_12 w=dsp11_outw_12 c=dsp11_out_12 out=dsp12_out_12 outx=dsp12_outx_12 outw=dsp12_outw_12
.subckt dsp x=bram7_out_12 w=dsp12_outw_12 c=dsp12_out_12 out=dsp13_out_12 outx=dsp13_outx_12 outw=dsp13_outw_12
.subckt dsp x=dsp13_outx_12 w=dsp13_outw_12 c=dsp13_out_12 out=dsp14_out_12 outx=dsp14_outx_12 outw=dsp14_outw_12
.subckt dsp x=dsp14_outx_12 w=dsp14_outw_12 c=dsp14_out_12 out=dsp15_out_12 outx=dsp15_outx_12 outw=dsp15_outw_12
.subckt dsp x=bram8_out_12 w=dsp15_outw_12 c=dsp15_out_12 out=dsp16_out_12 outx=dsp16_outx_12 outw=dsp16_outw_12
.subckt dsp x=dsp16_outx_12 w=dsp16_outw_12 c=dsp16_out_12 out=dsp17_out_12 outx=dsp17_outx_12 outw=dsp17_outw_12
.subckt dsp x=dsp17_outx_12 w=dsp17_outw_12 c=dsp17_out_12 out=dsp18_out_12 outx=dsp18_outx_12 outw=dsp18_outw_12
##-----------------------------------------------------------------##
##--------------------conv unit 13---------------------##
.subckt ultra_ram clock=clk we=we data=udata13 addr=uram_addr_13_1 out=bram1_in_13
.subckt ultra_ram clock=clk we=we data=dsp9_out_13 addr=uram_addr_13_2 out=uram2_out_13
#-----
.subckt block_ram clock=clk we=we data=bram1_in_13 addr=bram_addr_1_13 out=bram1_out_13
.subckt block_ram clock=clk we=we data=bram1_in_13 addr=bram_addr_2_13 out=bram2_out_13
.subckt block_ram clock=clk we=we data=bram2_out_13 addr=bram_addr_3_13 out=bram3_out_13
.subckt block_ram clock=clk we=we data=bram3_out_13 addr=bram_addr_4_13 out=bram4_out_13
.subckt block_ram clock=clk we=we data=bram1_in_13 addr=bram_addr_5_13 out=bram5_out_13
.subckt block_ram clock=clk we=we data=bram1_in_13 addr=bram_addr_6_13 out=bram6_out_13
.subckt block_ram clock=clk we=we data=bram6_out_13 addr=bram_addr_7_13 out=bram7_out_13
.subckt block_ram clock=clk we=we data=bram7_out_13 addr=bram_addr_8_13 out=bram8_out_13
#-----
.subckt dsp x=bram2_out_13 w=bram1_out_13 c=bram1_out_13 out=dsp1_out_13 outx=dsp1_outx_13 outw=dsp1_outw_13
.subckt dsp x=dsp1_outx_13 w=dsp1_outw_13 c=dsp1_out_13 out=dsp2_out_13 outx=dsp2_outx_13 outw=dsp2_outw_13
.subckt dsp x=dsp2_outx_13 w=dsp2_outw_13 c=dsp2_out_13 out=dsp3_out_13 outx=dsp3_outx_13 outw=dsp3_outw_13
.subckt dsp x=bram3_out_13 w=dsp3_outw_13 c=dsp3_out_13 out=dsp4_out_13 outx=dsp4_outx_13 outw=dsp4_outw_13
.subckt dsp x=dsp4_outx_13 w=dsp4_outw_13 c=dsp4_out_13 out=dsp5_out_13 outx=dsp5_outx_13 outw=dsp5_outw_13
.subckt dsp x=dsp5_outx_13 w=dsp5_outw_13 c=dsp5_out_13 out=dsp6_out_13 outx=dsp6_outx_13 outw=dsp6_outw_13
.subckt dsp x=bram4_out_13 w=dsp6_outw_13 c=dsp6_out_13 out=dsp7_out_13 outx=dsp7_outx_13 outw=dsp7_outw_13
.subckt dsp x=dsp7_outx_13 w=dsp7_outw_13 c=dsp7_out_13 out=dsp8_out_13 outx=dsp8_outx_13 outw=dsp8_outw_13
.subckt dsp x=dsp8_outx_13 w=dsp8_outw_13 c=dsp8_out_13 out=dsp9_out_13 outx=dsp9_outx_13 outw=dsp9_outw_13
.subckt dsp x=bram6_out_13 w=bram5_out_13 c=bram5_out_13 out=dsp10_out_13 outx=dsp10_outx_13 outw=dsp10_outw_13
.subckt dsp x=dsp10_outx_13 w=dsp10_outw_13 c=dsp10_out_13 out=dsp11_out_13 outx=dsp11_outx_13 outw=dsp11_outw_13
.subckt dsp x=dsp11_outx_13 w=dsp11_outw_13 c=dsp11_out_13 out=dsp12_out_13 outx=dsp12_outx_13 outw=dsp12_outw_13
.subckt dsp x=bram7_out_13 w=dsp12_outw_13 c=dsp12_out_13 out=dsp13_out_13 outx=dsp13_outx_13 outw=dsp13_outw_13
.subckt dsp x=dsp13_outx_13 w=dsp13_outw_13 c=dsp13_out_13 out=dsp14_out_13 outx=dsp14_outx_13 outw=dsp14_outw_13
.subckt dsp x=dsp14_outx_13 w=dsp14_outw_13 c=dsp14_out_13 out=dsp15_out_13 outx=dsp15_outx_13 outw=dsp15_outw_13
.subckt dsp x=bram8_out_13 w=dsp15_outw_13 c=dsp15_out_13 out=dsp16_out_13 outx=dsp16_outx_13 outw=dsp16_outw_13
.subckt dsp x=dsp16_outx_13 w=dsp16_outw_13 c=dsp16_out_13 out=dsp17_out_13 outx=dsp17_outx_13 outw=dsp17_outw_13
.subckt dsp x=dsp17_outx_13 w=dsp17_outw_13 c=dsp17_out_13 out=dsp18_out_13 outx=dsp18_outx_13 outw=dsp18_outw_13
##-----------------------------------------------------------------##
##--------------------conv unit 14---------------------##
.subckt ultra_ram clock=clk we=we data=udata14 addr=uram_addr_14_1 out=bram1_in_14
.subckt ultra_ram clock=clk we=we data=dsp9_out_14 addr=uram_addr_14_2 out=uram2_out_14
#-----
.subckt block_ram clock=clk we=we data=bram1_in_14 addr=bram_addr_1_14 out=bram1_out_14
.subckt block_ram clock=clk we=we data=bram1_in_14 addr=bram_addr_2_14 out=bram2_out_14
.subckt block_ram clock=clk we=we data=bram2_out_14 addr=bram_addr_3_14 out=bram3_out_14
.subckt block_ram clock=clk we=we data=bram3_out_14 addr=bram_addr_4_14 out=bram4_out_14
.subckt block_ram clock=clk we=we data=bram1_in_14 addr=bram_addr_5_14 out=bram5_out_14
.subckt block_ram clock=clk we=we data=bram1_in_14 addr=bram_addr_6_14 out=bram6_out_14
.subckt block_ram clock=clk we=we data=bram6_out_14 addr=bram_addr_7_14 out=bram7_out_14
.subckt block_ram clock=clk we=we data=bram7_out_14 addr=bram_addr_8_14 out=bram8_out_14
#-----
.subckt dsp x=bram2_out_14 w=bram1_out_14 c=bram1_out_14 out=dsp1_out_14 outx=dsp1_outx_14 outw=dsp1_outw_14
.subckt dsp x=dsp1_outx_14 w=dsp1_outw_14 c=dsp1_out_14 out=dsp2_out_14 outx=dsp2_outx_14 outw=dsp2_outw_14
.subckt dsp x=dsp2_outx_14 w=dsp2_outw_14 c=dsp2_out_14 out=dsp3_out_14 outx=dsp3_outx_14 outw=dsp3_outw_14
.subckt dsp x=bram3_out_14 w=dsp3_outw_14 c=dsp3_out_14 out=dsp4_out_14 outx=dsp4_outx_14 outw=dsp4_outw_14
.subckt dsp x=dsp4_outx_14 w=dsp4_outw_14 c=dsp4_out_14 out=dsp5_out_14 outx=dsp5_outx_14 outw=dsp5_outw_14
.subckt dsp x=dsp5_outx_14 w=dsp5_outw_14 c=dsp5_out_14 out=dsp6_out_14 outx=dsp6_outx_14 outw=dsp6_outw_14
.subckt dsp x=bram4_out_14 w=dsp6_outw_14 c=dsp6_out_14 out=dsp7_out_14 outx=dsp7_outx_14 outw=dsp7_outw_14
.subckt dsp x=dsp7_outx_14 w=dsp7_outw_14 c=dsp7_out_14 out=dsp8_out_14 outx=dsp8_outx_14 outw=dsp8_outw_14
.subckt dsp x=dsp8_outx_14 w=dsp8_outw_14 c=dsp8_out_14 out=dsp9_out_14 outx=dsp9_outx_14 outw=dsp9_outw_14
.subckt dsp x=bram6_out_14 w=bram5_out_14 c=bram5_out_14 out=dsp10_out_14 outx=dsp10_outx_14 outw=dsp10_outw_14
.subckt dsp x=dsp10_outx_14 w=dsp10_outw_14 c=dsp10_out_14 out=dsp11_out_14 outx=dsp11_outx_14 outw=dsp11_outw_14
.subckt dsp x=dsp11_outx_14 w=dsp11_outw_14 c=dsp11_out_14 out=dsp12_out_14 outx=dsp12_outx_14 outw=dsp12_outw_14
.subckt dsp x=bram7_out_14 w=dsp12_outw_14 c=dsp12_out_14 out=dsp13_out_14 outx=dsp13_outx_14 outw=dsp13_outw_14
.subckt dsp x=dsp13_outx_14 w=dsp13_outw_14 c=dsp13_out_14 out=dsp14_out_14 outx=dsp14_outx_14 outw=dsp14_outw_14
.subckt dsp x=dsp14_outx_14 w=dsp14_outw_14 c=dsp14_out_14 out=dsp15_out_14 outx=dsp15_outx_14 outw=dsp15_outw_14
.subckt dsp x=bram8_out_14 w=dsp15_outw_14 c=dsp15_out_14 out=dsp16_out_14 outx=dsp16_outx_14 outw=dsp16_outw_14
.subckt dsp x=dsp16_outx_14 w=dsp16_outw_14 c=dsp16_out_14 out=dsp17_out_14 outx=dsp17_outx_14 outw=dsp17_outw_14
.subckt dsp x=dsp17_outx_14 w=dsp17_outw_14 c=dsp17_out_14 out=dsp18_out_14 outx=dsp18_outx_14 outw=dsp18_outw_14
##-----------------------------------------------------------------##
##--------------------conv unit 15---------------------##
.subckt ultra_ram clock=clk we=we data=udata15 addr=uram_addr_15_1 out=bram1_in_15
.subckt ultra_ram clock=clk we=we data=dsp9_out_15 addr=uram_addr_15_2 out=uram2_out_15
#-----
.subckt block_ram clock=clk we=we data=bram1_in_15 addr=bram_addr_1_15 out=bram1_out_15
.subckt block_ram clock=clk we=we data=bram1_in_15 addr=bram_addr_2_15 out=bram2_out_15
.subckt block_ram clock=clk we=we data=bram2_out_15 addr=bram_addr_3_15 out=bram3_out_15
.subckt block_ram clock=clk we=we data=bram3_out_15 addr=bram_addr_4_15 out=bram4_out_15
.subckt block_ram clock=clk we=we data=bram1_in_15 addr=bram_addr_5_15 out=bram5_out_15
.subckt block_ram clock=clk we=we data=bram1_in_15 addr=bram_addr_6_15 out=bram6_out_15
.subckt block_ram clock=clk we=we data=bram6_out_15 addr=bram_addr_7_15 out=bram7_out_15
.subckt block_ram clock=clk we=we data=bram7_out_15 addr=bram_addr_8_15 out=bram8_out_15
#-----
.subckt dsp x=bram2_out_15 w=bram1_out_15 c=bram1_out_15 out=dsp1_out_15 outx=dsp1_outx_15 outw=dsp1_outw_15
.subckt dsp x=dsp1_outx_15 w=dsp1_outw_15 c=dsp1_out_15 out=dsp2_out_15 outx=dsp2_outx_15 outw=dsp2_outw_15
.subckt dsp x=dsp2_outx_15 w=dsp2_outw_15 c=dsp2_out_15 out=dsp3_out_15 outx=dsp3_outx_15 outw=dsp3_outw_15
.subckt dsp x=bram3_out_15 w=dsp3_outw_15 c=dsp3_out_15 out=dsp4_out_15 outx=dsp4_outx_15 outw=dsp4_outw_15
.subckt dsp x=dsp4_outx_15 w=dsp4_outw_15 c=dsp4_out_15 out=dsp5_out_15 outx=dsp5_outx_15 outw=dsp5_outw_15
.subckt dsp x=dsp5_outx_15 w=dsp5_outw_15 c=dsp5_out_15 out=dsp6_out_15 outx=dsp6_outx_15 outw=dsp6_outw_15
.subckt dsp x=bram4_out_15 w=dsp6_outw_15 c=dsp6_out_15 out=dsp7_out_15 outx=dsp7_outx_15 outw=dsp7_outw_15
.subckt dsp x=dsp7_outx_15 w=dsp7_outw_15 c=dsp7_out_15 out=dsp8_out_15 outx=dsp8_outx_15 outw=dsp8_outw_15
.subckt dsp x=dsp8_outx_15 w=dsp8_outw_15 c=dsp8_out_15 out=dsp9_out_15 outx=dsp9_outx_15 outw=dsp9_outw_15
.subckt dsp x=bram6_out_15 w=bram5_out_15 c=bram5_out_15 out=dsp10_out_15 outx=dsp10_outx_15 outw=dsp10_outw_15
.subckt dsp x=dsp10_outx_15 w=dsp10_outw_15 c=dsp10_out_15 out=dsp11_out_15 outx=dsp11_outx_15 outw=dsp11_outw_15
.subckt dsp x=dsp11_outx_15 w=dsp11_outw_15 c=dsp11_out_15 out=dsp12_out_15 outx=dsp12_outx_15 outw=dsp12_outw_15
.subckt dsp x=bram7_out_15 w=dsp12_outw_15 c=dsp12_out_15 out=dsp13_out_15 outx=dsp13_outx_15 outw=dsp13_outw_15
.subckt dsp x=dsp13_outx_15 w=dsp13_outw_15 c=dsp13_out_15 out=dsp14_out_15 outx=dsp14_outx_15 outw=dsp14_outw_15
.subckt dsp x=dsp14_outx_15 w=dsp14_outw_15 c=dsp14_out_15 out=dsp15_out_15 outx=dsp15_outx_15 outw=dsp15_outw_15
.subckt dsp x=bram8_out_15 w=dsp15_outw_15 c=dsp15_out_15 out=dsp16_out_15 outx=dsp16_outx_15 outw=dsp16_outw_15
.subckt dsp x=dsp16_outx_15 w=dsp16_outw_15 c=dsp16_out_15 out=dsp17_out_15 outx=dsp17_outx_15 outw=dsp17_outw_15
.subckt dsp x=dsp17_outx_15 w=dsp17_outw_15 c=dsp17_out_15 out=dsp18_out_15 outx=dsp18_outx_15 outw=dsp18_outw_15
##-----------------------------------------------------------------##
##--------------------conv unit 16---------------------##
.subckt ultra_ram clock=clk we=we data=udata16 addr=uram_addr_16_1 out=bram1_in_16
.subckt ultra_ram clock=clk we=we data=dsp9_out_16 addr=uram_addr_16_2 out=uram2_out_16
#-----
.subckt block_ram clock=clk we=we data=bram1_in_16 addr=bram_addr_1_16 out=bram1_out_16
.subckt block_ram clock=clk we=we data=bram1_in_16 addr=bram_addr_2_16 out=bram2_out_16
.subckt block_ram clock=clk we=we data=bram2_out_16 addr=bram_addr_3_16 out=bram3_out_16
.subckt block_ram clock=clk we=we data=bram3_out_16 addr=bram_addr_4_16 out=bram4_out_16
.subckt block_ram clock=clk we=we data=bram1_in_16 addr=bram_addr_5_16 out=bram5_out_16
.subckt block_ram clock=clk we=we data=bram1_in_16 addr=bram_addr_6_16 out=bram6_out_16
.subckt block_ram clock=clk we=we data=bram6_out_16 addr=bram_addr_7_16 out=bram7_out_16
.subckt block_ram clock=clk we=we data=bram7_out_16 addr=bram_addr_8_16 out=bram8_out_16
#-----
.subckt dsp x=bram2_out_16 w=bram1_out_16 c=bram1_out_16 out=dsp1_out_16 outx=dsp1_outx_16 outw=dsp1_outw_16
.subckt dsp x=dsp1_outx_16 w=dsp1_outw_16 c=dsp1_out_16 out=dsp2_out_16 outx=dsp2_outx_16 outw=dsp2_outw_16
.subckt dsp x=dsp2_outx_16 w=dsp2_outw_16 c=dsp2_out_16 out=dsp3_out_16 outx=dsp3_outx_16 outw=dsp3_outw_16
.subckt dsp x=bram3_out_16 w=dsp3_outw_16 c=dsp3_out_16 out=dsp4_out_16 outx=dsp4_outx_16 outw=dsp4_outw_16
.subckt dsp x=dsp4_outx_16 w=dsp4_outw_16 c=dsp4_out_16 out=dsp5_out_16 outx=dsp5_outx_16 outw=dsp5_outw_16
.subckt dsp x=dsp5_outx_16 w=dsp5_outw_16 c=dsp5_out_16 out=dsp6_out_16 outx=dsp6_outx_16 outw=dsp6_outw_16
.subckt dsp x=bram4_out_16 w=dsp6_outw_16 c=dsp6_out_16 out=dsp7_out_16 outx=dsp7_outx_16 outw=dsp7_outw_16
.subckt dsp x=dsp7_outx_16 w=dsp7_outw_16 c=dsp7_out_16 out=dsp8_out_16 outx=dsp8_outx_16 outw=dsp8_outw_16
.subckt dsp x=dsp8_outx_16 w=dsp8_outw_16 c=dsp8_out_16 out=dsp9_out_16 outx=dsp9_outx_16 outw=dsp9_outw_16
.subckt dsp x=bram6_out_16 w=bram5_out_16 c=bram5_out_16 out=dsp10_out_16 outx=dsp10_outx_16 outw=dsp10_outw_16
.subckt dsp x=dsp10_outx_16 w=dsp10_outw_16 c=dsp10_out_16 out=dsp11_out_16 outx=dsp11_outx_16 outw=dsp11_outw_16
.subckt dsp x=dsp11_outx_16 w=dsp11_outw_16 c=dsp11_out_16 out=dsp12_out_16 outx=dsp12_outx_16 outw=dsp12_outw_16
.subckt dsp x=bram7_out_16 w=dsp12_outw_16 c=dsp12_out_16 out=dsp13_out_16 outx=dsp13_outx_16 outw=dsp13_outw_16
.subckt dsp x=dsp13_outx_16 w=dsp13_outw_16 c=dsp13_out_16 out=dsp14_out_16 outx=dsp14_outx_16 outw=dsp14_outw_16
.subckt dsp x=dsp14_outx_16 w=dsp14_outw_16 c=dsp14_out_16 out=dsp15_out_16 outx=dsp15_outx_16 outw=dsp15_outw_16
.subckt dsp x=bram8_out_16 w=dsp15_outw_16 c=dsp15_out_16 out=dsp16_out_16 outx=dsp16_outx_16 outw=dsp16_outw_16
.subckt dsp x=dsp16_outx_16 w=dsp16_outw_16 c=dsp16_out_16 out=dsp17_out_16 outx=dsp17_outx_16 outw=dsp17_outw_16
.subckt dsp x=dsp17_outx_16 w=dsp17_outw_16 c=dsp17_out_16 out=dsp18_out_16 outx=dsp18_outx_16 outw=dsp18_outw_16
##-----------------------------------------------------------------##
##--------------------conv unit 17---------------------##
.subckt ultra_ram clock=clk we=we data=udata17 addr=uram_addr_17_1 out=bram1_in_17
.subckt ultra_ram clock=clk we=we data=dsp9_out_17 addr=uram_addr_17_2 out=uram2_out_17
#-----
.subckt block_ram clock=clk we=we data=bram1_in_17 addr=bram_addr_1_17 out=bram1_out_17
.subckt block_ram clock=clk we=we data=bram1_in_17 addr=bram_addr_2_17 out=bram2_out_17
.subckt block_ram clock=clk we=we data=bram2_out_17 addr=bram_addr_3_17 out=bram3_out_17
.subckt block_ram clock=clk we=we data=bram3_out_17 addr=bram_addr_4_17 out=bram4_out_17
.subckt block_ram clock=clk we=we data=bram1_in_17 addr=bram_addr_5_17 out=bram5_out_17
.subckt block_ram clock=clk we=we data=bram1_in_17 addr=bram_addr_6_17 out=bram6_out_17
.subckt block_ram clock=clk we=we data=bram6_out_17 addr=bram_addr_7_17 out=bram7_out_17
.subckt block_ram clock=clk we=we data=bram7_out_17 addr=bram_addr_8_17 out=bram8_out_17
#-----
.subckt dsp x=bram2_out_17 w=bram1_out_17 c=bram1_out_17 out=dsp1_out_17 outx=dsp1_outx_17 outw=dsp1_outw_17
.subckt dsp x=dsp1_outx_17 w=dsp1_outw_17 c=dsp1_out_17 out=dsp2_out_17 outx=dsp2_outx_17 outw=dsp2_outw_17
.subckt dsp x=dsp2_outx_17 w=dsp2_outw_17 c=dsp2_out_17 out=dsp3_out_17 outx=dsp3_outx_17 outw=dsp3_outw_17
.subckt dsp x=bram3_out_17 w=dsp3_outw_17 c=dsp3_out_17 out=dsp4_out_17 outx=dsp4_outx_17 outw=dsp4_outw_17
.subckt dsp x=dsp4_outx_17 w=dsp4_outw_17 c=dsp4_out_17 out=dsp5_out_17 outx=dsp5_outx_17 outw=dsp5_outw_17
.subckt dsp x=dsp5_outx_17 w=dsp5_outw_17 c=dsp5_out_17 out=dsp6_out_17 outx=dsp6_outx_17 outw=dsp6_outw_17
.subckt dsp x=bram4_out_17 w=dsp6_outw_17 c=dsp6_out_17 out=dsp7_out_17 outx=dsp7_outx_17 outw=dsp7_outw_17
.subckt dsp x=dsp7_outx_17 w=dsp7_outw_17 c=dsp7_out_17 out=dsp8_out_17 outx=dsp8_outx_17 outw=dsp8_outw_17
.subckt dsp x=dsp8_outx_17 w=dsp8_outw_17 c=dsp8_out_17 out=dsp9_out_17 outx=dsp9_outx_17 outw=dsp9_outw_17
.subckt dsp x=bram6_out_17 w=bram5_out_17 c=bram5_out_17 out=dsp10_out_17 outx=dsp10_outx_17 outw=dsp10_outw_17
.subckt dsp x=dsp10_outx_17 w=dsp10_outw_17 c=dsp10_out_17 out=dsp11_out_17 outx=dsp11_outx_17 outw=dsp11_outw_17
.subckt dsp x=dsp11_outx_17 w=dsp11_outw_17 c=dsp11_out_17 out=dsp12_out_17 outx=dsp12_outx_17 outw=dsp12_outw_17
.subckt dsp x=bram7_out_17 w=dsp12_outw_17 c=dsp12_out_17 out=dsp13_out_17 outx=dsp13_outx_17 outw=dsp13_outw_17
.subckt dsp x=dsp13_outx_17 w=dsp13_outw_17 c=dsp13_out_17 out=dsp14_out_17 outx=dsp14_outx_17 outw=dsp14_outw_17
.subckt dsp x=dsp14_outx_17 w=dsp14_outw_17 c=dsp14_out_17 out=dsp15_out_17 outx=dsp15_outx_17 outw=dsp15_outw_17
.subckt dsp x=bram8_out_17 w=dsp15_outw_17 c=dsp15_out_17 out=dsp16_out_17 outx=dsp16_outx_17 outw=dsp16_outw_17
.subckt dsp x=dsp16_outx_17 w=dsp16_outw_17 c=dsp16_out_17 out=dsp17_out_17 outx=dsp17_outx_17 outw=dsp17_outw_17
.subckt dsp x=dsp17_outx_17 w=dsp17_outw_17 c=dsp17_out_17 out=dsp18_out_17 outx=dsp18_outx_17 outw=dsp18_outw_17
##-----------------------------------------------------------------##
##--------------------conv unit 18---------------------##
.subckt ultra_ram clock=clk we=we data=udata18 addr=uram_addr_18_1 out=bram1_in_18
.subckt ultra_ram clock=clk we=we data=dsp9_out_18 addr=uram_addr_18_2 out=uram2_out_18
#-----
.subckt block_ram clock=clk we=we data=bram1_in_18 addr=bram_addr_1_18 out=bram1_out_18
.subckt block_ram clock=clk we=we data=bram1_in_18 addr=bram_addr_2_18 out=bram2_out_18
.subckt block_ram clock=clk we=we data=bram2_out_18 addr=bram_addr_3_18 out=bram3_out_18
.subckt block_ram clock=clk we=we data=bram3_out_18 addr=bram_addr_4_18 out=bram4_out_18
.subckt block_ram clock=clk we=we data=bram1_in_18 addr=bram_addr_5_18 out=bram5_out_18
.subckt block_ram clock=clk we=we data=bram1_in_18 addr=bram_addr_6_18 out=bram6_out_18
.subckt block_ram clock=clk we=we data=bram6_out_18 addr=bram_addr_7_18 out=bram7_out_18
.subckt block_ram clock=clk we=we data=bram7_out_18 addr=bram_addr_8_18 out=bram8_out_18
#-----
.subckt dsp x=bram2_out_18 w=bram1_out_18 c=bram1_out_18 out=dsp1_out_18 outx=dsp1_outx_18 outw=dsp1_outw_18
.subckt dsp x=dsp1_outx_18 w=dsp1_outw_18 c=dsp1_out_18 out=dsp2_out_18 outx=dsp2_outx_18 outw=dsp2_outw_18
.subckt dsp x=dsp2_outx_18 w=dsp2_outw_18 c=dsp2_out_18 out=dsp3_out_18 outx=dsp3_outx_18 outw=dsp3_outw_18
.subckt dsp x=bram3_out_18 w=dsp3_outw_18 c=dsp3_out_18 out=dsp4_out_18 outx=dsp4_outx_18 outw=dsp4_outw_18
.subckt dsp x=dsp4_outx_18 w=dsp4_outw_18 c=dsp4_out_18 out=dsp5_out_18 outx=dsp5_outx_18 outw=dsp5_outw_18
.subckt dsp x=dsp5_outx_18 w=dsp5_outw_18 c=dsp5_out_18 out=dsp6_out_18 outx=dsp6_outx_18 outw=dsp6_outw_18
.subckt dsp x=bram4_out_18 w=dsp6_outw_18 c=dsp6_out_18 out=dsp7_out_18 outx=dsp7_outx_18 outw=dsp7_outw_18
.subckt dsp x=dsp7_outx_18 w=dsp7_outw_18 c=dsp7_out_18 out=dsp8_out_18 outx=dsp8_outx_18 outw=dsp8_outw_18
.subckt dsp x=dsp8_outx_18 w=dsp8_outw_18 c=dsp8_out_18 out=dsp9_out_18 outx=dsp9_outx_18 outw=dsp9_outw_18
.subckt dsp x=bram6_out_18 w=bram5_out_18 c=bram5_out_18 out=dsp10_out_18 outx=dsp10_outx_18 outw=dsp10_outw_18
.subckt dsp x=dsp10_outx_18 w=dsp10_outw_18 c=dsp10_out_18 out=dsp11_out_18 outx=dsp11_outx_18 outw=dsp11_outw_18
.subckt dsp x=dsp11_outx_18 w=dsp11_outw_18 c=dsp11_out_18 out=dsp12_out_18 outx=dsp12_outx_18 outw=dsp12_outw_18
.subckt dsp x=bram7_out_18 w=dsp12_outw_18 c=dsp12_out_18 out=dsp13_out_18 outx=dsp13_outx_18 outw=dsp13_outw_18
.subckt dsp x=dsp13_outx_18 w=dsp13_outw_18 c=dsp13_out_18 out=dsp14_out_18 outx=dsp14_outx_18 outw=dsp14_outw_18
.subckt dsp x=dsp14_outx_18 w=dsp14_outw_18 c=dsp14_out_18 out=dsp15_out_18 outx=dsp15_outx_18 outw=dsp15_outw_18
.subckt dsp x=bram8_out_18 w=dsp15_outw_18 c=dsp15_out_18 out=dsp16_out_18 outx=dsp16_outx_18 outw=dsp16_outw_18
.subckt dsp x=dsp16_outx_18 w=dsp16_outw_18 c=dsp16_out_18 out=dsp17_out_18 outx=dsp17_outx_18 outw=dsp17_outw_18
.subckt dsp x=dsp17_outx_18 w=dsp17_outw_18 c=dsp17_out_18 out=dsp18_out_18 outx=dsp18_outx_18 outw=dsp18_outw_18
##-----------------------------------------------------------------##
##--------------------conv unit 19---------------------##
.subckt ultra_ram clock=clk we=we data=udata19 addr=uram_addr_19_1 out=bram1_in_19
.subckt ultra_ram clock=clk we=we data=dsp9_out_19 addr=uram_addr_19_2 out=uram2_out_19
#-----
.subckt block_ram clock=clk we=we data=bram1_in_19 addr=bram_addr_1_19 out=bram1_out_19
.subckt block_ram clock=clk we=we data=bram1_in_19 addr=bram_addr_2_19 out=bram2_out_19
.subckt block_ram clock=clk we=we data=bram2_out_19 addr=bram_addr_3_19 out=bram3_out_19
.subckt block_ram clock=clk we=we data=bram3_out_19 addr=bram_addr_4_19 out=bram4_out_19
.subckt block_ram clock=clk we=we data=bram1_in_19 addr=bram_addr_5_19 out=bram5_out_19
.subckt block_ram clock=clk we=we data=bram1_in_19 addr=bram_addr_6_19 out=bram6_out_19
.subckt block_ram clock=clk we=we data=bram6_out_19 addr=bram_addr_7_19 out=bram7_out_19
.subckt block_ram clock=clk we=we data=bram7_out_19 addr=bram_addr_8_19 out=bram8_out_19
#-----
.subckt dsp x=bram2_out_19 w=bram1_out_19 c=bram1_out_19 out=dsp1_out_19 outx=dsp1_outx_19 outw=dsp1_outw_19
.subckt dsp x=dsp1_outx_19 w=dsp1_outw_19 c=dsp1_out_19 out=dsp2_out_19 outx=dsp2_outx_19 outw=dsp2_outw_19
.subckt dsp x=dsp2_outx_19 w=dsp2_outw_19 c=dsp2_out_19 out=dsp3_out_19 outx=dsp3_outx_19 outw=dsp3_outw_19
.subckt dsp x=bram3_out_19 w=dsp3_outw_19 c=dsp3_out_19 out=dsp4_out_19 outx=dsp4_outx_19 outw=dsp4_outw_19
.subckt dsp x=dsp4_outx_19 w=dsp4_outw_19 c=dsp4_out_19 out=dsp5_out_19 outx=dsp5_outx_19 outw=dsp5_outw_19
.subckt dsp x=dsp5_outx_19 w=dsp5_outw_19 c=dsp5_out_19 out=dsp6_out_19 outx=dsp6_outx_19 outw=dsp6_outw_19
.subckt dsp x=bram4_out_19 w=dsp6_outw_19 c=dsp6_out_19 out=dsp7_out_19 outx=dsp7_outx_19 outw=dsp7_outw_19
.subckt dsp x=dsp7_outx_19 w=dsp7_outw_19 c=dsp7_out_19 out=dsp8_out_19 outx=dsp8_outx_19 outw=dsp8_outw_19
.subckt dsp x=dsp8_outx_19 w=dsp8_outw_19 c=dsp8_out_19 out=dsp9_out_19 outx=dsp9_outx_19 outw=dsp9_outw_19
.subckt dsp x=bram6_out_19 w=bram5_out_19 c=bram5_out_19 out=dsp10_out_19 outx=dsp10_outx_19 outw=dsp10_outw_19
.subckt dsp x=dsp10_outx_19 w=dsp10_outw_19 c=dsp10_out_19 out=dsp11_out_19 outx=dsp11_outx_19 outw=dsp11_outw_19
.subckt dsp x=dsp11_outx_19 w=dsp11_outw_19 c=dsp11_out_19 out=dsp12_out_19 outx=dsp12_outx_19 outw=dsp12_outw_19
.subckt dsp x=bram7_out_19 w=dsp12_outw_19 c=dsp12_out_19 out=dsp13_out_19 outx=dsp13_outx_19 outw=dsp13_outw_19
.subckt dsp x=dsp13_outx_19 w=dsp13_outw_19 c=dsp13_out_19 out=dsp14_out_19 outx=dsp14_outx_19 outw=dsp14_outw_19
.subckt dsp x=dsp14_outx_19 w=dsp14_outw_19 c=dsp14_out_19 out=dsp15_out_19 outx=dsp15_outx_19 outw=dsp15_outw_19
.subckt dsp x=bram8_out_19 w=dsp15_outw_19 c=dsp15_out_19 out=dsp16_out_19 outx=dsp16_outx_19 outw=dsp16_outw_19
.subckt dsp x=dsp16_outx_19 w=dsp16_outw_19 c=dsp16_out_19 out=dsp17_out_19 outx=dsp17_outx_19 outw=dsp17_outw_19
.subckt dsp x=dsp17_outx_19 w=dsp17_outw_19 c=dsp17_out_19 out=dsp18_out_19 outx=dsp18_outx_19 outw=dsp18_outw_19
##-----------------------------------------------------------------##
##--------------------conv unit 20---------------------##
.subckt ultra_ram clock=clk we=we data=udata20 addr=uram_addr_20_1 out=bram1_in_20
.subckt ultra_ram clock=clk we=we data=dsp9_out_20 addr=uram_addr_20_2 out=uram2_out_20
#-----
.subckt block_ram clock=clk we=we data=bram1_in_20 addr=bram_addr_1_20 out=bram1_out_20
.subckt block_ram clock=clk we=we data=bram1_in_20 addr=bram_addr_2_20 out=bram2_out_20
.subckt block_ram clock=clk we=we data=bram2_out_20 addr=bram_addr_3_20 out=bram3_out_20
.subckt block_ram clock=clk we=we data=bram3_out_20 addr=bram_addr_4_20 out=bram4_out_20
.subckt block_ram clock=clk we=we data=bram1_in_20 addr=bram_addr_5_20 out=bram5_out_20
.subckt block_ram clock=clk we=we data=bram1_in_20 addr=bram_addr_6_20 out=bram6_out_20
.subckt block_ram clock=clk we=we data=bram6_out_20 addr=bram_addr_7_20 out=bram7_out_20
.subckt block_ram clock=clk we=we data=bram7_out_20 addr=bram_addr_8_20 out=bram8_out_20
#-----
.subckt dsp x=bram2_out_20 w=bram1_out_20 c=bram1_out_20 out=dsp1_out_20 outx=dsp1_outx_20 outw=dsp1_outw_20
.subckt dsp x=dsp1_outx_20 w=dsp1_outw_20 c=dsp1_out_20 out=dsp2_out_20 outx=dsp2_outx_20 outw=dsp2_outw_20
.subckt dsp x=dsp2_outx_20 w=dsp2_outw_20 c=dsp2_out_20 out=dsp3_out_20 outx=dsp3_outx_20 outw=dsp3_outw_20
.subckt dsp x=bram3_out_20 w=dsp3_outw_20 c=dsp3_out_20 out=dsp4_out_20 outx=dsp4_outx_20 outw=dsp4_outw_20
.subckt dsp x=dsp4_outx_20 w=dsp4_outw_20 c=dsp4_out_20 out=dsp5_out_20 outx=dsp5_outx_20 outw=dsp5_outw_20
.subckt dsp x=dsp5_outx_20 w=dsp5_outw_20 c=dsp5_out_20 out=dsp6_out_20 outx=dsp6_outx_20 outw=dsp6_outw_20
.subckt dsp x=bram4_out_20 w=dsp6_outw_20 c=dsp6_out_20 out=dsp7_out_20 outx=dsp7_outx_20 outw=dsp7_outw_20
.subckt dsp x=dsp7_outx_20 w=dsp7_outw_20 c=dsp7_out_20 out=dsp8_out_20 outx=dsp8_outx_20 outw=dsp8_outw_20
.subckt dsp x=dsp8_outx_20 w=dsp8_outw_20 c=dsp8_out_20 out=dsp9_out_20 outx=dsp9_outx_20 outw=dsp9_outw_20
.subckt dsp x=bram6_out_20 w=bram5_out_20 c=bram5_out_20 out=dsp10_out_20 outx=dsp10_outx_20 outw=dsp10_outw_20
.subckt dsp x=dsp10_outx_20 w=dsp10_outw_20 c=dsp10_out_20 out=dsp11_out_20 outx=dsp11_outx_20 outw=dsp11_outw_20
.subckt dsp x=dsp11_outx_20 w=dsp11_outw_20 c=dsp11_out_20 out=dsp12_out_20 outx=dsp12_outx_20 outw=dsp12_outw_20
.subckt dsp x=bram7_out_20 w=dsp12_outw_20 c=dsp12_out_20 out=dsp13_out_20 outx=dsp13_outx_20 outw=dsp13_outw_20
.subckt dsp x=dsp13_outx_20 w=dsp13_outw_20 c=dsp13_out_20 out=dsp14_out_20 outx=dsp14_outx_20 outw=dsp14_outw_20
.subckt dsp x=dsp14_outx_20 w=dsp14_outw_20 c=dsp14_out_20 out=dsp15_out_20 outx=dsp15_outx_20 outw=dsp15_outw_20
.subckt dsp x=bram8_out_20 w=dsp15_outw_20 c=dsp15_out_20 out=dsp16_out_20 outx=dsp16_outx_20 outw=dsp16_outw_20
.subckt dsp x=dsp16_outx_20 w=dsp16_outw_20 c=dsp16_out_20 out=dsp17_out_20 outx=dsp17_outx_20 outw=dsp17_outw_20
.subckt dsp x=dsp17_outx_20 w=dsp17_outw_20 c=dsp17_out_20 out=dsp18_out_20 outx=dsp18_outx_20 outw=dsp18_outw_20
##-----------------------------------------------------------------##
##--------------------conv unit 21---------------------##
.subckt ultra_ram clock=clk we=we data=udata21 addr=uram_addr_21_1 out=bram1_in_21
.subckt ultra_ram clock=clk we=we data=dsp9_out_21 addr=uram_addr_21_2 out=uram2_out_21
#-----
.subckt block_ram clock=clk we=we data=bram1_in_21 addr=bram_addr_1_21 out=bram1_out_21
.subckt block_ram clock=clk we=we data=bram1_in_21 addr=bram_addr_2_21 out=bram2_out_21
.subckt block_ram clock=clk we=we data=bram2_out_21 addr=bram_addr_3_21 out=bram3_out_21
.subckt block_ram clock=clk we=we data=bram3_out_21 addr=bram_addr_4_21 out=bram4_out_21
.subckt block_ram clock=clk we=we data=bram1_in_21 addr=bram_addr_5_21 out=bram5_out_21
.subckt block_ram clock=clk we=we data=bram1_in_21 addr=bram_addr_6_21 out=bram6_out_21
.subckt block_ram clock=clk we=we data=bram6_out_21 addr=bram_addr_7_21 out=bram7_out_21
.subckt block_ram clock=clk we=we data=bram7_out_21 addr=bram_addr_8_21 out=bram8_out_21
#-----
.subckt dsp x=bram2_out_21 w=bram1_out_21 c=bram1_out_21 out=dsp1_out_21 outx=dsp1_outx_21 outw=dsp1_outw_21
.subckt dsp x=dsp1_outx_21 w=dsp1_outw_21 c=dsp1_out_21 out=dsp2_out_21 outx=dsp2_outx_21 outw=dsp2_outw_21
.subckt dsp x=dsp2_outx_21 w=dsp2_outw_21 c=dsp2_out_21 out=dsp3_out_21 outx=dsp3_outx_21 outw=dsp3_outw_21
.subckt dsp x=bram3_out_21 w=dsp3_outw_21 c=dsp3_out_21 out=dsp4_out_21 outx=dsp4_outx_21 outw=dsp4_outw_21
.subckt dsp x=dsp4_outx_21 w=dsp4_outw_21 c=dsp4_out_21 out=dsp5_out_21 outx=dsp5_outx_21 outw=dsp5_outw_21
.subckt dsp x=dsp5_outx_21 w=dsp5_outw_21 c=dsp5_out_21 out=dsp6_out_21 outx=dsp6_outx_21 outw=dsp6_outw_21
.subckt dsp x=bram4_out_21 w=dsp6_outw_21 c=dsp6_out_21 out=dsp7_out_21 outx=dsp7_outx_21 outw=dsp7_outw_21
.subckt dsp x=dsp7_outx_21 w=dsp7_outw_21 c=dsp7_out_21 out=dsp8_out_21 outx=dsp8_outx_21 outw=dsp8_outw_21
.subckt dsp x=dsp8_outx_21 w=dsp8_outw_21 c=dsp8_out_21 out=dsp9_out_21 outx=dsp9_outx_21 outw=dsp9_outw_21
.subckt dsp x=bram6_out_21 w=bram5_out_21 c=bram5_out_21 out=dsp10_out_21 outx=dsp10_outx_21 outw=dsp10_outw_21
.subckt dsp x=dsp10_outx_21 w=dsp10_outw_21 c=dsp10_out_21 out=dsp11_out_21 outx=dsp11_outx_21 outw=dsp11_outw_21
.subckt dsp x=dsp11_outx_21 w=dsp11_outw_21 c=dsp11_out_21 out=dsp12_out_21 outx=dsp12_outx_21 outw=dsp12_outw_21
.subckt dsp x=bram7_out_21 w=dsp12_outw_21 c=dsp12_out_21 out=dsp13_out_21 outx=dsp13_outx_21 outw=dsp13_outw_21
.subckt dsp x=dsp13_outx_21 w=dsp13_outw_21 c=dsp13_out_21 out=dsp14_out_21 outx=dsp14_outx_21 outw=dsp14_outw_21
.subckt dsp x=dsp14_outx_21 w=dsp14_outw_21 c=dsp14_out_21 out=dsp15_out_21 outx=dsp15_outx_21 outw=dsp15_outw_21
.subckt dsp x=bram8_out_21 w=dsp15_outw_21 c=dsp15_out_21 out=dsp16_out_21 outx=dsp16_outx_21 outw=dsp16_outw_21
.subckt dsp x=dsp16_outx_21 w=dsp16_outw_21 c=dsp16_out_21 out=dsp17_out_21 outx=dsp17_outx_21 outw=dsp17_outw_21
.subckt dsp x=dsp17_outx_21 w=dsp17_outw_21 c=dsp17_out_21 out=dsp18_out_21 outx=dsp18_outx_21 outw=dsp18_outw_21
##-----------------------------------------------------------------##
##--------------------conv unit 22---------------------##
.subckt ultra_ram clock=clk we=we data=udata22 addr=uram_addr_22_1 out=bram1_in_22
.subckt ultra_ram clock=clk we=we data=dsp9_out_22 addr=uram_addr_22_2 out=uram2_out_22
#-----
.subckt block_ram clock=clk we=we data=bram1_in_22 addr=bram_addr_1_22 out=bram1_out_22
.subckt block_ram clock=clk we=we data=bram1_in_22 addr=bram_addr_2_22 out=bram2_out_22
.subckt block_ram clock=clk we=we data=bram2_out_22 addr=bram_addr_3_22 out=bram3_out_22
.subckt block_ram clock=clk we=we data=bram3_out_22 addr=bram_addr_4_22 out=bram4_out_22
.subckt block_ram clock=clk we=we data=bram1_in_22 addr=bram_addr_5_22 out=bram5_out_22
.subckt block_ram clock=clk we=we data=bram1_in_22 addr=bram_addr_6_22 out=bram6_out_22
.subckt block_ram clock=clk we=we data=bram6_out_22 addr=bram_addr_7_22 out=bram7_out_22
.subckt block_ram clock=clk we=we data=bram7_out_22 addr=bram_addr_8_22 out=bram8_out_22
#-----
.subckt dsp x=bram2_out_22 w=bram1_out_22 c=bram1_out_22 out=dsp1_out_22 outx=dsp1_outx_22 outw=dsp1_outw_22
.subckt dsp x=dsp1_outx_22 w=dsp1_outw_22 c=dsp1_out_22 out=dsp2_out_22 outx=dsp2_outx_22 outw=dsp2_outw_22
.subckt dsp x=dsp2_outx_22 w=dsp2_outw_22 c=dsp2_out_22 out=dsp3_out_22 outx=dsp3_outx_22 outw=dsp3_outw_22
.subckt dsp x=bram3_out_22 w=dsp3_outw_22 c=dsp3_out_22 out=dsp4_out_22 outx=dsp4_outx_22 outw=dsp4_outw_22
.subckt dsp x=dsp4_outx_22 w=dsp4_outw_22 c=dsp4_out_22 out=dsp5_out_22 outx=dsp5_outx_22 outw=dsp5_outw_22
.subckt dsp x=dsp5_outx_22 w=dsp5_outw_22 c=dsp5_out_22 out=dsp6_out_22 outx=dsp6_outx_22 outw=dsp6_outw_22
.subckt dsp x=bram4_out_22 w=dsp6_outw_22 c=dsp6_out_22 out=dsp7_out_22 outx=dsp7_outx_22 outw=dsp7_outw_22
.subckt dsp x=dsp7_outx_22 w=dsp7_outw_22 c=dsp7_out_22 out=dsp8_out_22 outx=dsp8_outx_22 outw=dsp8_outw_22
.subckt dsp x=dsp8_outx_22 w=dsp8_outw_22 c=dsp8_out_22 out=dsp9_out_22 outx=dsp9_outx_22 outw=dsp9_outw_22
.subckt dsp x=bram6_out_22 w=bram5_out_22 c=bram5_out_22 out=dsp10_out_22 outx=dsp10_outx_22 outw=dsp10_outw_22
.subckt dsp x=dsp10_outx_22 w=dsp10_outw_22 c=dsp10_out_22 out=dsp11_out_22 outx=dsp11_outx_22 outw=dsp11_outw_22
.subckt dsp x=dsp11_outx_22 w=dsp11_outw_22 c=dsp11_out_22 out=dsp12_out_22 outx=dsp12_outx_22 outw=dsp12_outw_22
.subckt dsp x=bram7_out_22 w=dsp12_outw_22 c=dsp12_out_22 out=dsp13_out_22 outx=dsp13_outx_22 outw=dsp13_outw_22
.subckt dsp x=dsp13_outx_22 w=dsp13_outw_22 c=dsp13_out_22 out=dsp14_out_22 outx=dsp14_outx_22 outw=dsp14_outw_22
.subckt dsp x=dsp14_outx_22 w=dsp14_outw_22 c=dsp14_out_22 out=dsp15_out_22 outx=dsp15_outx_22 outw=dsp15_outw_22
.subckt dsp x=bram8_out_22 w=dsp15_outw_22 c=dsp15_out_22 out=dsp16_out_22 outx=dsp16_outx_22 outw=dsp16_outw_22
.subckt dsp x=dsp16_outx_22 w=dsp16_outw_22 c=dsp16_out_22 out=dsp17_out_22 outx=dsp17_outx_22 outw=dsp17_outw_22
.subckt dsp x=dsp17_outx_22 w=dsp17_outw_22 c=dsp17_out_22 out=dsp18_out_22 outx=dsp18_outx_22 outw=dsp18_outw_22
##-----------------------------------------------------------------##
##--------------------conv unit 23---------------------##
.subckt ultra_ram clock=clk we=we data=udata23 addr=uram_addr_23_1 out=bram1_in_23
.subckt ultra_ram clock=clk we=we data=dsp9_out_23 addr=uram_addr_23_2 out=uram2_out_23
#-----
.subckt block_ram clock=clk we=we data=bram1_in_23 addr=bram_addr_1_23 out=bram1_out_23
.subckt block_ram clock=clk we=we data=bram1_in_23 addr=bram_addr_2_23 out=bram2_out_23
.subckt block_ram clock=clk we=we data=bram2_out_23 addr=bram_addr_3_23 out=bram3_out_23
.subckt block_ram clock=clk we=we data=bram3_out_23 addr=bram_addr_4_23 out=bram4_out_23
.subckt block_ram clock=clk we=we data=bram1_in_23 addr=bram_addr_5_23 out=bram5_out_23
.subckt block_ram clock=clk we=we data=bram1_in_23 addr=bram_addr_6_23 out=bram6_out_23
.subckt block_ram clock=clk we=we data=bram6_out_23 addr=bram_addr_7_23 out=bram7_out_23
.subckt block_ram clock=clk we=we data=bram7_out_23 addr=bram_addr_8_23 out=bram8_out_23
#-----
.subckt dsp x=bram2_out_23 w=bram1_out_23 c=bram1_out_23 out=dsp1_out_23 outx=dsp1_outx_23 outw=dsp1_outw_23
.subckt dsp x=dsp1_outx_23 w=dsp1_outw_23 c=dsp1_out_23 out=dsp2_out_23 outx=dsp2_outx_23 outw=dsp2_outw_23
.subckt dsp x=dsp2_outx_23 w=dsp2_outw_23 c=dsp2_out_23 out=dsp3_out_23 outx=dsp3_outx_23 outw=dsp3_outw_23
.subckt dsp x=bram3_out_23 w=dsp3_outw_23 c=dsp3_out_23 out=dsp4_out_23 outx=dsp4_outx_23 outw=dsp4_outw_23
.subckt dsp x=dsp4_outx_23 w=dsp4_outw_23 c=dsp4_out_23 out=dsp5_out_23 outx=dsp5_outx_23 outw=dsp5_outw_23
.subckt dsp x=dsp5_outx_23 w=dsp5_outw_23 c=dsp5_out_23 out=dsp6_out_23 outx=dsp6_outx_23 outw=dsp6_outw_23
.subckt dsp x=bram4_out_23 w=dsp6_outw_23 c=dsp6_out_23 out=dsp7_out_23 outx=dsp7_outx_23 outw=dsp7_outw_23
.subckt dsp x=dsp7_outx_23 w=dsp7_outw_23 c=dsp7_out_23 out=dsp8_out_23 outx=dsp8_outx_23 outw=dsp8_outw_23
.subckt dsp x=dsp8_outx_23 w=dsp8_outw_23 c=dsp8_out_23 out=dsp9_out_23 outx=dsp9_outx_23 outw=dsp9_outw_23
.subckt dsp x=bram6_out_23 w=bram5_out_23 c=bram5_out_23 out=dsp10_out_23 outx=dsp10_outx_23 outw=dsp10_outw_23
.subckt dsp x=dsp10_outx_23 w=dsp10_outw_23 c=dsp10_out_23 out=dsp11_out_23 outx=dsp11_outx_23 outw=dsp11_outw_23
.subckt dsp x=dsp11_outx_23 w=dsp11_outw_23 c=dsp11_out_23 out=dsp12_out_23 outx=dsp12_outx_23 outw=dsp12_outw_23
.subckt dsp x=bram7_out_23 w=dsp12_outw_23 c=dsp12_out_23 out=dsp13_out_23 outx=dsp13_outx_23 outw=dsp13_outw_23
.subckt dsp x=dsp13_outx_23 w=dsp13_outw_23 c=dsp13_out_23 out=dsp14_out_23 outx=dsp14_outx_23 outw=dsp14_outw_23
.subckt dsp x=dsp14_outx_23 w=dsp14_outw_23 c=dsp14_out_23 out=dsp15_out_23 outx=dsp15_outx_23 outw=dsp15_outw_23
.subckt dsp x=bram8_out_23 w=dsp15_outw_23 c=dsp15_out_23 out=dsp16_out_23 outx=dsp16_outx_23 outw=dsp16_outw_23
.subckt dsp x=dsp16_outx_23 w=dsp16_outw_23 c=dsp16_out_23 out=dsp17_out_23 outx=dsp17_outx_23 outw=dsp17_outw_23
.subckt dsp x=dsp17_outx_23 w=dsp17_outw_23 c=dsp17_out_23 out=dsp18_out_23 outx=dsp18_outx_23 outw=dsp18_outw_23
##-----------------------------------------------------------------##
##--------------------conv unit 24---------------------##
.subckt ultra_ram clock=clk we=we data=udata24 addr=uram_addr_24_1 out=bram1_in_24
.subckt ultra_ram clock=clk we=we data=dsp9_out_24 addr=uram_addr_24_2 out=uram2_out_24
#-----
.subckt block_ram clock=clk we=we data=bram1_in_24 addr=bram_addr_1_24 out=bram1_out_24
.subckt block_ram clock=clk we=we data=bram1_in_24 addr=bram_addr_2_24 out=bram2_out_24
.subckt block_ram clock=clk we=we data=bram2_out_24 addr=bram_addr_3_24 out=bram3_out_24
.subckt block_ram clock=clk we=we data=bram3_out_24 addr=bram_addr_4_24 out=bram4_out_24
.subckt block_ram clock=clk we=we data=bram1_in_24 addr=bram_addr_5_24 out=bram5_out_24
.subckt block_ram clock=clk we=we data=bram1_in_24 addr=bram_addr_6_24 out=bram6_out_24
.subckt block_ram clock=clk we=we data=bram6_out_24 addr=bram_addr_7_24 out=bram7_out_24
.subckt block_ram clock=clk we=we data=bram7_out_24 addr=bram_addr_8_24 out=bram8_out_24
#-----
.subckt dsp x=bram2_out_24 w=bram1_out_24 c=bram1_out_24 out=dsp1_out_24 outx=dsp1_outx_24 outw=dsp1_outw_24
.subckt dsp x=dsp1_outx_24 w=dsp1_outw_24 c=dsp1_out_24 out=dsp2_out_24 outx=dsp2_outx_24 outw=dsp2_outw_24
.subckt dsp x=dsp2_outx_24 w=dsp2_outw_24 c=dsp2_out_24 out=dsp3_out_24 outx=dsp3_outx_24 outw=dsp3_outw_24
.subckt dsp x=bram3_out_24 w=dsp3_outw_24 c=dsp3_out_24 out=dsp4_out_24 outx=dsp4_outx_24 outw=dsp4_outw_24
.subckt dsp x=dsp4_outx_24 w=dsp4_outw_24 c=dsp4_out_24 out=dsp5_out_24 outx=dsp5_outx_24 outw=dsp5_outw_24
.subckt dsp x=dsp5_outx_24 w=dsp5_outw_24 c=dsp5_out_24 out=dsp6_out_24 outx=dsp6_outx_24 outw=dsp6_outw_24
.subckt dsp x=bram4_out_24 w=dsp6_outw_24 c=dsp6_out_24 out=dsp7_out_24 outx=dsp7_outx_24 outw=dsp7_outw_24
.subckt dsp x=dsp7_outx_24 w=dsp7_outw_24 c=dsp7_out_24 out=dsp8_out_24 outx=dsp8_outx_24 outw=dsp8_outw_24
.subckt dsp x=dsp8_outx_24 w=dsp8_outw_24 c=dsp8_out_24 out=dsp9_out_24 outx=dsp9_outx_24 outw=dsp9_outw_24
.subckt dsp x=bram6_out_24 w=bram5_out_24 c=bram5_out_24 out=dsp10_out_24 outx=dsp10_outx_24 outw=dsp10_outw_24
.subckt dsp x=dsp10_outx_24 w=dsp10_outw_24 c=dsp10_out_24 out=dsp11_out_24 outx=dsp11_outx_24 outw=dsp11_outw_24
.subckt dsp x=dsp11_outx_24 w=dsp11_outw_24 c=dsp11_out_24 out=dsp12_out_24 outx=dsp12_outx_24 outw=dsp12_outw_24
.subckt dsp x=bram7_out_24 w=dsp12_outw_24 c=dsp12_out_24 out=dsp13_out_24 outx=dsp13_outx_24 outw=dsp13_outw_24
.subckt dsp x=dsp13_outx_24 w=dsp13_outw_24 c=dsp13_out_24 out=dsp14_out_24 outx=dsp14_outx_24 outw=dsp14_outw_24
.subckt dsp x=dsp14_outx_24 w=dsp14_outw_24 c=dsp14_out_24 out=dsp15_out_24 outx=dsp15_outx_24 outw=dsp15_outw_24
.subckt dsp x=bram8_out_24 w=dsp15_outw_24 c=dsp15_out_24 out=dsp16_out_24 outx=dsp16_outx_24 outw=dsp16_outw_24
.subckt dsp x=dsp16_outx_24 w=dsp16_outw_24 c=dsp16_out_24 out=dsp17_out_24 outx=dsp17_outx_24 outw=dsp17_outw_24
.subckt dsp x=dsp17_outx_24 w=dsp17_outw_24 c=dsp17_out_24 out=dsp18_out_24 outx=dsp18_outx_24 outw=dsp18_outw_24
##-----------------------------------------------------------------##
##--------------------conv unit 25---------------------##
.subckt ultra_ram clock=clk we=we data=udata25 addr=uram_addr_25_1 out=bram1_in_25
.subckt ultra_ram clock=clk we=we data=dsp9_out_25 addr=uram_addr_25_2 out=uram2_out_25
#-----
.subckt block_ram clock=clk we=we data=bram1_in_25 addr=bram_addr_1_25 out=bram1_out_25
.subckt block_ram clock=clk we=we data=bram1_in_25 addr=bram_addr_2_25 out=bram2_out_25
.subckt block_ram clock=clk we=we data=bram2_out_25 addr=bram_addr_3_25 out=bram3_out_25
.subckt block_ram clock=clk we=we data=bram3_out_25 addr=bram_addr_4_25 out=bram4_out_25
.subckt block_ram clock=clk we=we data=bram1_in_25 addr=bram_addr_5_25 out=bram5_out_25
.subckt block_ram clock=clk we=we data=bram1_in_25 addr=bram_addr_6_25 out=bram6_out_25
.subckt block_ram clock=clk we=we data=bram6_out_25 addr=bram_addr_7_25 out=bram7_out_25
.subckt block_ram clock=clk we=we data=bram7_out_25 addr=bram_addr_8_25 out=bram8_out_25
#-----
.subckt dsp x=bram2_out_25 w=bram1_out_25 c=bram1_out_25 out=dsp1_out_25 outx=dsp1_outx_25 outw=dsp1_outw_25
.subckt dsp x=dsp1_outx_25 w=dsp1_outw_25 c=dsp1_out_25 out=dsp2_out_25 outx=dsp2_outx_25 outw=dsp2_outw_25
.subckt dsp x=dsp2_outx_25 w=dsp2_outw_25 c=dsp2_out_25 out=dsp3_out_25 outx=dsp3_outx_25 outw=dsp3_outw_25
.subckt dsp x=bram3_out_25 w=dsp3_outw_25 c=dsp3_out_25 out=dsp4_out_25 outx=dsp4_outx_25 outw=dsp4_outw_25
.subckt dsp x=dsp4_outx_25 w=dsp4_outw_25 c=dsp4_out_25 out=dsp5_out_25 outx=dsp5_outx_25 outw=dsp5_outw_25
.subckt dsp x=dsp5_outx_25 w=dsp5_outw_25 c=dsp5_out_25 out=dsp6_out_25 outx=dsp6_outx_25 outw=dsp6_outw_25
.subckt dsp x=bram4_out_25 w=dsp6_outw_25 c=dsp6_out_25 out=dsp7_out_25 outx=dsp7_outx_25 outw=dsp7_outw_25
.subckt dsp x=dsp7_outx_25 w=dsp7_outw_25 c=dsp7_out_25 out=dsp8_out_25 outx=dsp8_outx_25 outw=dsp8_outw_25
.subckt dsp x=dsp8_outx_25 w=dsp8_outw_25 c=dsp8_out_25 out=dsp9_out_25 outx=dsp9_outx_25 outw=dsp9_outw_25
.subckt dsp x=bram6_out_25 w=bram5_out_25 c=bram5_out_25 out=dsp10_out_25 outx=dsp10_outx_25 outw=dsp10_outw_25
.subckt dsp x=dsp10_outx_25 w=dsp10_outw_25 c=dsp10_out_25 out=dsp11_out_25 outx=dsp11_outx_25 outw=dsp11_outw_25
.subckt dsp x=dsp11_outx_25 w=dsp11_outw_25 c=dsp11_out_25 out=dsp12_out_25 outx=dsp12_outx_25 outw=dsp12_outw_25
.subckt dsp x=bram7_out_25 w=dsp12_outw_25 c=dsp12_out_25 out=dsp13_out_25 outx=dsp13_outx_25 outw=dsp13_outw_25
.subckt dsp x=dsp13_outx_25 w=dsp13_outw_25 c=dsp13_out_25 out=dsp14_out_25 outx=dsp14_outx_25 outw=dsp14_outw_25
.subckt dsp x=dsp14_outx_25 w=dsp14_outw_25 c=dsp14_out_25 out=dsp15_out_25 outx=dsp15_outx_25 outw=dsp15_outw_25
.subckt dsp x=bram8_out_25 w=dsp15_outw_25 c=dsp15_out_25 out=dsp16_out_25 outx=dsp16_outx_25 outw=dsp16_outw_25
.subckt dsp x=dsp16_outx_25 w=dsp16_outw_25 c=dsp16_out_25 out=dsp17_out_25 outx=dsp17_outx_25 outw=dsp17_outw_25
.subckt dsp x=dsp17_outx_25 w=dsp17_outw_25 c=dsp17_out_25 out=dsp18_out_25 outx=dsp18_outx_25 outw=dsp18_outw_25
##-----------------------------------------------------------------##
##--------------------conv unit 26---------------------##
.subckt ultra_ram clock=clk we=we data=udata26 addr=uram_addr_26_1 out=bram1_in_26
.subckt ultra_ram clock=clk we=we data=dsp9_out_26 addr=uram_addr_26_2 out=uram2_out_26
#-----
.subckt block_ram clock=clk we=we data=bram1_in_26 addr=bram_addr_1_26 out=bram1_out_26
.subckt block_ram clock=clk we=we data=bram1_in_26 addr=bram_addr_2_26 out=bram2_out_26
.subckt block_ram clock=clk we=we data=bram2_out_26 addr=bram_addr_3_26 out=bram3_out_26
.subckt block_ram clock=clk we=we data=bram3_out_26 addr=bram_addr_4_26 out=bram4_out_26
.subckt block_ram clock=clk we=we data=bram1_in_26 addr=bram_addr_5_26 out=bram5_out_26
.subckt block_ram clock=clk we=we data=bram1_in_26 addr=bram_addr_6_26 out=bram6_out_26
.subckt block_ram clock=clk we=we data=bram6_out_26 addr=bram_addr_7_26 out=bram7_out_26
.subckt block_ram clock=clk we=we data=bram7_out_26 addr=bram_addr_8_26 out=bram8_out_26
#-----
.subckt dsp x=bram2_out_26 w=bram1_out_26 c=bram1_out_26 out=dsp1_out_26 outx=dsp1_outx_26 outw=dsp1_outw_26
.subckt dsp x=dsp1_outx_26 w=dsp1_outw_26 c=dsp1_out_26 out=dsp2_out_26 outx=dsp2_outx_26 outw=dsp2_outw_26
.subckt dsp x=dsp2_outx_26 w=dsp2_outw_26 c=dsp2_out_26 out=dsp3_out_26 outx=dsp3_outx_26 outw=dsp3_outw_26
.subckt dsp x=bram3_out_26 w=dsp3_outw_26 c=dsp3_out_26 out=dsp4_out_26 outx=dsp4_outx_26 outw=dsp4_outw_26
.subckt dsp x=dsp4_outx_26 w=dsp4_outw_26 c=dsp4_out_26 out=dsp5_out_26 outx=dsp5_outx_26 outw=dsp5_outw_26
.subckt dsp x=dsp5_outx_26 w=dsp5_outw_26 c=dsp5_out_26 out=dsp6_out_26 outx=dsp6_outx_26 outw=dsp6_outw_26
.subckt dsp x=bram4_out_26 w=dsp6_outw_26 c=dsp6_out_26 out=dsp7_out_26 outx=dsp7_outx_26 outw=dsp7_outw_26
.subckt dsp x=dsp7_outx_26 w=dsp7_outw_26 c=dsp7_out_26 out=dsp8_out_26 outx=dsp8_outx_26 outw=dsp8_outw_26
.subckt dsp x=dsp8_outx_26 w=dsp8_outw_26 c=dsp8_out_26 out=dsp9_out_26 outx=dsp9_outx_26 outw=dsp9_outw_26
.subckt dsp x=bram6_out_26 w=bram5_out_26 c=bram5_out_26 out=dsp10_out_26 outx=dsp10_outx_26 outw=dsp10_outw_26
.subckt dsp x=dsp10_outx_26 w=dsp10_outw_26 c=dsp10_out_26 out=dsp11_out_26 outx=dsp11_outx_26 outw=dsp11_outw_26
.subckt dsp x=dsp11_outx_26 w=dsp11_outw_26 c=dsp11_out_26 out=dsp12_out_26 outx=dsp12_outx_26 outw=dsp12_outw_26
.subckt dsp x=bram7_out_26 w=dsp12_outw_26 c=dsp12_out_26 out=dsp13_out_26 outx=dsp13_outx_26 outw=dsp13_outw_26
.subckt dsp x=dsp13_outx_26 w=dsp13_outw_26 c=dsp13_out_26 out=dsp14_out_26 outx=dsp14_outx_26 outw=dsp14_outw_26
.subckt dsp x=dsp14_outx_26 w=dsp14_outw_26 c=dsp14_out_26 out=dsp15_out_26 outx=dsp15_outx_26 outw=dsp15_outw_26
.subckt dsp x=bram8_out_26 w=dsp15_outw_26 c=dsp15_out_26 out=dsp16_out_26 outx=dsp16_outx_26 outw=dsp16_outw_26
.subckt dsp x=dsp16_outx_26 w=dsp16_outw_26 c=dsp16_out_26 out=dsp17_out_26 outx=dsp17_outx_26 outw=dsp17_outw_26
.subckt dsp x=dsp17_outx_26 w=dsp17_outw_26 c=dsp17_out_26 out=dsp18_out_26 outx=dsp18_outx_26 outw=dsp18_outw_26
##-----------------------------------------------------------------##
##--------------------conv unit 27---------------------##
.subckt ultra_ram clock=clk we=we data=udata27 addr=uram_addr_27_1 out=bram1_in_27
.subckt ultra_ram clock=clk we=we data=dsp9_out_27 addr=uram_addr_27_2 out=uram2_out_27
#-----
.subckt block_ram clock=clk we=we data=bram1_in_27 addr=bram_addr_1_27 out=bram1_out_27
.subckt block_ram clock=clk we=we data=bram1_in_27 addr=bram_addr_2_27 out=bram2_out_27
.subckt block_ram clock=clk we=we data=bram2_out_27 addr=bram_addr_3_27 out=bram3_out_27
.subckt block_ram clock=clk we=we data=bram3_out_27 addr=bram_addr_4_27 out=bram4_out_27
.subckt block_ram clock=clk we=we data=bram1_in_27 addr=bram_addr_5_27 out=bram5_out_27
.subckt block_ram clock=clk we=we data=bram1_in_27 addr=bram_addr_6_27 out=bram6_out_27
.subckt block_ram clock=clk we=we data=bram6_out_27 addr=bram_addr_7_27 out=bram7_out_27
.subckt block_ram clock=clk we=we data=bram7_out_27 addr=bram_addr_8_27 out=bram8_out_27
#-----
.subckt dsp x=bram2_out_27 w=bram1_out_27 c=bram1_out_27 out=dsp1_out_27 outx=dsp1_outx_27 outw=dsp1_outw_27
.subckt dsp x=dsp1_outx_27 w=dsp1_outw_27 c=dsp1_out_27 out=dsp2_out_27 outx=dsp2_outx_27 outw=dsp2_outw_27
.subckt dsp x=dsp2_outx_27 w=dsp2_outw_27 c=dsp2_out_27 out=dsp3_out_27 outx=dsp3_outx_27 outw=dsp3_outw_27
.subckt dsp x=bram3_out_27 w=dsp3_outw_27 c=dsp3_out_27 out=dsp4_out_27 outx=dsp4_outx_27 outw=dsp4_outw_27
.subckt dsp x=dsp4_outx_27 w=dsp4_outw_27 c=dsp4_out_27 out=dsp5_out_27 outx=dsp5_outx_27 outw=dsp5_outw_27
.subckt dsp x=dsp5_outx_27 w=dsp5_outw_27 c=dsp5_out_27 out=dsp6_out_27 outx=dsp6_outx_27 outw=dsp6_outw_27
.subckt dsp x=bram4_out_27 w=dsp6_outw_27 c=dsp6_out_27 out=dsp7_out_27 outx=dsp7_outx_27 outw=dsp7_outw_27
.subckt dsp x=dsp7_outx_27 w=dsp7_outw_27 c=dsp7_out_27 out=dsp8_out_27 outx=dsp8_outx_27 outw=dsp8_outw_27
.subckt dsp x=dsp8_outx_27 w=dsp8_outw_27 c=dsp8_out_27 out=dsp9_out_27 outx=dsp9_outx_27 outw=dsp9_outw_27
.subckt dsp x=bram6_out_27 w=bram5_out_27 c=bram5_out_27 out=dsp10_out_27 outx=dsp10_outx_27 outw=dsp10_outw_27
.subckt dsp x=dsp10_outx_27 w=dsp10_outw_27 c=dsp10_out_27 out=dsp11_out_27 outx=dsp11_outx_27 outw=dsp11_outw_27
.subckt dsp x=dsp11_outx_27 w=dsp11_outw_27 c=dsp11_out_27 out=dsp12_out_27 outx=dsp12_outx_27 outw=dsp12_outw_27
.subckt dsp x=bram7_out_27 w=dsp12_outw_27 c=dsp12_out_27 out=dsp13_out_27 outx=dsp13_outx_27 outw=dsp13_outw_27
.subckt dsp x=dsp13_outx_27 w=dsp13_outw_27 c=dsp13_out_27 out=dsp14_out_27 outx=dsp14_outx_27 outw=dsp14_outw_27
.subckt dsp x=dsp14_outx_27 w=dsp14_outw_27 c=dsp14_out_27 out=dsp15_out_27 outx=dsp15_outx_27 outw=dsp15_outw_27
.subckt dsp x=bram8_out_27 w=dsp15_outw_27 c=dsp15_out_27 out=dsp16_out_27 outx=dsp16_outx_27 outw=dsp16_outw_27
.subckt dsp x=dsp16_outx_27 w=dsp16_outw_27 c=dsp16_out_27 out=dsp17_out_27 outx=dsp17_outx_27 outw=dsp17_outw_27
.subckt dsp x=dsp17_outx_27 w=dsp17_outw_27 c=dsp17_out_27 out=dsp18_out_27 outx=dsp18_outx_27 outw=dsp18_outw_27
##-----------------------------------------------------------------##
##--------------------conv unit 28---------------------##
.subckt ultra_ram clock=clk we=we data=udata28 addr=uram_addr_28_1 out=bram1_in_28
.subckt ultra_ram clock=clk we=we data=dsp9_out_28 addr=uram_addr_28_2 out=uram2_out_28
#-----
.subckt block_ram clock=clk we=we data=bram1_in_28 addr=bram_addr_1_28 out=bram1_out_28
.subckt block_ram clock=clk we=we data=bram1_in_28 addr=bram_addr_2_28 out=bram2_out_28
.subckt block_ram clock=clk we=we data=bram2_out_28 addr=bram_addr_3_28 out=bram3_out_28
.subckt block_ram clock=clk we=we data=bram3_out_28 addr=bram_addr_4_28 out=bram4_out_28
.subckt block_ram clock=clk we=we data=bram1_in_28 addr=bram_addr_5_28 out=bram5_out_28
.subckt block_ram clock=clk we=we data=bram1_in_28 addr=bram_addr_6_28 out=bram6_out_28
.subckt block_ram clock=clk we=we data=bram6_out_28 addr=bram_addr_7_28 out=bram7_out_28
.subckt block_ram clock=clk we=we data=bram7_out_28 addr=bram_addr_8_28 out=bram8_out_28
#-----
.subckt dsp x=bram2_out_28 w=bram1_out_28 c=bram1_out_28 out=dsp1_out_28 outx=dsp1_outx_28 outw=dsp1_outw_28
.subckt dsp x=dsp1_outx_28 w=dsp1_outw_28 c=dsp1_out_28 out=dsp2_out_28 outx=dsp2_outx_28 outw=dsp2_outw_28
.subckt dsp x=dsp2_outx_28 w=dsp2_outw_28 c=dsp2_out_28 out=dsp3_out_28 outx=dsp3_outx_28 outw=dsp3_outw_28
.subckt dsp x=bram3_out_28 w=dsp3_outw_28 c=dsp3_out_28 out=dsp4_out_28 outx=dsp4_outx_28 outw=dsp4_outw_28
.subckt dsp x=dsp4_outx_28 w=dsp4_outw_28 c=dsp4_out_28 out=dsp5_out_28 outx=dsp5_outx_28 outw=dsp5_outw_28
.subckt dsp x=dsp5_outx_28 w=dsp5_outw_28 c=dsp5_out_28 out=dsp6_out_28 outx=dsp6_outx_28 outw=dsp6_outw_28
.subckt dsp x=bram4_out_28 w=dsp6_outw_28 c=dsp6_out_28 out=dsp7_out_28 outx=dsp7_outx_28 outw=dsp7_outw_28
.subckt dsp x=dsp7_outx_28 w=dsp7_outw_28 c=dsp7_out_28 out=dsp8_out_28 outx=dsp8_outx_28 outw=dsp8_outw_28
.subckt dsp x=dsp8_outx_28 w=dsp8_outw_28 c=dsp8_out_28 out=dsp9_out_28 outx=dsp9_outx_28 outw=dsp9_outw_28
.subckt dsp x=bram6_out_28 w=bram5_out_28 c=bram5_out_28 out=dsp10_out_28 outx=dsp10_outx_28 outw=dsp10_outw_28
.subckt dsp x=dsp10_outx_28 w=dsp10_outw_28 c=dsp10_out_28 out=dsp11_out_28 outx=dsp11_outx_28 outw=dsp11_outw_28
.subckt dsp x=dsp11_outx_28 w=dsp11_outw_28 c=dsp11_out_28 out=dsp12_out_28 outx=dsp12_outx_28 outw=dsp12_outw_28
.subckt dsp x=bram7_out_28 w=dsp12_outw_28 c=dsp12_out_28 out=dsp13_out_28 outx=dsp13_outx_28 outw=dsp13_outw_28
.subckt dsp x=dsp13_outx_28 w=dsp13_outw_28 c=dsp13_out_28 out=dsp14_out_28 outx=dsp14_outx_28 outw=dsp14_outw_28
.subckt dsp x=dsp14_outx_28 w=dsp14_outw_28 c=dsp14_out_28 out=dsp15_out_28 outx=dsp15_outx_28 outw=dsp15_outw_28
.subckt dsp x=bram8_out_28 w=dsp15_outw_28 c=dsp15_out_28 out=dsp16_out_28 outx=dsp16_outx_28 outw=dsp16_outw_28
.subckt dsp x=dsp16_outx_28 w=dsp16_outw_28 c=dsp16_out_28 out=dsp17_out_28 outx=dsp17_outx_28 outw=dsp17_outw_28
.subckt dsp x=dsp17_outx_28 w=dsp17_outw_28 c=dsp17_out_28 out=dsp18_out_28 outx=dsp18_outx_28 outw=dsp18_outw_28
##-----------------------------------------------------------------##
##--------------------conv unit 29---------------------##
.subckt ultra_ram clock=clk we=we data=udata29 addr=uram_addr_29_1 out=bram1_in_29
.subckt ultra_ram clock=clk we=we data=dsp9_out_29 addr=uram_addr_29_2 out=uram2_out_29
#-----
.subckt block_ram clock=clk we=we data=bram1_in_29 addr=bram_addr_1_29 out=bram1_out_29
.subckt block_ram clock=clk we=we data=bram1_in_29 addr=bram_addr_2_29 out=bram2_out_29
.subckt block_ram clock=clk we=we data=bram2_out_29 addr=bram_addr_3_29 out=bram3_out_29
.subckt block_ram clock=clk we=we data=bram3_out_29 addr=bram_addr_4_29 out=bram4_out_29
.subckt block_ram clock=clk we=we data=bram1_in_29 addr=bram_addr_5_29 out=bram5_out_29
.subckt block_ram clock=clk we=we data=bram1_in_29 addr=bram_addr_6_29 out=bram6_out_29
.subckt block_ram clock=clk we=we data=bram6_out_29 addr=bram_addr_7_29 out=bram7_out_29
.subckt block_ram clock=clk we=we data=bram7_out_29 addr=bram_addr_8_29 out=bram8_out_29
#-----
.subckt dsp x=bram2_out_29 w=bram1_out_29 c=bram1_out_29 out=dsp1_out_29 outx=dsp1_outx_29 outw=dsp1_outw_29
.subckt dsp x=dsp1_outx_29 w=dsp1_outw_29 c=dsp1_out_29 out=dsp2_out_29 outx=dsp2_outx_29 outw=dsp2_outw_29
.subckt dsp x=dsp2_outx_29 w=dsp2_outw_29 c=dsp2_out_29 out=dsp3_out_29 outx=dsp3_outx_29 outw=dsp3_outw_29
.subckt dsp x=bram3_out_29 w=dsp3_outw_29 c=dsp3_out_29 out=dsp4_out_29 outx=dsp4_outx_29 outw=dsp4_outw_29
.subckt dsp x=dsp4_outx_29 w=dsp4_outw_29 c=dsp4_out_29 out=dsp5_out_29 outx=dsp5_outx_29 outw=dsp5_outw_29
.subckt dsp x=dsp5_outx_29 w=dsp5_outw_29 c=dsp5_out_29 out=dsp6_out_29 outx=dsp6_outx_29 outw=dsp6_outw_29
.subckt dsp x=bram4_out_29 w=dsp6_outw_29 c=dsp6_out_29 out=dsp7_out_29 outx=dsp7_outx_29 outw=dsp7_outw_29
.subckt dsp x=dsp7_outx_29 w=dsp7_outw_29 c=dsp7_out_29 out=dsp8_out_29 outx=dsp8_outx_29 outw=dsp8_outw_29
.subckt dsp x=dsp8_outx_29 w=dsp8_outw_29 c=dsp8_out_29 out=dsp9_out_29 outx=dsp9_outx_29 outw=dsp9_outw_29
.subckt dsp x=bram6_out_29 w=bram5_out_29 c=bram5_out_29 out=dsp10_out_29 outx=dsp10_outx_29 outw=dsp10_outw_29
.subckt dsp x=dsp10_outx_29 w=dsp10_outw_29 c=dsp10_out_29 out=dsp11_out_29 outx=dsp11_outx_29 outw=dsp11_outw_29
.subckt dsp x=dsp11_outx_29 w=dsp11_outw_29 c=dsp11_out_29 out=dsp12_out_29 outx=dsp12_outx_29 outw=dsp12_outw_29
.subckt dsp x=bram7_out_29 w=dsp12_outw_29 c=dsp12_out_29 out=dsp13_out_29 outx=dsp13_outx_29 outw=dsp13_outw_29
.subckt dsp x=dsp13_outx_29 w=dsp13_outw_29 c=dsp13_out_29 out=dsp14_out_29 outx=dsp14_outx_29 outw=dsp14_outw_29
.subckt dsp x=dsp14_outx_29 w=dsp14_outw_29 c=dsp14_out_29 out=dsp15_out_29 outx=dsp15_outx_29 outw=dsp15_outw_29
.subckt dsp x=bram8_out_29 w=dsp15_outw_29 c=dsp15_out_29 out=dsp16_out_29 outx=dsp16_outx_29 outw=dsp16_outw_29
.subckt dsp x=dsp16_outx_29 w=dsp16_outw_29 c=dsp16_out_29 out=dsp17_out_29 outx=dsp17_outx_29 outw=dsp17_outw_29
.subckt dsp x=dsp17_outx_29 w=dsp17_outw_29 c=dsp17_out_29 out=dsp18_out_29 outx=dsp18_outx_29 outw=dsp18_outw_29
##-----------------------------------------------------------------##
##--------------------conv unit 30---------------------##
.subckt ultra_ram clock=clk we=we data=udata30 addr=uram_addr_30_1 out=bram1_in_30
.subckt ultra_ram clock=clk we=we data=dsp9_out_30 addr=uram_addr_30_2 out=uram2_out_30
#-----
.subckt block_ram clock=clk we=we data=bram1_in_30 addr=bram_addr_1_30 out=bram1_out_30
.subckt block_ram clock=clk we=we data=bram1_in_30 addr=bram_addr_2_30 out=bram2_out_30
.subckt block_ram clock=clk we=we data=bram2_out_30 addr=bram_addr_3_30 out=bram3_out_30
.subckt block_ram clock=clk we=we data=bram3_out_30 addr=bram_addr_4_30 out=bram4_out_30
.subckt block_ram clock=clk we=we data=bram1_in_30 addr=bram_addr_5_30 out=bram5_out_30
.subckt block_ram clock=clk we=we data=bram1_in_30 addr=bram_addr_6_30 out=bram6_out_30
.subckt block_ram clock=clk we=we data=bram6_out_30 addr=bram_addr_7_30 out=bram7_out_30
.subckt block_ram clock=clk we=we data=bram7_out_30 addr=bram_addr_8_30 out=bram8_out_30
#-----
.subckt dsp x=bram2_out_30 w=bram1_out_30 c=bram1_out_30 out=dsp1_out_30 outx=dsp1_outx_30 outw=dsp1_outw_30
.subckt dsp x=dsp1_outx_30 w=dsp1_outw_30 c=dsp1_out_30 out=dsp2_out_30 outx=dsp2_outx_30 outw=dsp2_outw_30
.subckt dsp x=dsp2_outx_30 w=dsp2_outw_30 c=dsp2_out_30 out=dsp3_out_30 outx=dsp3_outx_30 outw=dsp3_outw_30
.subckt dsp x=bram3_out_30 w=dsp3_outw_30 c=dsp3_out_30 out=dsp4_out_30 outx=dsp4_outx_30 outw=dsp4_outw_30
.subckt dsp x=dsp4_outx_30 w=dsp4_outw_30 c=dsp4_out_30 out=dsp5_out_30 outx=dsp5_outx_30 outw=dsp5_outw_30
.subckt dsp x=dsp5_outx_30 w=dsp5_outw_30 c=dsp5_out_30 out=dsp6_out_30 outx=dsp6_outx_30 outw=dsp6_outw_30
.subckt dsp x=bram4_out_30 w=dsp6_outw_30 c=dsp6_out_30 out=dsp7_out_30 outx=dsp7_outx_30 outw=dsp7_outw_30
.subckt dsp x=dsp7_outx_30 w=dsp7_outw_30 c=dsp7_out_30 out=dsp8_out_30 outx=dsp8_outx_30 outw=dsp8_outw_30
.subckt dsp x=dsp8_outx_30 w=dsp8_outw_30 c=dsp8_out_30 out=dsp9_out_30 outx=dsp9_outx_30 outw=dsp9_outw_30
.subckt dsp x=bram6_out_30 w=bram5_out_30 c=bram5_out_30 out=dsp10_out_30 outx=dsp10_outx_30 outw=dsp10_outw_30
.subckt dsp x=dsp10_outx_30 w=dsp10_outw_30 c=dsp10_out_30 out=dsp11_out_30 outx=dsp11_outx_30 outw=dsp11_outw_30
.subckt dsp x=dsp11_outx_30 w=dsp11_outw_30 c=dsp11_out_30 out=dsp12_out_30 outx=dsp12_outx_30 outw=dsp12_outw_30
.subckt dsp x=bram7_out_30 w=dsp12_outw_30 c=dsp12_out_30 out=dsp13_out_30 outx=dsp13_outx_30 outw=dsp13_outw_30
.subckt dsp x=dsp13_outx_30 w=dsp13_outw_30 c=dsp13_out_30 out=dsp14_out_30 outx=dsp14_outx_30 outw=dsp14_outw_30
.subckt dsp x=dsp14_outx_30 w=dsp14_outw_30 c=dsp14_out_30 out=dsp15_out_30 outx=dsp15_outx_30 outw=dsp15_outw_30
.subckt dsp x=bram8_out_30 w=dsp15_outw_30 c=dsp15_out_30 out=dsp16_out_30 outx=dsp16_outx_30 outw=dsp16_outw_30
.subckt dsp x=dsp16_outx_30 w=dsp16_outw_30 c=dsp16_out_30 out=dsp17_out_30 outx=dsp17_outx_30 outw=dsp17_outw_30
.subckt dsp x=dsp17_outx_30 w=dsp17_outw_30 c=dsp17_out_30 out=dsp18_out_30 outx=dsp18_outx_30 outw=dsp18_outw_30
##-----------------------------------------------------------------##
##--------------------conv unit 31---------------------##
.subckt ultra_ram clock=clk we=we data=udata31 addr=uram_addr_31_1 out=bram1_in_31
.subckt ultra_ram clock=clk we=we data=dsp9_out_31 addr=uram_addr_31_2 out=uram2_out_31
#-----
.subckt block_ram clock=clk we=we data=bram1_in_31 addr=bram_addr_1_31 out=bram1_out_31
.subckt block_ram clock=clk we=we data=bram1_in_31 addr=bram_addr_2_31 out=bram2_out_31
.subckt block_ram clock=clk we=we data=bram2_out_31 addr=bram_addr_3_31 out=bram3_out_31
.subckt block_ram clock=clk we=we data=bram3_out_31 addr=bram_addr_4_31 out=bram4_out_31
.subckt block_ram clock=clk we=we data=bram1_in_31 addr=bram_addr_5_31 out=bram5_out_31
.subckt block_ram clock=clk we=we data=bram1_in_31 addr=bram_addr_6_31 out=bram6_out_31
.subckt block_ram clock=clk we=we data=bram6_out_31 addr=bram_addr_7_31 out=bram7_out_31
.subckt block_ram clock=clk we=we data=bram7_out_31 addr=bram_addr_8_31 out=bram8_out_31
#-----
.subckt dsp x=bram2_out_31 w=bram1_out_31 c=bram1_out_31 out=dsp1_out_31 outx=dsp1_outx_31 outw=dsp1_outw_31
.subckt dsp x=dsp1_outx_31 w=dsp1_outw_31 c=dsp1_out_31 out=dsp2_out_31 outx=dsp2_outx_31 outw=dsp2_outw_31
.subckt dsp x=dsp2_outx_31 w=dsp2_outw_31 c=dsp2_out_31 out=dsp3_out_31 outx=dsp3_outx_31 outw=dsp3_outw_31
.subckt dsp x=bram3_out_31 w=dsp3_outw_31 c=dsp3_out_31 out=dsp4_out_31 outx=dsp4_outx_31 outw=dsp4_outw_31
.subckt dsp x=dsp4_outx_31 w=dsp4_outw_31 c=dsp4_out_31 out=dsp5_out_31 outx=dsp5_outx_31 outw=dsp5_outw_31
.subckt dsp x=dsp5_outx_31 w=dsp5_outw_31 c=dsp5_out_31 out=dsp6_out_31 outx=dsp6_outx_31 outw=dsp6_outw_31
.subckt dsp x=bram4_out_31 w=dsp6_outw_31 c=dsp6_out_31 out=dsp7_out_31 outx=dsp7_outx_31 outw=dsp7_outw_31
.subckt dsp x=dsp7_outx_31 w=dsp7_outw_31 c=dsp7_out_31 out=dsp8_out_31 outx=dsp8_outx_31 outw=dsp8_outw_31
.subckt dsp x=dsp8_outx_31 w=dsp8_outw_31 c=dsp8_out_31 out=dsp9_out_31 outx=dsp9_outx_31 outw=dsp9_outw_31
.subckt dsp x=bram6_out_31 w=bram5_out_31 c=bram5_out_31 out=dsp10_out_31 outx=dsp10_outx_31 outw=dsp10_outw_31
.subckt dsp x=dsp10_outx_31 w=dsp10_outw_31 c=dsp10_out_31 out=dsp11_out_31 outx=dsp11_outx_31 outw=dsp11_outw_31
.subckt dsp x=dsp11_outx_31 w=dsp11_outw_31 c=dsp11_out_31 out=dsp12_out_31 outx=dsp12_outx_31 outw=dsp12_outw_31
.subckt dsp x=bram7_out_31 w=dsp12_outw_31 c=dsp12_out_31 out=dsp13_out_31 outx=dsp13_outx_31 outw=dsp13_outw_31
.subckt dsp x=dsp13_outx_31 w=dsp13_outw_31 c=dsp13_out_31 out=dsp14_out_31 outx=dsp14_outx_31 outw=dsp14_outw_31
.subckt dsp x=dsp14_outx_31 w=dsp14_outw_31 c=dsp14_out_31 out=dsp15_out_31 outx=dsp15_outx_31 outw=dsp15_outw_31
.subckt dsp x=bram8_out_31 w=dsp15_outw_31 c=dsp15_out_31 out=dsp16_out_31 outx=dsp16_outx_31 outw=dsp16_outw_31
.subckt dsp x=dsp16_outx_31 w=dsp16_outw_31 c=dsp16_out_31 out=dsp17_out_31 outx=dsp17_outx_31 outw=dsp17_outw_31
.subckt dsp x=dsp17_outx_31 w=dsp17_outw_31 c=dsp17_out_31 out=dsp18_out_31 outx=dsp18_outx_31 outw=dsp18_outw_31
##-----------------------------------------------------------------##
##--------------------conv unit 32---------------------##
.subckt ultra_ram clock=clk we=we data=udata32 addr=uram_addr_32_1 out=bram1_in_32
.subckt ultra_ram clock=clk we=we data=dsp9_out_32 addr=uram_addr_32_2 out=uram2_out_32
#-----
.subckt block_ram clock=clk we=we data=bram1_in_32 addr=bram_addr_1_32 out=bram1_out_32
.subckt block_ram clock=clk we=we data=bram1_in_32 addr=bram_addr_2_32 out=bram2_out_32
.subckt block_ram clock=clk we=we data=bram2_out_32 addr=bram_addr_3_32 out=bram3_out_32
.subckt block_ram clock=clk we=we data=bram3_out_32 addr=bram_addr_4_32 out=bram4_out_32
.subckt block_ram clock=clk we=we data=bram1_in_32 addr=bram_addr_5_32 out=bram5_out_32
.subckt block_ram clock=clk we=we data=bram1_in_32 addr=bram_addr_6_32 out=bram6_out_32
.subckt block_ram clock=clk we=we data=bram6_out_32 addr=bram_addr_7_32 out=bram7_out_32
.subckt block_ram clock=clk we=we data=bram7_out_32 addr=bram_addr_8_32 out=bram8_out_32
#-----
.subckt dsp x=bram2_out_32 w=bram1_out_32 c=bram1_out_32 out=dsp1_out_32 outx=dsp1_outx_32 outw=dsp1_outw_32
.subckt dsp x=dsp1_outx_32 w=dsp1_outw_32 c=dsp1_out_32 out=dsp2_out_32 outx=dsp2_outx_32 outw=dsp2_outw_32
.subckt dsp x=dsp2_outx_32 w=dsp2_outw_32 c=dsp2_out_32 out=dsp3_out_32 outx=dsp3_outx_32 outw=dsp3_outw_32
.subckt dsp x=bram3_out_32 w=dsp3_outw_32 c=dsp3_out_32 out=dsp4_out_32 outx=dsp4_outx_32 outw=dsp4_outw_32
.subckt dsp x=dsp4_outx_32 w=dsp4_outw_32 c=dsp4_out_32 out=dsp5_out_32 outx=dsp5_outx_32 outw=dsp5_outw_32
.subckt dsp x=dsp5_outx_32 w=dsp5_outw_32 c=dsp5_out_32 out=dsp6_out_32 outx=dsp6_outx_32 outw=dsp6_outw_32
.subckt dsp x=bram4_out_32 w=dsp6_outw_32 c=dsp6_out_32 out=dsp7_out_32 outx=dsp7_outx_32 outw=dsp7_outw_32
.subckt dsp x=dsp7_outx_32 w=dsp7_outw_32 c=dsp7_out_32 out=dsp8_out_32 outx=dsp8_outx_32 outw=dsp8_outw_32
.subckt dsp x=dsp8_outx_32 w=dsp8_outw_32 c=dsp8_out_32 out=dsp9_out_32 outx=dsp9_outx_32 outw=dsp9_outw_32
.subckt dsp x=bram6_out_32 w=bram5_out_32 c=bram5_out_32 out=dsp10_out_32 outx=dsp10_outx_32 outw=dsp10_outw_32
.subckt dsp x=dsp10_outx_32 w=dsp10_outw_32 c=dsp10_out_32 out=dsp11_out_32 outx=dsp11_outx_32 outw=dsp11_outw_32
.subckt dsp x=dsp11_outx_32 w=dsp11_outw_32 c=dsp11_out_32 out=dsp12_out_32 outx=dsp12_outx_32 outw=dsp12_outw_32
.subckt dsp x=bram7_out_32 w=dsp12_outw_32 c=dsp12_out_32 out=dsp13_out_32 outx=dsp13_outx_32 outw=dsp13_outw_32
.subckt dsp x=dsp13_outx_32 w=dsp13_outw_32 c=dsp13_out_32 out=dsp14_out_32 outx=dsp14_outx_32 outw=dsp14_outw_32
.subckt dsp x=dsp14_outx_32 w=dsp14_outw_32 c=dsp14_out_32 out=dsp15_out_32 outx=dsp15_outx_32 outw=dsp15_outw_32
.subckt dsp x=bram8_out_32 w=dsp15_outw_32 c=dsp15_out_32 out=dsp16_out_32 outx=dsp16_outx_32 outw=dsp16_outw_32
.subckt dsp x=dsp16_outx_32 w=dsp16_outw_32 c=dsp16_out_32 out=dsp17_out_32 outx=dsp17_outx_32 outw=dsp17_outw_32
.subckt dsp x=dsp17_outx_32 w=dsp17_outw_32 c=dsp17_out_32 out=dsp18_out_32 outx=dsp18_outx_32 outw=dsp18_outw_32
##-----------------------------------------------------------------##
##--------------------conv unit 33---------------------##
.subckt ultra_ram clock=clk we=we data=udata33 addr=uram_addr_33_1 out=bram1_in_33
.subckt ultra_ram clock=clk we=we data=dsp9_out_33 addr=uram_addr_33_2 out=uram2_out_33
#-----
.subckt block_ram clock=clk we=we data=bram1_in_33 addr=bram_addr_1_33 out=bram1_out_33
.subckt block_ram clock=clk we=we data=bram1_in_33 addr=bram_addr_2_33 out=bram2_out_33
.subckt block_ram clock=clk we=we data=bram2_out_33 addr=bram_addr_3_33 out=bram3_out_33
.subckt block_ram clock=clk we=we data=bram3_out_33 addr=bram_addr_4_33 out=bram4_out_33
.subckt block_ram clock=clk we=we data=bram1_in_33 addr=bram_addr_5_33 out=bram5_out_33
.subckt block_ram clock=clk we=we data=bram1_in_33 addr=bram_addr_6_33 out=bram6_out_33
.subckt block_ram clock=clk we=we data=bram6_out_33 addr=bram_addr_7_33 out=bram7_out_33
.subckt block_ram clock=clk we=we data=bram7_out_33 addr=bram_addr_8_33 out=bram8_out_33
#-----
.subckt dsp x=bram2_out_33 w=bram1_out_33 c=bram1_out_33 out=dsp1_out_33 outx=dsp1_outx_33 outw=dsp1_outw_33
.subckt dsp x=dsp1_outx_33 w=dsp1_outw_33 c=dsp1_out_33 out=dsp2_out_33 outx=dsp2_outx_33 outw=dsp2_outw_33
.subckt dsp x=dsp2_outx_33 w=dsp2_outw_33 c=dsp2_out_33 out=dsp3_out_33 outx=dsp3_outx_33 outw=dsp3_outw_33
.subckt dsp x=bram3_out_33 w=dsp3_outw_33 c=dsp3_out_33 out=dsp4_out_33 outx=dsp4_outx_33 outw=dsp4_outw_33
.subckt dsp x=dsp4_outx_33 w=dsp4_outw_33 c=dsp4_out_33 out=dsp5_out_33 outx=dsp5_outx_33 outw=dsp5_outw_33
.subckt dsp x=dsp5_outx_33 w=dsp5_outw_33 c=dsp5_out_33 out=dsp6_out_33 outx=dsp6_outx_33 outw=dsp6_outw_33
.subckt dsp x=bram4_out_33 w=dsp6_outw_33 c=dsp6_out_33 out=dsp7_out_33 outx=dsp7_outx_33 outw=dsp7_outw_33
.subckt dsp x=dsp7_outx_33 w=dsp7_outw_33 c=dsp7_out_33 out=dsp8_out_33 outx=dsp8_outx_33 outw=dsp8_outw_33
.subckt dsp x=dsp8_outx_33 w=dsp8_outw_33 c=dsp8_out_33 out=dsp9_out_33 outx=dsp9_outx_33 outw=dsp9_outw_33
.subckt dsp x=bram6_out_33 w=bram5_out_33 c=bram5_out_33 out=dsp10_out_33 outx=dsp10_outx_33 outw=dsp10_outw_33
.subckt dsp x=dsp10_outx_33 w=dsp10_outw_33 c=dsp10_out_33 out=dsp11_out_33 outx=dsp11_outx_33 outw=dsp11_outw_33
.subckt dsp x=dsp11_outx_33 w=dsp11_outw_33 c=dsp11_out_33 out=dsp12_out_33 outx=dsp12_outx_33 outw=dsp12_outw_33
.subckt dsp x=bram7_out_33 w=dsp12_outw_33 c=dsp12_out_33 out=dsp13_out_33 outx=dsp13_outx_33 outw=dsp13_outw_33
.subckt dsp x=dsp13_outx_33 w=dsp13_outw_33 c=dsp13_out_33 out=dsp14_out_33 outx=dsp14_outx_33 outw=dsp14_outw_33
.subckt dsp x=dsp14_outx_33 w=dsp14_outw_33 c=dsp14_out_33 out=dsp15_out_33 outx=dsp15_outx_33 outw=dsp15_outw_33
.subckt dsp x=bram8_out_33 w=dsp15_outw_33 c=dsp15_out_33 out=dsp16_out_33 outx=dsp16_outx_33 outw=dsp16_outw_33
.subckt dsp x=dsp16_outx_33 w=dsp16_outw_33 c=dsp16_out_33 out=dsp17_out_33 outx=dsp17_outx_33 outw=dsp17_outw_33
.subckt dsp x=dsp17_outx_33 w=dsp17_outw_33 c=dsp17_out_33 out=dsp18_out_33 outx=dsp18_outx_33 outw=dsp18_outw_33
##-----------------------------------------------------------------##
##--------------------conv unit 34---------------------##
.subckt ultra_ram clock=clk we=we data=udata34 addr=uram_addr_34_1 out=bram1_in_34
.subckt ultra_ram clock=clk we=we data=dsp9_out_34 addr=uram_addr_34_2 out=uram2_out_34
#-----
.subckt block_ram clock=clk we=we data=bram1_in_34 addr=bram_addr_1_34 out=bram1_out_34
.subckt block_ram clock=clk we=we data=bram1_in_34 addr=bram_addr_2_34 out=bram2_out_34
.subckt block_ram clock=clk we=we data=bram2_out_34 addr=bram_addr_3_34 out=bram3_out_34
.subckt block_ram clock=clk we=we data=bram3_out_34 addr=bram_addr_4_34 out=bram4_out_34
.subckt block_ram clock=clk we=we data=bram1_in_34 addr=bram_addr_5_34 out=bram5_out_34
.subckt block_ram clock=clk we=we data=bram1_in_34 addr=bram_addr_6_34 out=bram6_out_34
.subckt block_ram clock=clk we=we data=bram6_out_34 addr=bram_addr_7_34 out=bram7_out_34
.subckt block_ram clock=clk we=we data=bram7_out_34 addr=bram_addr_8_34 out=bram8_out_34
#-----
.subckt dsp x=bram2_out_34 w=bram1_out_34 c=bram1_out_34 out=dsp1_out_34 outx=dsp1_outx_34 outw=dsp1_outw_34
.subckt dsp x=dsp1_outx_34 w=dsp1_outw_34 c=dsp1_out_34 out=dsp2_out_34 outx=dsp2_outx_34 outw=dsp2_outw_34
.subckt dsp x=dsp2_outx_34 w=dsp2_outw_34 c=dsp2_out_34 out=dsp3_out_34 outx=dsp3_outx_34 outw=dsp3_outw_34
.subckt dsp x=bram3_out_34 w=dsp3_outw_34 c=dsp3_out_34 out=dsp4_out_34 outx=dsp4_outx_34 outw=dsp4_outw_34
.subckt dsp x=dsp4_outx_34 w=dsp4_outw_34 c=dsp4_out_34 out=dsp5_out_34 outx=dsp5_outx_34 outw=dsp5_outw_34
.subckt dsp x=dsp5_outx_34 w=dsp5_outw_34 c=dsp5_out_34 out=dsp6_out_34 outx=dsp6_outx_34 outw=dsp6_outw_34
.subckt dsp x=bram4_out_34 w=dsp6_outw_34 c=dsp6_out_34 out=dsp7_out_34 outx=dsp7_outx_34 outw=dsp7_outw_34
.subckt dsp x=dsp7_outx_34 w=dsp7_outw_34 c=dsp7_out_34 out=dsp8_out_34 outx=dsp8_outx_34 outw=dsp8_outw_34
.subckt dsp x=dsp8_outx_34 w=dsp8_outw_34 c=dsp8_out_34 out=dsp9_out_34 outx=dsp9_outx_34 outw=dsp9_outw_34
.subckt dsp x=bram6_out_34 w=bram5_out_34 c=bram5_out_34 out=dsp10_out_34 outx=dsp10_outx_34 outw=dsp10_outw_34
.subckt dsp x=dsp10_outx_34 w=dsp10_outw_34 c=dsp10_out_34 out=dsp11_out_34 outx=dsp11_outx_34 outw=dsp11_outw_34
.subckt dsp x=dsp11_outx_34 w=dsp11_outw_34 c=dsp11_out_34 out=dsp12_out_34 outx=dsp12_outx_34 outw=dsp12_outw_34
.subckt dsp x=bram7_out_34 w=dsp12_outw_34 c=dsp12_out_34 out=dsp13_out_34 outx=dsp13_outx_34 outw=dsp13_outw_34
.subckt dsp x=dsp13_outx_34 w=dsp13_outw_34 c=dsp13_out_34 out=dsp14_out_34 outx=dsp14_outx_34 outw=dsp14_outw_34
.subckt dsp x=dsp14_outx_34 w=dsp14_outw_34 c=dsp14_out_34 out=dsp15_out_34 outx=dsp15_outx_34 outw=dsp15_outw_34
.subckt dsp x=bram8_out_34 w=dsp15_outw_34 c=dsp15_out_34 out=dsp16_out_34 outx=dsp16_outx_34 outw=dsp16_outw_34
.subckt dsp x=dsp16_outx_34 w=dsp16_outw_34 c=dsp16_out_34 out=dsp17_out_34 outx=dsp17_outx_34 outw=dsp17_outw_34
.subckt dsp x=dsp17_outx_34 w=dsp17_outw_34 c=dsp17_out_34 out=dsp18_out_34 outx=dsp18_outx_34 outw=dsp18_outw_34
##-----------------------------------------------------------------##
##--------------------conv unit 35---------------------##
.subckt ultra_ram clock=clk we=we data=udata35 addr=uram_addr_35_1 out=bram1_in_35
.subckt ultra_ram clock=clk we=we data=dsp9_out_35 addr=uram_addr_35_2 out=uram2_out_35
#-----
.subckt block_ram clock=clk we=we data=bram1_in_35 addr=bram_addr_1_35 out=bram1_out_35
.subckt block_ram clock=clk we=we data=bram1_in_35 addr=bram_addr_2_35 out=bram2_out_35
.subckt block_ram clock=clk we=we data=bram2_out_35 addr=bram_addr_3_35 out=bram3_out_35
.subckt block_ram clock=clk we=we data=bram3_out_35 addr=bram_addr_4_35 out=bram4_out_35
.subckt block_ram clock=clk we=we data=bram1_in_35 addr=bram_addr_5_35 out=bram5_out_35
.subckt block_ram clock=clk we=we data=bram1_in_35 addr=bram_addr_6_35 out=bram6_out_35
.subckt block_ram clock=clk we=we data=bram6_out_35 addr=bram_addr_7_35 out=bram7_out_35
.subckt block_ram clock=clk we=we data=bram7_out_35 addr=bram_addr_8_35 out=bram8_out_35
#-----
.subckt dsp x=bram2_out_35 w=bram1_out_35 c=bram1_out_35 out=dsp1_out_35 outx=dsp1_outx_35 outw=dsp1_outw_35
.subckt dsp x=dsp1_outx_35 w=dsp1_outw_35 c=dsp1_out_35 out=dsp2_out_35 outx=dsp2_outx_35 outw=dsp2_outw_35
.subckt dsp x=dsp2_outx_35 w=dsp2_outw_35 c=dsp2_out_35 out=dsp3_out_35 outx=dsp3_outx_35 outw=dsp3_outw_35
.subckt dsp x=bram3_out_35 w=dsp3_outw_35 c=dsp3_out_35 out=dsp4_out_35 outx=dsp4_outx_35 outw=dsp4_outw_35
.subckt dsp x=dsp4_outx_35 w=dsp4_outw_35 c=dsp4_out_35 out=dsp5_out_35 outx=dsp5_outx_35 outw=dsp5_outw_35
.subckt dsp x=dsp5_outx_35 w=dsp5_outw_35 c=dsp5_out_35 out=dsp6_out_35 outx=dsp6_outx_35 outw=dsp6_outw_35
.subckt dsp x=bram4_out_35 w=dsp6_outw_35 c=dsp6_out_35 out=dsp7_out_35 outx=dsp7_outx_35 outw=dsp7_outw_35
.subckt dsp x=dsp7_outx_35 w=dsp7_outw_35 c=dsp7_out_35 out=dsp8_out_35 outx=dsp8_outx_35 outw=dsp8_outw_35
.subckt dsp x=dsp8_outx_35 w=dsp8_outw_35 c=dsp8_out_35 out=dsp9_out_35 outx=dsp9_outx_35 outw=dsp9_outw_35
.subckt dsp x=bram6_out_35 w=bram5_out_35 c=bram5_out_35 out=dsp10_out_35 outx=dsp10_outx_35 outw=dsp10_outw_35
.subckt dsp x=dsp10_outx_35 w=dsp10_outw_35 c=dsp10_out_35 out=dsp11_out_35 outx=dsp11_outx_35 outw=dsp11_outw_35
.subckt dsp x=dsp11_outx_35 w=dsp11_outw_35 c=dsp11_out_35 out=dsp12_out_35 outx=dsp12_outx_35 outw=dsp12_outw_35
.subckt dsp x=bram7_out_35 w=dsp12_outw_35 c=dsp12_out_35 out=dsp13_out_35 outx=dsp13_outx_35 outw=dsp13_outw_35
.subckt dsp x=dsp13_outx_35 w=dsp13_outw_35 c=dsp13_out_35 out=dsp14_out_35 outx=dsp14_outx_35 outw=dsp14_outw_35
.subckt dsp x=dsp14_outx_35 w=dsp14_outw_35 c=dsp14_out_35 out=dsp15_out_35 outx=dsp15_outx_35 outw=dsp15_outw_35
.subckt dsp x=bram8_out_35 w=dsp15_outw_35 c=dsp15_out_35 out=dsp16_out_35 outx=dsp16_outx_35 outw=dsp16_outw_35
.subckt dsp x=dsp16_outx_35 w=dsp16_outw_35 c=dsp16_out_35 out=dsp17_out_35 outx=dsp17_outx_35 outw=dsp17_outw_35
.subckt dsp x=dsp17_outx_35 w=dsp17_outw_35 c=dsp17_out_35 out=dsp18_out_35 outx=dsp18_outx_35 outw=dsp18_outw_35
##-----------------------------------------------------------------##
##--------------------conv unit 36---------------------##
.subckt ultra_ram clock=clk we=we data=udata36 addr=uram_addr_36_1 out=bram1_in_36
.subckt ultra_ram clock=clk we=we data=dsp9_out_36 addr=uram_addr_36_2 out=uram2_out_36
#-----
.subckt block_ram clock=clk we=we data=bram1_in_36 addr=bram_addr_1_36 out=bram1_out_36
.subckt block_ram clock=clk we=we data=bram1_in_36 addr=bram_addr_2_36 out=bram2_out_36
.subckt block_ram clock=clk we=we data=bram2_out_36 addr=bram_addr_3_36 out=bram3_out_36
.subckt block_ram clock=clk we=we data=bram3_out_36 addr=bram_addr_4_36 out=bram4_out_36
.subckt block_ram clock=clk we=we data=bram1_in_36 addr=bram_addr_5_36 out=bram5_out_36
.subckt block_ram clock=clk we=we data=bram1_in_36 addr=bram_addr_6_36 out=bram6_out_36
.subckt block_ram clock=clk we=we data=bram6_out_36 addr=bram_addr_7_36 out=bram7_out_36
.subckt block_ram clock=clk we=we data=bram7_out_36 addr=bram_addr_8_36 out=bram8_out_36
#-----
.subckt dsp x=bram2_out_36 w=bram1_out_36 c=bram1_out_36 out=dsp1_out_36 outx=dsp1_outx_36 outw=dsp1_outw_36
.subckt dsp x=dsp1_outx_36 w=dsp1_outw_36 c=dsp1_out_36 out=dsp2_out_36 outx=dsp2_outx_36 outw=dsp2_outw_36
.subckt dsp x=dsp2_outx_36 w=dsp2_outw_36 c=dsp2_out_36 out=dsp3_out_36 outx=dsp3_outx_36 outw=dsp3_outw_36
.subckt dsp x=bram3_out_36 w=dsp3_outw_36 c=dsp3_out_36 out=dsp4_out_36 outx=dsp4_outx_36 outw=dsp4_outw_36
.subckt dsp x=dsp4_outx_36 w=dsp4_outw_36 c=dsp4_out_36 out=dsp5_out_36 outx=dsp5_outx_36 outw=dsp5_outw_36
.subckt dsp x=dsp5_outx_36 w=dsp5_outw_36 c=dsp5_out_36 out=dsp6_out_36 outx=dsp6_outx_36 outw=dsp6_outw_36
.subckt dsp x=bram4_out_36 w=dsp6_outw_36 c=dsp6_out_36 out=dsp7_out_36 outx=dsp7_outx_36 outw=dsp7_outw_36
.subckt dsp x=dsp7_outx_36 w=dsp7_outw_36 c=dsp7_out_36 out=dsp8_out_36 outx=dsp8_outx_36 outw=dsp8_outw_36
.subckt dsp x=dsp8_outx_36 w=dsp8_outw_36 c=dsp8_out_36 out=dsp9_out_36 outx=dsp9_outx_36 outw=dsp9_outw_36
.subckt dsp x=bram6_out_36 w=bram5_out_36 c=bram5_out_36 out=dsp10_out_36 outx=dsp10_outx_36 outw=dsp10_outw_36
.subckt dsp x=dsp10_outx_36 w=dsp10_outw_36 c=dsp10_out_36 out=dsp11_out_36 outx=dsp11_outx_36 outw=dsp11_outw_36
.subckt dsp x=dsp11_outx_36 w=dsp11_outw_36 c=dsp11_out_36 out=dsp12_out_36 outx=dsp12_outx_36 outw=dsp12_outw_36
.subckt dsp x=bram7_out_36 w=dsp12_outw_36 c=dsp12_out_36 out=dsp13_out_36 outx=dsp13_outx_36 outw=dsp13_outw_36
.subckt dsp x=dsp13_outx_36 w=dsp13_outw_36 c=dsp13_out_36 out=dsp14_out_36 outx=dsp14_outx_36 outw=dsp14_outw_36
.subckt dsp x=dsp14_outx_36 w=dsp14_outw_36 c=dsp14_out_36 out=dsp15_out_36 outx=dsp15_outx_36 outw=dsp15_outw_36
.subckt dsp x=bram8_out_36 w=dsp15_outw_36 c=dsp15_out_36 out=dsp16_out_36 outx=dsp16_outx_36 outw=dsp16_outw_36
.subckt dsp x=dsp16_outx_36 w=dsp16_outw_36 c=dsp16_out_36 out=dsp17_out_36 outx=dsp17_outx_36 outw=dsp17_outw_36
.subckt dsp x=dsp17_outx_36 w=dsp17_outw_36 c=dsp17_out_36 out=dsp18_out_36 outx=dsp18_outx_36 outw=dsp18_outw_36
##-----------------------------------------------------------------##
##--------------------conv unit 37---------------------##
.subckt ultra_ram clock=clk we=we data=udata37 addr=uram_addr_37_1 out=bram1_in_37
.subckt ultra_ram clock=clk we=we data=dsp9_out_37 addr=uram_addr_37_2 out=uram2_out_37
#-----
.subckt block_ram clock=clk we=we data=bram1_in_37 addr=bram_addr_1_37 out=bram1_out_37
.subckt block_ram clock=clk we=we data=bram1_in_37 addr=bram_addr_2_37 out=bram2_out_37
.subckt block_ram clock=clk we=we data=bram2_out_37 addr=bram_addr_3_37 out=bram3_out_37
.subckt block_ram clock=clk we=we data=bram3_out_37 addr=bram_addr_4_37 out=bram4_out_37
.subckt block_ram clock=clk we=we data=bram1_in_37 addr=bram_addr_5_37 out=bram5_out_37
.subckt block_ram clock=clk we=we data=bram1_in_37 addr=bram_addr_6_37 out=bram6_out_37
.subckt block_ram clock=clk we=we data=bram6_out_37 addr=bram_addr_7_37 out=bram7_out_37
.subckt block_ram clock=clk we=we data=bram7_out_37 addr=bram_addr_8_37 out=bram8_out_37
#-----
.subckt dsp x=bram2_out_37 w=bram1_out_37 c=bram1_out_37 out=dsp1_out_37 outx=dsp1_outx_37 outw=dsp1_outw_37
.subckt dsp x=dsp1_outx_37 w=dsp1_outw_37 c=dsp1_out_37 out=dsp2_out_37 outx=dsp2_outx_37 outw=dsp2_outw_37
.subckt dsp x=dsp2_outx_37 w=dsp2_outw_37 c=dsp2_out_37 out=dsp3_out_37 outx=dsp3_outx_37 outw=dsp3_outw_37
.subckt dsp x=bram3_out_37 w=dsp3_outw_37 c=dsp3_out_37 out=dsp4_out_37 outx=dsp4_outx_37 outw=dsp4_outw_37
.subckt dsp x=dsp4_outx_37 w=dsp4_outw_37 c=dsp4_out_37 out=dsp5_out_37 outx=dsp5_outx_37 outw=dsp5_outw_37
.subckt dsp x=dsp5_outx_37 w=dsp5_outw_37 c=dsp5_out_37 out=dsp6_out_37 outx=dsp6_outx_37 outw=dsp6_outw_37
.subckt dsp x=bram4_out_37 w=dsp6_outw_37 c=dsp6_out_37 out=dsp7_out_37 outx=dsp7_outx_37 outw=dsp7_outw_37
.subckt dsp x=dsp7_outx_37 w=dsp7_outw_37 c=dsp7_out_37 out=dsp8_out_37 outx=dsp8_outx_37 outw=dsp8_outw_37
.subckt dsp x=dsp8_outx_37 w=dsp8_outw_37 c=dsp8_out_37 out=dsp9_out_37 outx=dsp9_outx_37 outw=dsp9_outw_37
.subckt dsp x=bram6_out_37 w=bram5_out_37 c=bram5_out_37 out=dsp10_out_37 outx=dsp10_outx_37 outw=dsp10_outw_37
.subckt dsp x=dsp10_outx_37 w=dsp10_outw_37 c=dsp10_out_37 out=dsp11_out_37 outx=dsp11_outx_37 outw=dsp11_outw_37
.subckt dsp x=dsp11_outx_37 w=dsp11_outw_37 c=dsp11_out_37 out=dsp12_out_37 outx=dsp12_outx_37 outw=dsp12_outw_37
.subckt dsp x=bram7_out_37 w=dsp12_outw_37 c=dsp12_out_37 out=dsp13_out_37 outx=dsp13_outx_37 outw=dsp13_outw_37
.subckt dsp x=dsp13_outx_37 w=dsp13_outw_37 c=dsp13_out_37 out=dsp14_out_37 outx=dsp14_outx_37 outw=dsp14_outw_37
.subckt dsp x=dsp14_outx_37 w=dsp14_outw_37 c=dsp14_out_37 out=dsp15_out_37 outx=dsp15_outx_37 outw=dsp15_outw_37
.subckt dsp x=bram8_out_37 w=dsp15_outw_37 c=dsp15_out_37 out=dsp16_out_37 outx=dsp16_outx_37 outw=dsp16_outw_37
.subckt dsp x=dsp16_outx_37 w=dsp16_outw_37 c=dsp16_out_37 out=dsp17_out_37 outx=dsp17_outx_37 outw=dsp17_outw_37
.subckt dsp x=dsp17_outx_37 w=dsp17_outw_37 c=dsp17_out_37 out=dsp18_out_37 outx=dsp18_outx_37 outw=dsp18_outw_37
##-----------------------------------------------------------------##
##--------------------conv unit 38---------------------##
.subckt ultra_ram clock=clk we=we data=udata38 addr=uram_addr_38_1 out=bram1_in_38
.subckt ultra_ram clock=clk we=we data=dsp9_out_38 addr=uram_addr_38_2 out=uram2_out_38
#-----
.subckt block_ram clock=clk we=we data=bram1_in_38 addr=bram_addr_1_38 out=bram1_out_38
.subckt block_ram clock=clk we=we data=bram1_in_38 addr=bram_addr_2_38 out=bram2_out_38
.subckt block_ram clock=clk we=we data=bram2_out_38 addr=bram_addr_3_38 out=bram3_out_38
.subckt block_ram clock=clk we=we data=bram3_out_38 addr=bram_addr_4_38 out=bram4_out_38
.subckt block_ram clock=clk we=we data=bram1_in_38 addr=bram_addr_5_38 out=bram5_out_38
.subckt block_ram clock=clk we=we data=bram1_in_38 addr=bram_addr_6_38 out=bram6_out_38
.subckt block_ram clock=clk we=we data=bram6_out_38 addr=bram_addr_7_38 out=bram7_out_38
.subckt block_ram clock=clk we=we data=bram7_out_38 addr=bram_addr_8_38 out=bram8_out_38
#-----
.subckt dsp x=bram2_out_38 w=bram1_out_38 c=bram1_out_38 out=dsp1_out_38 outx=dsp1_outx_38 outw=dsp1_outw_38
.subckt dsp x=dsp1_outx_38 w=dsp1_outw_38 c=dsp1_out_38 out=dsp2_out_38 outx=dsp2_outx_38 outw=dsp2_outw_38
.subckt dsp x=dsp2_outx_38 w=dsp2_outw_38 c=dsp2_out_38 out=dsp3_out_38 outx=dsp3_outx_38 outw=dsp3_outw_38
.subckt dsp x=bram3_out_38 w=dsp3_outw_38 c=dsp3_out_38 out=dsp4_out_38 outx=dsp4_outx_38 outw=dsp4_outw_38
.subckt dsp x=dsp4_outx_38 w=dsp4_outw_38 c=dsp4_out_38 out=dsp5_out_38 outx=dsp5_outx_38 outw=dsp5_outw_38
.subckt dsp x=dsp5_outx_38 w=dsp5_outw_38 c=dsp5_out_38 out=dsp6_out_38 outx=dsp6_outx_38 outw=dsp6_outw_38
.subckt dsp x=bram4_out_38 w=dsp6_outw_38 c=dsp6_out_38 out=dsp7_out_38 outx=dsp7_outx_38 outw=dsp7_outw_38
.subckt dsp x=dsp7_outx_38 w=dsp7_outw_38 c=dsp7_out_38 out=dsp8_out_38 outx=dsp8_outx_38 outw=dsp8_outw_38
.subckt dsp x=dsp8_outx_38 w=dsp8_outw_38 c=dsp8_out_38 out=dsp9_out_38 outx=dsp9_outx_38 outw=dsp9_outw_38
.subckt dsp x=bram6_out_38 w=bram5_out_38 c=bram5_out_38 out=dsp10_out_38 outx=dsp10_outx_38 outw=dsp10_outw_38
.subckt dsp x=dsp10_outx_38 w=dsp10_outw_38 c=dsp10_out_38 out=dsp11_out_38 outx=dsp11_outx_38 outw=dsp11_outw_38
.subckt dsp x=dsp11_outx_38 w=dsp11_outw_38 c=dsp11_out_38 out=dsp12_out_38 outx=dsp12_outx_38 outw=dsp12_outw_38
.subckt dsp x=bram7_out_38 w=dsp12_outw_38 c=dsp12_out_38 out=dsp13_out_38 outx=dsp13_outx_38 outw=dsp13_outw_38
.subckt dsp x=dsp13_outx_38 w=dsp13_outw_38 c=dsp13_out_38 out=dsp14_out_38 outx=dsp14_outx_38 outw=dsp14_outw_38
.subckt dsp x=dsp14_outx_38 w=dsp14_outw_38 c=dsp14_out_38 out=dsp15_out_38 outx=dsp15_outx_38 outw=dsp15_outw_38
.subckt dsp x=bram8_out_38 w=dsp15_outw_38 c=dsp15_out_38 out=dsp16_out_38 outx=dsp16_outx_38 outw=dsp16_outw_38
.subckt dsp x=dsp16_outx_38 w=dsp16_outw_38 c=dsp16_out_38 out=dsp17_out_38 outx=dsp17_outx_38 outw=dsp17_outw_38
.subckt dsp x=dsp17_outx_38 w=dsp17_outw_38 c=dsp17_out_38 out=dsp18_out_38 outx=dsp18_outx_38 outw=dsp18_outw_38
##-----------------------------------------------------------------##
##--------------------conv unit 39---------------------##
.subckt ultra_ram clock=clk we=we data=udata39 addr=uram_addr_39_1 out=bram1_in_39
.subckt ultra_ram clock=clk we=we data=dsp9_out_39 addr=uram_addr_39_2 out=uram2_out_39
#-----
.subckt block_ram clock=clk we=we data=bram1_in_39 addr=bram_addr_1_39 out=bram1_out_39
.subckt block_ram clock=clk we=we data=bram1_in_39 addr=bram_addr_2_39 out=bram2_out_39
.subckt block_ram clock=clk we=we data=bram2_out_39 addr=bram_addr_3_39 out=bram3_out_39
.subckt block_ram clock=clk we=we data=bram3_out_39 addr=bram_addr_4_39 out=bram4_out_39
.subckt block_ram clock=clk we=we data=bram1_in_39 addr=bram_addr_5_39 out=bram5_out_39
.subckt block_ram clock=clk we=we data=bram1_in_39 addr=bram_addr_6_39 out=bram6_out_39
.subckt block_ram clock=clk we=we data=bram6_out_39 addr=bram_addr_7_39 out=bram7_out_39
.subckt block_ram clock=clk we=we data=bram7_out_39 addr=bram_addr_8_39 out=bram8_out_39
#-----
.subckt dsp x=bram2_out_39 w=bram1_out_39 c=bram1_out_39 out=dsp1_out_39 outx=dsp1_outx_39 outw=dsp1_outw_39
.subckt dsp x=dsp1_outx_39 w=dsp1_outw_39 c=dsp1_out_39 out=dsp2_out_39 outx=dsp2_outx_39 outw=dsp2_outw_39
.subckt dsp x=dsp2_outx_39 w=dsp2_outw_39 c=dsp2_out_39 out=dsp3_out_39 outx=dsp3_outx_39 outw=dsp3_outw_39
.subckt dsp x=bram3_out_39 w=dsp3_outw_39 c=dsp3_out_39 out=dsp4_out_39 outx=dsp4_outx_39 outw=dsp4_outw_39
.subckt dsp x=dsp4_outx_39 w=dsp4_outw_39 c=dsp4_out_39 out=dsp5_out_39 outx=dsp5_outx_39 outw=dsp5_outw_39
.subckt dsp x=dsp5_outx_39 w=dsp5_outw_39 c=dsp5_out_39 out=dsp6_out_39 outx=dsp6_outx_39 outw=dsp6_outw_39
.subckt dsp x=bram4_out_39 w=dsp6_outw_39 c=dsp6_out_39 out=dsp7_out_39 outx=dsp7_outx_39 outw=dsp7_outw_39
.subckt dsp x=dsp7_outx_39 w=dsp7_outw_39 c=dsp7_out_39 out=dsp8_out_39 outx=dsp8_outx_39 outw=dsp8_outw_39
.subckt dsp x=dsp8_outx_39 w=dsp8_outw_39 c=dsp8_out_39 out=dsp9_out_39 outx=dsp9_outx_39 outw=dsp9_outw_39
.subckt dsp x=bram6_out_39 w=bram5_out_39 c=bram5_out_39 out=dsp10_out_39 outx=dsp10_outx_39 outw=dsp10_outw_39
.subckt dsp x=dsp10_outx_39 w=dsp10_outw_39 c=dsp10_out_39 out=dsp11_out_39 outx=dsp11_outx_39 outw=dsp11_outw_39
.subckt dsp x=dsp11_outx_39 w=dsp11_outw_39 c=dsp11_out_39 out=dsp12_out_39 outx=dsp12_outx_39 outw=dsp12_outw_39
.subckt dsp x=bram7_out_39 w=dsp12_outw_39 c=dsp12_out_39 out=dsp13_out_39 outx=dsp13_outx_39 outw=dsp13_outw_39
.subckt dsp x=dsp13_outx_39 w=dsp13_outw_39 c=dsp13_out_39 out=dsp14_out_39 outx=dsp14_outx_39 outw=dsp14_outw_39
.subckt dsp x=dsp14_outx_39 w=dsp14_outw_39 c=dsp14_out_39 out=dsp15_out_39 outx=dsp15_outx_39 outw=dsp15_outw_39
.subckt dsp x=bram8_out_39 w=dsp15_outw_39 c=dsp15_out_39 out=dsp16_out_39 outx=dsp16_outx_39 outw=dsp16_outw_39
.subckt dsp x=dsp16_outx_39 w=dsp16_outw_39 c=dsp16_out_39 out=dsp17_out_39 outx=dsp17_outx_39 outw=dsp17_outw_39
.subckt dsp x=dsp17_outx_39 w=dsp17_outw_39 c=dsp17_out_39 out=dsp18_out_39 outx=dsp18_outx_39 outw=dsp18_outw_39
##-----------------------------------------------------------------##
##--------------------conv unit 40---------------------##
.subckt ultra_ram clock=clk we=we data=udata40 addr=uram_addr_40_1 out=bram1_in_40
.subckt ultra_ram clock=clk we=we data=dsp9_out_40 addr=uram_addr_40_2 out=uram2_out_40
#-----
.subckt block_ram clock=clk we=we data=bram1_in_40 addr=bram_addr_1_40 out=bram1_out_40
.subckt block_ram clock=clk we=we data=bram1_in_40 addr=bram_addr_2_40 out=bram2_out_40
.subckt block_ram clock=clk we=we data=bram2_out_40 addr=bram_addr_3_40 out=bram3_out_40
.subckt block_ram clock=clk we=we data=bram3_out_40 addr=bram_addr_4_40 out=bram4_out_40
.subckt block_ram clock=clk we=we data=bram1_in_40 addr=bram_addr_5_40 out=bram5_out_40
.subckt block_ram clock=clk we=we data=bram1_in_40 addr=bram_addr_6_40 out=bram6_out_40
.subckt block_ram clock=clk we=we data=bram6_out_40 addr=bram_addr_7_40 out=bram7_out_40
.subckt block_ram clock=clk we=we data=bram7_out_40 addr=bram_addr_8_40 out=bram8_out_40
#-----
.subckt dsp x=bram2_out_40 w=bram1_out_40 c=bram1_out_40 out=dsp1_out_40 outx=dsp1_outx_40 outw=dsp1_outw_40
.subckt dsp x=dsp1_outx_40 w=dsp1_outw_40 c=dsp1_out_40 out=dsp2_out_40 outx=dsp2_outx_40 outw=dsp2_outw_40
.subckt dsp x=dsp2_outx_40 w=dsp2_outw_40 c=dsp2_out_40 out=dsp3_out_40 outx=dsp3_outx_40 outw=dsp3_outw_40
.subckt dsp x=bram3_out_40 w=dsp3_outw_40 c=dsp3_out_40 out=dsp4_out_40 outx=dsp4_outx_40 outw=dsp4_outw_40
.subckt dsp x=dsp4_outx_40 w=dsp4_outw_40 c=dsp4_out_40 out=dsp5_out_40 outx=dsp5_outx_40 outw=dsp5_outw_40
.subckt dsp x=dsp5_outx_40 w=dsp5_outw_40 c=dsp5_out_40 out=dsp6_out_40 outx=dsp6_outx_40 outw=dsp6_outw_40
.subckt dsp x=bram4_out_40 w=dsp6_outw_40 c=dsp6_out_40 out=dsp7_out_40 outx=dsp7_outx_40 outw=dsp7_outw_40
.subckt dsp x=dsp7_outx_40 w=dsp7_outw_40 c=dsp7_out_40 out=dsp8_out_40 outx=dsp8_outx_40 outw=dsp8_outw_40
.subckt dsp x=dsp8_outx_40 w=dsp8_outw_40 c=dsp8_out_40 out=dsp9_out_40 outx=dsp9_outx_40 outw=dsp9_outw_40
.subckt dsp x=bram6_out_40 w=bram5_out_40 c=bram5_out_40 out=dsp10_out_40 outx=dsp10_outx_40 outw=dsp10_outw_40
.subckt dsp x=dsp10_outx_40 w=dsp10_outw_40 c=dsp10_out_40 out=dsp11_out_40 outx=dsp11_outx_40 outw=dsp11_outw_40
.subckt dsp x=dsp11_outx_40 w=dsp11_outw_40 c=dsp11_out_40 out=dsp12_out_40 outx=dsp12_outx_40 outw=dsp12_outw_40
.subckt dsp x=bram7_out_40 w=dsp12_outw_40 c=dsp12_out_40 out=dsp13_out_40 outx=dsp13_outx_40 outw=dsp13_outw_40
.subckt dsp x=dsp13_outx_40 w=dsp13_outw_40 c=dsp13_out_40 out=dsp14_out_40 outx=dsp14_outx_40 outw=dsp14_outw_40
.subckt dsp x=dsp14_outx_40 w=dsp14_outw_40 c=dsp14_out_40 out=dsp15_out_40 outx=dsp15_outx_40 outw=dsp15_outw_40
.subckt dsp x=bram8_out_40 w=dsp15_outw_40 c=dsp15_out_40 out=dsp16_out_40 outx=dsp16_outx_40 outw=dsp16_outw_40
.subckt dsp x=dsp16_outx_40 w=dsp16_outw_40 c=dsp16_out_40 out=dsp17_out_40 outx=dsp17_outx_40 outw=dsp17_outw_40
.subckt dsp x=dsp17_outx_40 w=dsp17_outw_40 c=dsp17_out_40 out=dsp18_out_40 outx=dsp18_outx_40 outw=dsp18_outw_40
##-----------------------------------------------------------------##
##--------------------conv unit 41---------------------##
.subckt ultra_ram clock=clk we=we data=udata41 addr=uram_addr_41_1 out=bram1_in_41
.subckt ultra_ram clock=clk we=we data=dsp9_out_41 addr=uram_addr_41_2 out=uram2_out_41
#-----
.subckt block_ram clock=clk we=we data=bram1_in_41 addr=bram_addr_1_41 out=bram1_out_41
.subckt block_ram clock=clk we=we data=bram1_in_41 addr=bram_addr_2_41 out=bram2_out_41
.subckt block_ram clock=clk we=we data=bram2_out_41 addr=bram_addr_3_41 out=bram3_out_41
.subckt block_ram clock=clk we=we data=bram3_out_41 addr=bram_addr_4_41 out=bram4_out_41
.subckt block_ram clock=clk we=we data=bram1_in_41 addr=bram_addr_5_41 out=bram5_out_41
.subckt block_ram clock=clk we=we data=bram1_in_41 addr=bram_addr_6_41 out=bram6_out_41
.subckt block_ram clock=clk we=we data=bram6_out_41 addr=bram_addr_7_41 out=bram7_out_41
.subckt block_ram clock=clk we=we data=bram7_out_41 addr=bram_addr_8_41 out=bram8_out_41
#-----
.subckt dsp x=bram2_out_41 w=bram1_out_41 c=bram1_out_41 out=dsp1_out_41 outx=dsp1_outx_41 outw=dsp1_outw_41
.subckt dsp x=dsp1_outx_41 w=dsp1_outw_41 c=dsp1_out_41 out=dsp2_out_41 outx=dsp2_outx_41 outw=dsp2_outw_41
.subckt dsp x=dsp2_outx_41 w=dsp2_outw_41 c=dsp2_out_41 out=dsp3_out_41 outx=dsp3_outx_41 outw=dsp3_outw_41
.subckt dsp x=bram3_out_41 w=dsp3_outw_41 c=dsp3_out_41 out=dsp4_out_41 outx=dsp4_outx_41 outw=dsp4_outw_41
.subckt dsp x=dsp4_outx_41 w=dsp4_outw_41 c=dsp4_out_41 out=dsp5_out_41 outx=dsp5_outx_41 outw=dsp5_outw_41
.subckt dsp x=dsp5_outx_41 w=dsp5_outw_41 c=dsp5_out_41 out=dsp6_out_41 outx=dsp6_outx_41 outw=dsp6_outw_41
.subckt dsp x=bram4_out_41 w=dsp6_outw_41 c=dsp6_out_41 out=dsp7_out_41 outx=dsp7_outx_41 outw=dsp7_outw_41
.subckt dsp x=dsp7_outx_41 w=dsp7_outw_41 c=dsp7_out_41 out=dsp8_out_41 outx=dsp8_outx_41 outw=dsp8_outw_41
.subckt dsp x=dsp8_outx_41 w=dsp8_outw_41 c=dsp8_out_41 out=dsp9_out_41 outx=dsp9_outx_41 outw=dsp9_outw_41
.subckt dsp x=bram6_out_41 w=bram5_out_41 c=bram5_out_41 out=dsp10_out_41 outx=dsp10_outx_41 outw=dsp10_outw_41
.subckt dsp x=dsp10_outx_41 w=dsp10_outw_41 c=dsp10_out_41 out=dsp11_out_41 outx=dsp11_outx_41 outw=dsp11_outw_41
.subckt dsp x=dsp11_outx_41 w=dsp11_outw_41 c=dsp11_out_41 out=dsp12_out_41 outx=dsp12_outx_41 outw=dsp12_outw_41
.subckt dsp x=bram7_out_41 w=dsp12_outw_41 c=dsp12_out_41 out=dsp13_out_41 outx=dsp13_outx_41 outw=dsp13_outw_41
.subckt dsp x=dsp13_outx_41 w=dsp13_outw_41 c=dsp13_out_41 out=dsp14_out_41 outx=dsp14_outx_41 outw=dsp14_outw_41
.subckt dsp x=dsp14_outx_41 w=dsp14_outw_41 c=dsp14_out_41 out=dsp15_out_41 outx=dsp15_outx_41 outw=dsp15_outw_41
.subckt dsp x=bram8_out_41 w=dsp15_outw_41 c=dsp15_out_41 out=dsp16_out_41 outx=dsp16_outx_41 outw=dsp16_outw_41
.subckt dsp x=dsp16_outx_41 w=dsp16_outw_41 c=dsp16_out_41 out=dsp17_out_41 outx=dsp17_outx_41 outw=dsp17_outw_41
.subckt dsp x=dsp17_outx_41 w=dsp17_outw_41 c=dsp17_out_41 out=dsp18_out_41 outx=dsp18_outx_41 outw=dsp18_outw_41
##-----------------------------------------------------------------##
##--------------------conv unit 42---------------------##
.subckt ultra_ram clock=clk we=we data=udata42 addr=uram_addr_42_1 out=bram1_in_42
.subckt ultra_ram clock=clk we=we data=dsp9_out_42 addr=uram_addr_42_2 out=uram2_out_42
#-----
.subckt block_ram clock=clk we=we data=bram1_in_42 addr=bram_addr_1_42 out=bram1_out_42
.subckt block_ram clock=clk we=we data=bram1_in_42 addr=bram_addr_2_42 out=bram2_out_42
.subckt block_ram clock=clk we=we data=bram2_out_42 addr=bram_addr_3_42 out=bram3_out_42
.subckt block_ram clock=clk we=we data=bram3_out_42 addr=bram_addr_4_42 out=bram4_out_42
.subckt block_ram clock=clk we=we data=bram1_in_42 addr=bram_addr_5_42 out=bram5_out_42
.subckt block_ram clock=clk we=we data=bram1_in_42 addr=bram_addr_6_42 out=bram6_out_42
.subckt block_ram clock=clk we=we data=bram6_out_42 addr=bram_addr_7_42 out=bram7_out_42
.subckt block_ram clock=clk we=we data=bram7_out_42 addr=bram_addr_8_42 out=bram8_out_42
#-----
.subckt dsp x=bram2_out_42 w=bram1_out_42 c=bram1_out_42 out=dsp1_out_42 outx=dsp1_outx_42 outw=dsp1_outw_42
.subckt dsp x=dsp1_outx_42 w=dsp1_outw_42 c=dsp1_out_42 out=dsp2_out_42 outx=dsp2_outx_42 outw=dsp2_outw_42
.subckt dsp x=dsp2_outx_42 w=dsp2_outw_42 c=dsp2_out_42 out=dsp3_out_42 outx=dsp3_outx_42 outw=dsp3_outw_42
.subckt dsp x=bram3_out_42 w=dsp3_outw_42 c=dsp3_out_42 out=dsp4_out_42 outx=dsp4_outx_42 outw=dsp4_outw_42
.subckt dsp x=dsp4_outx_42 w=dsp4_outw_42 c=dsp4_out_42 out=dsp5_out_42 outx=dsp5_outx_42 outw=dsp5_outw_42
.subckt dsp x=dsp5_outx_42 w=dsp5_outw_42 c=dsp5_out_42 out=dsp6_out_42 outx=dsp6_outx_42 outw=dsp6_outw_42
.subckt dsp x=bram4_out_42 w=dsp6_outw_42 c=dsp6_out_42 out=dsp7_out_42 outx=dsp7_outx_42 outw=dsp7_outw_42
.subckt dsp x=dsp7_outx_42 w=dsp7_outw_42 c=dsp7_out_42 out=dsp8_out_42 outx=dsp8_outx_42 outw=dsp8_outw_42
.subckt dsp x=dsp8_outx_42 w=dsp8_outw_42 c=dsp8_out_42 out=dsp9_out_42 outx=dsp9_outx_42 outw=dsp9_outw_42
.subckt dsp x=bram6_out_42 w=bram5_out_42 c=bram5_out_42 out=dsp10_out_42 outx=dsp10_outx_42 outw=dsp10_outw_42
.subckt dsp x=dsp10_outx_42 w=dsp10_outw_42 c=dsp10_out_42 out=dsp11_out_42 outx=dsp11_outx_42 outw=dsp11_outw_42
.subckt dsp x=dsp11_outx_42 w=dsp11_outw_42 c=dsp11_out_42 out=dsp12_out_42 outx=dsp12_outx_42 outw=dsp12_outw_42
.subckt dsp x=bram7_out_42 w=dsp12_outw_42 c=dsp12_out_42 out=dsp13_out_42 outx=dsp13_outx_42 outw=dsp13_outw_42
.subckt dsp x=dsp13_outx_42 w=dsp13_outw_42 c=dsp13_out_42 out=dsp14_out_42 outx=dsp14_outx_42 outw=dsp14_outw_42
.subckt dsp x=dsp14_outx_42 w=dsp14_outw_42 c=dsp14_out_42 out=dsp15_out_42 outx=dsp15_outx_42 outw=dsp15_outw_42
.subckt dsp x=bram8_out_42 w=dsp15_outw_42 c=dsp15_out_42 out=dsp16_out_42 outx=dsp16_outx_42 outw=dsp16_outw_42
.subckt dsp x=dsp16_outx_42 w=dsp16_outw_42 c=dsp16_out_42 out=dsp17_out_42 outx=dsp17_outx_42 outw=dsp17_outw_42
.subckt dsp x=dsp17_outx_42 w=dsp17_outw_42 c=dsp17_out_42 out=dsp18_out_42 outx=dsp18_outx_42 outw=dsp18_outw_42
##-----------------------------------------------------------------##
##--------------------conv unit 43---------------------##
.subckt ultra_ram clock=clk we=we data=udata43 addr=uram_addr_43_1 out=bram1_in_43
.subckt ultra_ram clock=clk we=we data=dsp9_out_43 addr=uram_addr_43_2 out=uram2_out_43
#-----
.subckt block_ram clock=clk we=we data=bram1_in_43 addr=bram_addr_1_43 out=bram1_out_43
.subckt block_ram clock=clk we=we data=bram1_in_43 addr=bram_addr_2_43 out=bram2_out_43
.subckt block_ram clock=clk we=we data=bram2_out_43 addr=bram_addr_3_43 out=bram3_out_43
.subckt block_ram clock=clk we=we data=bram3_out_43 addr=bram_addr_4_43 out=bram4_out_43
.subckt block_ram clock=clk we=we data=bram1_in_43 addr=bram_addr_5_43 out=bram5_out_43
.subckt block_ram clock=clk we=we data=bram1_in_43 addr=bram_addr_6_43 out=bram6_out_43
.subckt block_ram clock=clk we=we data=bram6_out_43 addr=bram_addr_7_43 out=bram7_out_43
.subckt block_ram clock=clk we=we data=bram7_out_43 addr=bram_addr_8_43 out=bram8_out_43
#-----
.subckt dsp x=bram2_out_43 w=bram1_out_43 c=bram1_out_43 out=dsp1_out_43 outx=dsp1_outx_43 outw=dsp1_outw_43
.subckt dsp x=dsp1_outx_43 w=dsp1_outw_43 c=dsp1_out_43 out=dsp2_out_43 outx=dsp2_outx_43 outw=dsp2_outw_43
.subckt dsp x=dsp2_outx_43 w=dsp2_outw_43 c=dsp2_out_43 out=dsp3_out_43 outx=dsp3_outx_43 outw=dsp3_outw_43
.subckt dsp x=bram3_out_43 w=dsp3_outw_43 c=dsp3_out_43 out=dsp4_out_43 outx=dsp4_outx_43 outw=dsp4_outw_43
.subckt dsp x=dsp4_outx_43 w=dsp4_outw_43 c=dsp4_out_43 out=dsp5_out_43 outx=dsp5_outx_43 outw=dsp5_outw_43
.subckt dsp x=dsp5_outx_43 w=dsp5_outw_43 c=dsp5_out_43 out=dsp6_out_43 outx=dsp6_outx_43 outw=dsp6_outw_43
.subckt dsp x=bram4_out_43 w=dsp6_outw_43 c=dsp6_out_43 out=dsp7_out_43 outx=dsp7_outx_43 outw=dsp7_outw_43
.subckt dsp x=dsp7_outx_43 w=dsp7_outw_43 c=dsp7_out_43 out=dsp8_out_43 outx=dsp8_outx_43 outw=dsp8_outw_43
.subckt dsp x=dsp8_outx_43 w=dsp8_outw_43 c=dsp8_out_43 out=dsp9_out_43 outx=dsp9_outx_43 outw=dsp9_outw_43
.subckt dsp x=bram6_out_43 w=bram5_out_43 c=bram5_out_43 out=dsp10_out_43 outx=dsp10_outx_43 outw=dsp10_outw_43
.subckt dsp x=dsp10_outx_43 w=dsp10_outw_43 c=dsp10_out_43 out=dsp11_out_43 outx=dsp11_outx_43 outw=dsp11_outw_43
.subckt dsp x=dsp11_outx_43 w=dsp11_outw_43 c=dsp11_out_43 out=dsp12_out_43 outx=dsp12_outx_43 outw=dsp12_outw_43
.subckt dsp x=bram7_out_43 w=dsp12_outw_43 c=dsp12_out_43 out=dsp13_out_43 outx=dsp13_outx_43 outw=dsp13_outw_43
.subckt dsp x=dsp13_outx_43 w=dsp13_outw_43 c=dsp13_out_43 out=dsp14_out_43 outx=dsp14_outx_43 outw=dsp14_outw_43
.subckt dsp x=dsp14_outx_43 w=dsp14_outw_43 c=dsp14_out_43 out=dsp15_out_43 outx=dsp15_outx_43 outw=dsp15_outw_43
.subckt dsp x=bram8_out_43 w=dsp15_outw_43 c=dsp15_out_43 out=dsp16_out_43 outx=dsp16_outx_43 outw=dsp16_outw_43
.subckt dsp x=dsp16_outx_43 w=dsp16_outw_43 c=dsp16_out_43 out=dsp17_out_43 outx=dsp17_outx_43 outw=dsp17_outw_43
.subckt dsp x=dsp17_outx_43 w=dsp17_outw_43 c=dsp17_out_43 out=dsp18_out_43 outx=dsp18_outx_43 outw=dsp18_outw_43
##-----------------------------------------------------------------##
##--------------------conv unit 44---------------------##
.subckt ultra_ram clock=clk we=we data=udata44 addr=uram_addr_44_1 out=bram1_in_44
.subckt ultra_ram clock=clk we=we data=dsp9_out_44 addr=uram_addr_44_2 out=uram2_out_44
#-----
.subckt block_ram clock=clk we=we data=bram1_in_44 addr=bram_addr_1_44 out=bram1_out_44
.subckt block_ram clock=clk we=we data=bram1_in_44 addr=bram_addr_2_44 out=bram2_out_44
.subckt block_ram clock=clk we=we data=bram2_out_44 addr=bram_addr_3_44 out=bram3_out_44
.subckt block_ram clock=clk we=we data=bram3_out_44 addr=bram_addr_4_44 out=bram4_out_44
.subckt block_ram clock=clk we=we data=bram1_in_44 addr=bram_addr_5_44 out=bram5_out_44
.subckt block_ram clock=clk we=we data=bram1_in_44 addr=bram_addr_6_44 out=bram6_out_44
.subckt block_ram clock=clk we=we data=bram6_out_44 addr=bram_addr_7_44 out=bram7_out_44
.subckt block_ram clock=clk we=we data=bram7_out_44 addr=bram_addr_8_44 out=bram8_out_44
#-----
.subckt dsp x=bram2_out_44 w=bram1_out_44 c=bram1_out_44 out=dsp1_out_44 outx=dsp1_outx_44 outw=dsp1_outw_44
.subckt dsp x=dsp1_outx_44 w=dsp1_outw_44 c=dsp1_out_44 out=dsp2_out_44 outx=dsp2_outx_44 outw=dsp2_outw_44
.subckt dsp x=dsp2_outx_44 w=dsp2_outw_44 c=dsp2_out_44 out=dsp3_out_44 outx=dsp3_outx_44 outw=dsp3_outw_44
.subckt dsp x=bram3_out_44 w=dsp3_outw_44 c=dsp3_out_44 out=dsp4_out_44 outx=dsp4_outx_44 outw=dsp4_outw_44
.subckt dsp x=dsp4_outx_44 w=dsp4_outw_44 c=dsp4_out_44 out=dsp5_out_44 outx=dsp5_outx_44 outw=dsp5_outw_44
.subckt dsp x=dsp5_outx_44 w=dsp5_outw_44 c=dsp5_out_44 out=dsp6_out_44 outx=dsp6_outx_44 outw=dsp6_outw_44
.subckt dsp x=bram4_out_44 w=dsp6_outw_44 c=dsp6_out_44 out=dsp7_out_44 outx=dsp7_outx_44 outw=dsp7_outw_44
.subckt dsp x=dsp7_outx_44 w=dsp7_outw_44 c=dsp7_out_44 out=dsp8_out_44 outx=dsp8_outx_44 outw=dsp8_outw_44
.subckt dsp x=dsp8_outx_44 w=dsp8_outw_44 c=dsp8_out_44 out=dsp9_out_44 outx=dsp9_outx_44 outw=dsp9_outw_44
.subckt dsp x=bram6_out_44 w=bram5_out_44 c=bram5_out_44 out=dsp10_out_44 outx=dsp10_outx_44 outw=dsp10_outw_44
.subckt dsp x=dsp10_outx_44 w=dsp10_outw_44 c=dsp10_out_44 out=dsp11_out_44 outx=dsp11_outx_44 outw=dsp11_outw_44
.subckt dsp x=dsp11_outx_44 w=dsp11_outw_44 c=dsp11_out_44 out=dsp12_out_44 outx=dsp12_outx_44 outw=dsp12_outw_44
.subckt dsp x=bram7_out_44 w=dsp12_outw_44 c=dsp12_out_44 out=dsp13_out_44 outx=dsp13_outx_44 outw=dsp13_outw_44
.subckt dsp x=dsp13_outx_44 w=dsp13_outw_44 c=dsp13_out_44 out=dsp14_out_44 outx=dsp14_outx_44 outw=dsp14_outw_44
.subckt dsp x=dsp14_outx_44 w=dsp14_outw_44 c=dsp14_out_44 out=dsp15_out_44 outx=dsp15_outx_44 outw=dsp15_outw_44
.subckt dsp x=bram8_out_44 w=dsp15_outw_44 c=dsp15_out_44 out=dsp16_out_44 outx=dsp16_outx_44 outw=dsp16_outw_44
.subckt dsp x=dsp16_outx_44 w=dsp16_outw_44 c=dsp16_out_44 out=dsp17_out_44 outx=dsp17_outx_44 outw=dsp17_outw_44
.subckt dsp x=dsp17_outx_44 w=dsp17_outw_44 c=dsp17_out_44 out=dsp18_out_44 outx=dsp18_outx_44 outw=dsp18_outw_44
##-----------------------------------------------------------------##
##--------------------conv unit 45---------------------##
.subckt ultra_ram clock=clk we=we data=udata45 addr=uram_addr_45_1 out=bram1_in_45
.subckt ultra_ram clock=clk we=we data=dsp9_out_45 addr=uram_addr_45_2 out=uram2_out_45
#-----
.subckt block_ram clock=clk we=we data=bram1_in_45 addr=bram_addr_1_45 out=bram1_out_45
.subckt block_ram clock=clk we=we data=bram1_in_45 addr=bram_addr_2_45 out=bram2_out_45
.subckt block_ram clock=clk we=we data=bram2_out_45 addr=bram_addr_3_45 out=bram3_out_45
.subckt block_ram clock=clk we=we data=bram3_out_45 addr=bram_addr_4_45 out=bram4_out_45
.subckt block_ram clock=clk we=we data=bram1_in_45 addr=bram_addr_5_45 out=bram5_out_45
.subckt block_ram clock=clk we=we data=bram1_in_45 addr=bram_addr_6_45 out=bram6_out_45
.subckt block_ram clock=clk we=we data=bram6_out_45 addr=bram_addr_7_45 out=bram7_out_45
.subckt block_ram clock=clk we=we data=bram7_out_45 addr=bram_addr_8_45 out=bram8_out_45
#-----
.subckt dsp x=bram2_out_45 w=bram1_out_45 c=bram1_out_45 out=dsp1_out_45 outx=dsp1_outx_45 outw=dsp1_outw_45
.subckt dsp x=dsp1_outx_45 w=dsp1_outw_45 c=dsp1_out_45 out=dsp2_out_45 outx=dsp2_outx_45 outw=dsp2_outw_45
.subckt dsp x=dsp2_outx_45 w=dsp2_outw_45 c=dsp2_out_45 out=dsp3_out_45 outx=dsp3_outx_45 outw=dsp3_outw_45
.subckt dsp x=bram3_out_45 w=dsp3_outw_45 c=dsp3_out_45 out=dsp4_out_45 outx=dsp4_outx_45 outw=dsp4_outw_45
.subckt dsp x=dsp4_outx_45 w=dsp4_outw_45 c=dsp4_out_45 out=dsp5_out_45 outx=dsp5_outx_45 outw=dsp5_outw_45
.subckt dsp x=dsp5_outx_45 w=dsp5_outw_45 c=dsp5_out_45 out=dsp6_out_45 outx=dsp6_outx_45 outw=dsp6_outw_45
.subckt dsp x=bram4_out_45 w=dsp6_outw_45 c=dsp6_out_45 out=dsp7_out_45 outx=dsp7_outx_45 outw=dsp7_outw_45
.subckt dsp x=dsp7_outx_45 w=dsp7_outw_45 c=dsp7_out_45 out=dsp8_out_45 outx=dsp8_outx_45 outw=dsp8_outw_45
.subckt dsp x=dsp8_outx_45 w=dsp8_outw_45 c=dsp8_out_45 out=dsp9_out_45 outx=dsp9_outx_45 outw=dsp9_outw_45
.subckt dsp x=bram6_out_45 w=bram5_out_45 c=bram5_out_45 out=dsp10_out_45 outx=dsp10_outx_45 outw=dsp10_outw_45
.subckt dsp x=dsp10_outx_45 w=dsp10_outw_45 c=dsp10_out_45 out=dsp11_out_45 outx=dsp11_outx_45 outw=dsp11_outw_45
.subckt dsp x=dsp11_outx_45 w=dsp11_outw_45 c=dsp11_out_45 out=dsp12_out_45 outx=dsp12_outx_45 outw=dsp12_outw_45
.subckt dsp x=bram7_out_45 w=dsp12_outw_45 c=dsp12_out_45 out=dsp13_out_45 outx=dsp13_outx_45 outw=dsp13_outw_45
.subckt dsp x=dsp13_outx_45 w=dsp13_outw_45 c=dsp13_out_45 out=dsp14_out_45 outx=dsp14_outx_45 outw=dsp14_outw_45
.subckt dsp x=dsp14_outx_45 w=dsp14_outw_45 c=dsp14_out_45 out=dsp15_out_45 outx=dsp15_outx_45 outw=dsp15_outw_45
.subckt dsp x=bram8_out_45 w=dsp15_outw_45 c=dsp15_out_45 out=dsp16_out_45 outx=dsp16_outx_45 outw=dsp16_outw_45
.subckt dsp x=dsp16_outx_45 w=dsp16_outw_45 c=dsp16_out_45 out=dsp17_out_45 outx=dsp17_outx_45 outw=dsp17_outw_45
.subckt dsp x=dsp17_outx_45 w=dsp17_outw_45 c=dsp17_out_45 out=dsp18_out_45 outx=dsp18_outx_45 outw=dsp18_outw_45
##-----------------------------------------------------------------##
##--------------------conv unit 46---------------------##
.subckt ultra_ram clock=clk we=we data=udata46 addr=uram_addr_46_1 out=bram1_in_46
.subckt ultra_ram clock=clk we=we data=dsp9_out_46 addr=uram_addr_46_2 out=uram2_out_46
#-----
.subckt block_ram clock=clk we=we data=bram1_in_46 addr=bram_addr_1_46 out=bram1_out_46
.subckt block_ram clock=clk we=we data=bram1_in_46 addr=bram_addr_2_46 out=bram2_out_46
.subckt block_ram clock=clk we=we data=bram2_out_46 addr=bram_addr_3_46 out=bram3_out_46
.subckt block_ram clock=clk we=we data=bram3_out_46 addr=bram_addr_4_46 out=bram4_out_46
.subckt block_ram clock=clk we=we data=bram1_in_46 addr=bram_addr_5_46 out=bram5_out_46
.subckt block_ram clock=clk we=we data=bram1_in_46 addr=bram_addr_6_46 out=bram6_out_46
.subckt block_ram clock=clk we=we data=bram6_out_46 addr=bram_addr_7_46 out=bram7_out_46
.subckt block_ram clock=clk we=we data=bram7_out_46 addr=bram_addr_8_46 out=bram8_out_46
#-----
.subckt dsp x=bram2_out_46 w=bram1_out_46 c=bram1_out_46 out=dsp1_out_46 outx=dsp1_outx_46 outw=dsp1_outw_46
.subckt dsp x=dsp1_outx_46 w=dsp1_outw_46 c=dsp1_out_46 out=dsp2_out_46 outx=dsp2_outx_46 outw=dsp2_outw_46
.subckt dsp x=dsp2_outx_46 w=dsp2_outw_46 c=dsp2_out_46 out=dsp3_out_46 outx=dsp3_outx_46 outw=dsp3_outw_46
.subckt dsp x=bram3_out_46 w=dsp3_outw_46 c=dsp3_out_46 out=dsp4_out_46 outx=dsp4_outx_46 outw=dsp4_outw_46
.subckt dsp x=dsp4_outx_46 w=dsp4_outw_46 c=dsp4_out_46 out=dsp5_out_46 outx=dsp5_outx_46 outw=dsp5_outw_46
.subckt dsp x=dsp5_outx_46 w=dsp5_outw_46 c=dsp5_out_46 out=dsp6_out_46 outx=dsp6_outx_46 outw=dsp6_outw_46
.subckt dsp x=bram4_out_46 w=dsp6_outw_46 c=dsp6_out_46 out=dsp7_out_46 outx=dsp7_outx_46 outw=dsp7_outw_46
.subckt dsp x=dsp7_outx_46 w=dsp7_outw_46 c=dsp7_out_46 out=dsp8_out_46 outx=dsp8_outx_46 outw=dsp8_outw_46
.subckt dsp x=dsp8_outx_46 w=dsp8_outw_46 c=dsp8_out_46 out=dsp9_out_46 outx=dsp9_outx_46 outw=dsp9_outw_46
.subckt dsp x=bram6_out_46 w=bram5_out_46 c=bram5_out_46 out=dsp10_out_46 outx=dsp10_outx_46 outw=dsp10_outw_46
.subckt dsp x=dsp10_outx_46 w=dsp10_outw_46 c=dsp10_out_46 out=dsp11_out_46 outx=dsp11_outx_46 outw=dsp11_outw_46
.subckt dsp x=dsp11_outx_46 w=dsp11_outw_46 c=dsp11_out_46 out=dsp12_out_46 outx=dsp12_outx_46 outw=dsp12_outw_46
.subckt dsp x=bram7_out_46 w=dsp12_outw_46 c=dsp12_out_46 out=dsp13_out_46 outx=dsp13_outx_46 outw=dsp13_outw_46
.subckt dsp x=dsp13_outx_46 w=dsp13_outw_46 c=dsp13_out_46 out=dsp14_out_46 outx=dsp14_outx_46 outw=dsp14_outw_46
.subckt dsp x=dsp14_outx_46 w=dsp14_outw_46 c=dsp14_out_46 out=dsp15_out_46 outx=dsp15_outx_46 outw=dsp15_outw_46
.subckt dsp x=bram8_out_46 w=dsp15_outw_46 c=dsp15_out_46 out=dsp16_out_46 outx=dsp16_outx_46 outw=dsp16_outw_46
.subckt dsp x=dsp16_outx_46 w=dsp16_outw_46 c=dsp16_out_46 out=dsp17_out_46 outx=dsp17_outx_46 outw=dsp17_outw_46
.subckt dsp x=dsp17_outx_46 w=dsp17_outw_46 c=dsp17_out_46 out=dsp18_out_46 outx=dsp18_outx_46 outw=dsp18_outw_46
##-----------------------------------------------------------------##
##--------------------conv unit 47---------------------##
.subckt ultra_ram clock=clk we=we data=udata47 addr=uram_addr_47_1 out=bram1_in_47
.subckt ultra_ram clock=clk we=we data=dsp9_out_47 addr=uram_addr_47_2 out=uram2_out_47
#-----
.subckt block_ram clock=clk we=we data=bram1_in_47 addr=bram_addr_1_47 out=bram1_out_47
.subckt block_ram clock=clk we=we data=bram1_in_47 addr=bram_addr_2_47 out=bram2_out_47
.subckt block_ram clock=clk we=we data=bram2_out_47 addr=bram_addr_3_47 out=bram3_out_47
.subckt block_ram clock=clk we=we data=bram3_out_47 addr=bram_addr_4_47 out=bram4_out_47
.subckt block_ram clock=clk we=we data=bram1_in_47 addr=bram_addr_5_47 out=bram5_out_47
.subckt block_ram clock=clk we=we data=bram1_in_47 addr=bram_addr_6_47 out=bram6_out_47
.subckt block_ram clock=clk we=we data=bram6_out_47 addr=bram_addr_7_47 out=bram7_out_47
.subckt block_ram clock=clk we=we data=bram7_out_47 addr=bram_addr_8_47 out=bram8_out_47
#-----
.subckt dsp x=bram2_out_47 w=bram1_out_47 c=bram1_out_47 out=dsp1_out_47 outx=dsp1_outx_47 outw=dsp1_outw_47
.subckt dsp x=dsp1_outx_47 w=dsp1_outw_47 c=dsp1_out_47 out=dsp2_out_47 outx=dsp2_outx_47 outw=dsp2_outw_47
.subckt dsp x=dsp2_outx_47 w=dsp2_outw_47 c=dsp2_out_47 out=dsp3_out_47 outx=dsp3_outx_47 outw=dsp3_outw_47
.subckt dsp x=bram3_out_47 w=dsp3_outw_47 c=dsp3_out_47 out=dsp4_out_47 outx=dsp4_outx_47 outw=dsp4_outw_47
.subckt dsp x=dsp4_outx_47 w=dsp4_outw_47 c=dsp4_out_47 out=dsp5_out_47 outx=dsp5_outx_47 outw=dsp5_outw_47
.subckt dsp x=dsp5_outx_47 w=dsp5_outw_47 c=dsp5_out_47 out=dsp6_out_47 outx=dsp6_outx_47 outw=dsp6_outw_47
.subckt dsp x=bram4_out_47 w=dsp6_outw_47 c=dsp6_out_47 out=dsp7_out_47 outx=dsp7_outx_47 outw=dsp7_outw_47
.subckt dsp x=dsp7_outx_47 w=dsp7_outw_47 c=dsp7_out_47 out=dsp8_out_47 outx=dsp8_outx_47 outw=dsp8_outw_47
.subckt dsp x=dsp8_outx_47 w=dsp8_outw_47 c=dsp8_out_47 out=dsp9_out_47 outx=dsp9_outx_47 outw=dsp9_outw_47
.subckt dsp x=bram6_out_47 w=bram5_out_47 c=bram5_out_47 out=dsp10_out_47 outx=dsp10_outx_47 outw=dsp10_outw_47
.subckt dsp x=dsp10_outx_47 w=dsp10_outw_47 c=dsp10_out_47 out=dsp11_out_47 outx=dsp11_outx_47 outw=dsp11_outw_47
.subckt dsp x=dsp11_outx_47 w=dsp11_outw_47 c=dsp11_out_47 out=dsp12_out_47 outx=dsp12_outx_47 outw=dsp12_outw_47
.subckt dsp x=bram7_out_47 w=dsp12_outw_47 c=dsp12_out_47 out=dsp13_out_47 outx=dsp13_outx_47 outw=dsp13_outw_47
.subckt dsp x=dsp13_outx_47 w=dsp13_outw_47 c=dsp13_out_47 out=dsp14_out_47 outx=dsp14_outx_47 outw=dsp14_outw_47
.subckt dsp x=dsp14_outx_47 w=dsp14_outw_47 c=dsp14_out_47 out=dsp15_out_47 outx=dsp15_outx_47 outw=dsp15_outw_47
.subckt dsp x=bram8_out_47 w=dsp15_outw_47 c=dsp15_out_47 out=dsp16_out_47 outx=dsp16_outx_47 outw=dsp16_outw_47
.subckt dsp x=dsp16_outx_47 w=dsp16_outw_47 c=dsp16_out_47 out=dsp17_out_47 outx=dsp17_outx_47 outw=dsp17_outw_47
.subckt dsp x=dsp17_outx_47 w=dsp17_outw_47 c=dsp17_out_47 out=dsp18_out_47 outx=dsp18_outx_47 outw=dsp18_outw_47
##-----------------------------------------------------------------##
##--------------------conv unit 48---------------------##
.subckt ultra_ram clock=clk we=we data=udata48 addr=uram_addr_48_1 out=bram1_in_48
.subckt ultra_ram clock=clk we=we data=dsp9_out_48 addr=uram_addr_48_2 out=uram2_out_48
#-----
.subckt block_ram clock=clk we=we data=bram1_in_48 addr=bram_addr_1_48 out=bram1_out_48
.subckt block_ram clock=clk we=we data=bram1_in_48 addr=bram_addr_2_48 out=bram2_out_48
.subckt block_ram clock=clk we=we data=bram2_out_48 addr=bram_addr_3_48 out=bram3_out_48
.subckt block_ram clock=clk we=we data=bram3_out_48 addr=bram_addr_4_48 out=bram4_out_48
.subckt block_ram clock=clk we=we data=bram1_in_48 addr=bram_addr_5_48 out=bram5_out_48
.subckt block_ram clock=clk we=we data=bram1_in_48 addr=bram_addr_6_48 out=bram6_out_48
.subckt block_ram clock=clk we=we data=bram6_out_48 addr=bram_addr_7_48 out=bram7_out_48
.subckt block_ram clock=clk we=we data=bram7_out_48 addr=bram_addr_8_48 out=bram8_out_48
#-----
.subckt dsp x=bram2_out_48 w=bram1_out_48 c=bram1_out_48 out=dsp1_out_48 outx=dsp1_outx_48 outw=dsp1_outw_48
.subckt dsp x=dsp1_outx_48 w=dsp1_outw_48 c=dsp1_out_48 out=dsp2_out_48 outx=dsp2_outx_48 outw=dsp2_outw_48
.subckt dsp x=dsp2_outx_48 w=dsp2_outw_48 c=dsp2_out_48 out=dsp3_out_48 outx=dsp3_outx_48 outw=dsp3_outw_48
.subckt dsp x=bram3_out_48 w=dsp3_outw_48 c=dsp3_out_48 out=dsp4_out_48 outx=dsp4_outx_48 outw=dsp4_outw_48
.subckt dsp x=dsp4_outx_48 w=dsp4_outw_48 c=dsp4_out_48 out=dsp5_out_48 outx=dsp5_outx_48 outw=dsp5_outw_48
.subckt dsp x=dsp5_outx_48 w=dsp5_outw_48 c=dsp5_out_48 out=dsp6_out_48 outx=dsp6_outx_48 outw=dsp6_outw_48
.subckt dsp x=bram4_out_48 w=dsp6_outw_48 c=dsp6_out_48 out=dsp7_out_48 outx=dsp7_outx_48 outw=dsp7_outw_48
.subckt dsp x=dsp7_outx_48 w=dsp7_outw_48 c=dsp7_out_48 out=dsp8_out_48 outx=dsp8_outx_48 outw=dsp8_outw_48
.subckt dsp x=dsp8_outx_48 w=dsp8_outw_48 c=dsp8_out_48 out=dsp9_out_48 outx=dsp9_outx_48 outw=dsp9_outw_48
.subckt dsp x=bram6_out_48 w=bram5_out_48 c=bram5_out_48 out=dsp10_out_48 outx=dsp10_outx_48 outw=dsp10_outw_48
.subckt dsp x=dsp10_outx_48 w=dsp10_outw_48 c=dsp10_out_48 out=dsp11_out_48 outx=dsp11_outx_48 outw=dsp11_outw_48
.subckt dsp x=dsp11_outx_48 w=dsp11_outw_48 c=dsp11_out_48 out=dsp12_out_48 outx=dsp12_outx_48 outw=dsp12_outw_48
.subckt dsp x=bram7_out_48 w=dsp12_outw_48 c=dsp12_out_48 out=dsp13_out_48 outx=dsp13_outx_48 outw=dsp13_outw_48
.subckt dsp x=dsp13_outx_48 w=dsp13_outw_48 c=dsp13_out_48 out=dsp14_out_48 outx=dsp14_outx_48 outw=dsp14_outw_48
.subckt dsp x=dsp14_outx_48 w=dsp14_outw_48 c=dsp14_out_48 out=dsp15_out_48 outx=dsp15_outx_48 outw=dsp15_outw_48
.subckt dsp x=bram8_out_48 w=dsp15_outw_48 c=dsp15_out_48 out=dsp16_out_48 outx=dsp16_outx_48 outw=dsp16_outw_48
.subckt dsp x=dsp16_outx_48 w=dsp16_outw_48 c=dsp16_out_48 out=dsp17_out_48 outx=dsp17_outx_48 outw=dsp17_outw_48
.subckt dsp x=dsp17_outx_48 w=dsp17_outw_48 c=dsp17_out_48 out=dsp18_out_48 outx=dsp18_outx_48 outw=dsp18_outw_48
##-----------------------------------------------------------------##
##--------------------conv unit 49---------------------##
.subckt ultra_ram clock=clk we=we data=udata49 addr=uram_addr_49_1 out=bram1_in_49
.subckt ultra_ram clock=clk we=we data=dsp9_out_49 addr=uram_addr_49_2 out=uram2_out_49
#-----
.subckt block_ram clock=clk we=we data=bram1_in_49 addr=bram_addr_1_49 out=bram1_out_49
.subckt block_ram clock=clk we=we data=bram1_in_49 addr=bram_addr_2_49 out=bram2_out_49
.subckt block_ram clock=clk we=we data=bram2_out_49 addr=bram_addr_3_49 out=bram3_out_49
.subckt block_ram clock=clk we=we data=bram3_out_49 addr=bram_addr_4_49 out=bram4_out_49
.subckt block_ram clock=clk we=we data=bram1_in_49 addr=bram_addr_5_49 out=bram5_out_49
.subckt block_ram clock=clk we=we data=bram1_in_49 addr=bram_addr_6_49 out=bram6_out_49
.subckt block_ram clock=clk we=we data=bram6_out_49 addr=bram_addr_7_49 out=bram7_out_49
.subckt block_ram clock=clk we=we data=bram7_out_49 addr=bram_addr_8_49 out=bram8_out_49
#-----
.subckt dsp x=bram2_out_49 w=bram1_out_49 c=bram1_out_49 out=dsp1_out_49 outx=dsp1_outx_49 outw=dsp1_outw_49
.subckt dsp x=dsp1_outx_49 w=dsp1_outw_49 c=dsp1_out_49 out=dsp2_out_49 outx=dsp2_outx_49 outw=dsp2_outw_49
.subckt dsp x=dsp2_outx_49 w=dsp2_outw_49 c=dsp2_out_49 out=dsp3_out_49 outx=dsp3_outx_49 outw=dsp3_outw_49
.subckt dsp x=bram3_out_49 w=dsp3_outw_49 c=dsp3_out_49 out=dsp4_out_49 outx=dsp4_outx_49 outw=dsp4_outw_49
.subckt dsp x=dsp4_outx_49 w=dsp4_outw_49 c=dsp4_out_49 out=dsp5_out_49 outx=dsp5_outx_49 outw=dsp5_outw_49
.subckt dsp x=dsp5_outx_49 w=dsp5_outw_49 c=dsp5_out_49 out=dsp6_out_49 outx=dsp6_outx_49 outw=dsp6_outw_49
.subckt dsp x=bram4_out_49 w=dsp6_outw_49 c=dsp6_out_49 out=dsp7_out_49 outx=dsp7_outx_49 outw=dsp7_outw_49
.subckt dsp x=dsp7_outx_49 w=dsp7_outw_49 c=dsp7_out_49 out=dsp8_out_49 outx=dsp8_outx_49 outw=dsp8_outw_49
.subckt dsp x=dsp8_outx_49 w=dsp8_outw_49 c=dsp8_out_49 out=dsp9_out_49 outx=dsp9_outx_49 outw=dsp9_outw_49
.subckt dsp x=bram6_out_49 w=bram5_out_49 c=bram5_out_49 out=dsp10_out_49 outx=dsp10_outx_49 outw=dsp10_outw_49
.subckt dsp x=dsp10_outx_49 w=dsp10_outw_49 c=dsp10_out_49 out=dsp11_out_49 outx=dsp11_outx_49 outw=dsp11_outw_49
.subckt dsp x=dsp11_outx_49 w=dsp11_outw_49 c=dsp11_out_49 out=dsp12_out_49 outx=dsp12_outx_49 outw=dsp12_outw_49
.subckt dsp x=bram7_out_49 w=dsp12_outw_49 c=dsp12_out_49 out=dsp13_out_49 outx=dsp13_outx_49 outw=dsp13_outw_49
.subckt dsp x=dsp13_outx_49 w=dsp13_outw_49 c=dsp13_out_49 out=dsp14_out_49 outx=dsp14_outx_49 outw=dsp14_outw_49
.subckt dsp x=dsp14_outx_49 w=dsp14_outw_49 c=dsp14_out_49 out=dsp15_out_49 outx=dsp15_outx_49 outw=dsp15_outw_49
.subckt dsp x=bram8_out_49 w=dsp15_outw_49 c=dsp15_out_49 out=dsp16_out_49 outx=dsp16_outx_49 outw=dsp16_outw_49
.subckt dsp x=dsp16_outx_49 w=dsp16_outw_49 c=dsp16_out_49 out=dsp17_out_49 outx=dsp17_outx_49 outw=dsp17_outw_49
.subckt dsp x=dsp17_outx_49 w=dsp17_outw_49 c=dsp17_out_49 out=dsp18_out_49 outx=dsp18_outx_49 outw=dsp18_outw_49
##-----------------------------------------------------------------##
##--------------------conv unit 50---------------------##
.subckt ultra_ram clock=clk we=we data=udata50 addr=uram_addr_50_1 out=bram1_in_50
.subckt ultra_ram clock=clk we=we data=dsp9_out_50 addr=uram_addr_50_2 out=uram2_out_50
#-----
.subckt block_ram clock=clk we=we data=bram1_in_50 addr=bram_addr_1_50 out=bram1_out_50
.subckt block_ram clock=clk we=we data=bram1_in_50 addr=bram_addr_2_50 out=bram2_out_50
.subckt block_ram clock=clk we=we data=bram2_out_50 addr=bram_addr_3_50 out=bram3_out_50
.subckt block_ram clock=clk we=we data=bram3_out_50 addr=bram_addr_4_50 out=bram4_out_50
.subckt block_ram clock=clk we=we data=bram1_in_50 addr=bram_addr_5_50 out=bram5_out_50
.subckt block_ram clock=clk we=we data=bram1_in_50 addr=bram_addr_6_50 out=bram6_out_50
.subckt block_ram clock=clk we=we data=bram6_out_50 addr=bram_addr_7_50 out=bram7_out_50
.subckt block_ram clock=clk we=we data=bram7_out_50 addr=bram_addr_8_50 out=bram8_out_50
#-----
.subckt dsp x=bram2_out_50 w=bram1_out_50 c=bram1_out_50 out=dsp1_out_50 outx=dsp1_outx_50 outw=dsp1_outw_50
.subckt dsp x=dsp1_outx_50 w=dsp1_outw_50 c=dsp1_out_50 out=dsp2_out_50 outx=dsp2_outx_50 outw=dsp2_outw_50
.subckt dsp x=dsp2_outx_50 w=dsp2_outw_50 c=dsp2_out_50 out=dsp3_out_50 outx=dsp3_outx_50 outw=dsp3_outw_50
.subckt dsp x=bram3_out_50 w=dsp3_outw_50 c=dsp3_out_50 out=dsp4_out_50 outx=dsp4_outx_50 outw=dsp4_outw_50
.subckt dsp x=dsp4_outx_50 w=dsp4_outw_50 c=dsp4_out_50 out=dsp5_out_50 outx=dsp5_outx_50 outw=dsp5_outw_50
.subckt dsp x=dsp5_outx_50 w=dsp5_outw_50 c=dsp5_out_50 out=dsp6_out_50 outx=dsp6_outx_50 outw=dsp6_outw_50
.subckt dsp x=bram4_out_50 w=dsp6_outw_50 c=dsp6_out_50 out=dsp7_out_50 outx=dsp7_outx_50 outw=dsp7_outw_50
.subckt dsp x=dsp7_outx_50 w=dsp7_outw_50 c=dsp7_out_50 out=dsp8_out_50 outx=dsp8_outx_50 outw=dsp8_outw_50
.subckt dsp x=dsp8_outx_50 w=dsp8_outw_50 c=dsp8_out_50 out=dsp9_out_50 outx=dsp9_outx_50 outw=dsp9_outw_50
.subckt dsp x=bram6_out_50 w=bram5_out_50 c=bram5_out_50 out=dsp10_out_50 outx=dsp10_outx_50 outw=dsp10_outw_50
.subckt dsp x=dsp10_outx_50 w=dsp10_outw_50 c=dsp10_out_50 out=dsp11_out_50 outx=dsp11_outx_50 outw=dsp11_outw_50
.subckt dsp x=dsp11_outx_50 w=dsp11_outw_50 c=dsp11_out_50 out=dsp12_out_50 outx=dsp12_outx_50 outw=dsp12_outw_50
.subckt dsp x=bram7_out_50 w=dsp12_outw_50 c=dsp12_out_50 out=dsp13_out_50 outx=dsp13_outx_50 outw=dsp13_outw_50
.subckt dsp x=dsp13_outx_50 w=dsp13_outw_50 c=dsp13_out_50 out=dsp14_out_50 outx=dsp14_outx_50 outw=dsp14_outw_50
.subckt dsp x=dsp14_outx_50 w=dsp14_outw_50 c=dsp14_out_50 out=dsp15_out_50 outx=dsp15_outx_50 outw=dsp15_outw_50
.subckt dsp x=bram8_out_50 w=dsp15_outw_50 c=dsp15_out_50 out=dsp16_out_50 outx=dsp16_outx_50 outw=dsp16_outw_50
.subckt dsp x=dsp16_outx_50 w=dsp16_outw_50 c=dsp16_out_50 out=dsp17_out_50 outx=dsp17_outx_50 outw=dsp17_outw_50
.subckt dsp x=dsp17_outx_50 w=dsp17_outw_50 c=dsp17_out_50 out=dsp18_out_50 outx=dsp18_outx_50 outw=dsp18_outw_50
##-----------------------------------------------------------------##
##--------------------conv unit 51---------------------##
.subckt ultra_ram clock=clk we=we data=udata51 addr=uram_addr_51_1 out=bram1_in_51
.subckt ultra_ram clock=clk we=we data=dsp9_out_51 addr=uram_addr_51_2 out=uram2_out_51
#-----
.subckt block_ram clock=clk we=we data=bram1_in_51 addr=bram_addr_1_51 out=bram1_out_51
.subckt block_ram clock=clk we=we data=bram1_in_51 addr=bram_addr_2_51 out=bram2_out_51
.subckt block_ram clock=clk we=we data=bram2_out_51 addr=bram_addr_3_51 out=bram3_out_51
.subckt block_ram clock=clk we=we data=bram3_out_51 addr=bram_addr_4_51 out=bram4_out_51
.subckt block_ram clock=clk we=we data=bram1_in_51 addr=bram_addr_5_51 out=bram5_out_51
.subckt block_ram clock=clk we=we data=bram1_in_51 addr=bram_addr_6_51 out=bram6_out_51
.subckt block_ram clock=clk we=we data=bram6_out_51 addr=bram_addr_7_51 out=bram7_out_51
.subckt block_ram clock=clk we=we data=bram7_out_51 addr=bram_addr_8_51 out=bram8_out_51
#-----
.subckt dsp x=bram2_out_51 w=bram1_out_51 c=bram1_out_51 out=dsp1_out_51 outx=dsp1_outx_51 outw=dsp1_outw_51
.subckt dsp x=dsp1_outx_51 w=dsp1_outw_51 c=dsp1_out_51 out=dsp2_out_51 outx=dsp2_outx_51 outw=dsp2_outw_51
.subckt dsp x=dsp2_outx_51 w=dsp2_outw_51 c=dsp2_out_51 out=dsp3_out_51 outx=dsp3_outx_51 outw=dsp3_outw_51
.subckt dsp x=bram3_out_51 w=dsp3_outw_51 c=dsp3_out_51 out=dsp4_out_51 outx=dsp4_outx_51 outw=dsp4_outw_51
.subckt dsp x=dsp4_outx_51 w=dsp4_outw_51 c=dsp4_out_51 out=dsp5_out_51 outx=dsp5_outx_51 outw=dsp5_outw_51
.subckt dsp x=dsp5_outx_51 w=dsp5_outw_51 c=dsp5_out_51 out=dsp6_out_51 outx=dsp6_outx_51 outw=dsp6_outw_51
.subckt dsp x=bram4_out_51 w=dsp6_outw_51 c=dsp6_out_51 out=dsp7_out_51 outx=dsp7_outx_51 outw=dsp7_outw_51
.subckt dsp x=dsp7_outx_51 w=dsp7_outw_51 c=dsp7_out_51 out=dsp8_out_51 outx=dsp8_outx_51 outw=dsp8_outw_51
.subckt dsp x=dsp8_outx_51 w=dsp8_outw_51 c=dsp8_out_51 out=dsp9_out_51 outx=dsp9_outx_51 outw=dsp9_outw_51
.subckt dsp x=bram6_out_51 w=bram5_out_51 c=bram5_out_51 out=dsp10_out_51 outx=dsp10_outx_51 outw=dsp10_outw_51
.subckt dsp x=dsp10_outx_51 w=dsp10_outw_51 c=dsp10_out_51 out=dsp11_out_51 outx=dsp11_outx_51 outw=dsp11_outw_51
.subckt dsp x=dsp11_outx_51 w=dsp11_outw_51 c=dsp11_out_51 out=dsp12_out_51 outx=dsp12_outx_51 outw=dsp12_outw_51
.subckt dsp x=bram7_out_51 w=dsp12_outw_51 c=dsp12_out_51 out=dsp13_out_51 outx=dsp13_outx_51 outw=dsp13_outw_51
.subckt dsp x=dsp13_outx_51 w=dsp13_outw_51 c=dsp13_out_51 out=dsp14_out_51 outx=dsp14_outx_51 outw=dsp14_outw_51
.subckt dsp x=dsp14_outx_51 w=dsp14_outw_51 c=dsp14_out_51 out=dsp15_out_51 outx=dsp15_outx_51 outw=dsp15_outw_51
.subckt dsp x=bram8_out_51 w=dsp15_outw_51 c=dsp15_out_51 out=dsp16_out_51 outx=dsp16_outx_51 outw=dsp16_outw_51
.subckt dsp x=dsp16_outx_51 w=dsp16_outw_51 c=dsp16_out_51 out=dsp17_out_51 outx=dsp17_outx_51 outw=dsp17_outw_51
.subckt dsp x=dsp17_outx_51 w=dsp17_outw_51 c=dsp17_out_51 out=dsp18_out_51 outx=dsp18_outx_51 outw=dsp18_outw_51
##-----------------------------------------------------------------##
##--------------------conv unit 52---------------------##
.subckt ultra_ram clock=clk we=we data=udata52 addr=uram_addr_52_1 out=bram1_in_52
.subckt ultra_ram clock=clk we=we data=dsp9_out_52 addr=uram_addr_52_2 out=uram2_out_52
#-----
.subckt block_ram clock=clk we=we data=bram1_in_52 addr=bram_addr_1_52 out=bram1_out_52
.subckt block_ram clock=clk we=we data=bram1_in_52 addr=bram_addr_2_52 out=bram2_out_52
.subckt block_ram clock=clk we=we data=bram2_out_52 addr=bram_addr_3_52 out=bram3_out_52
.subckt block_ram clock=clk we=we data=bram3_out_52 addr=bram_addr_4_52 out=bram4_out_52
.subckt block_ram clock=clk we=we data=bram1_in_52 addr=bram_addr_5_52 out=bram5_out_52
.subckt block_ram clock=clk we=we data=bram1_in_52 addr=bram_addr_6_52 out=bram6_out_52
.subckt block_ram clock=clk we=we data=bram6_out_52 addr=bram_addr_7_52 out=bram7_out_52
.subckt block_ram clock=clk we=we data=bram7_out_52 addr=bram_addr_8_52 out=bram8_out_52
#-----
.subckt dsp x=bram2_out_52 w=bram1_out_52 c=bram1_out_52 out=dsp1_out_52 outx=dsp1_outx_52 outw=dsp1_outw_52
.subckt dsp x=dsp1_outx_52 w=dsp1_outw_52 c=dsp1_out_52 out=dsp2_out_52 outx=dsp2_outx_52 outw=dsp2_outw_52
.subckt dsp x=dsp2_outx_52 w=dsp2_outw_52 c=dsp2_out_52 out=dsp3_out_52 outx=dsp3_outx_52 outw=dsp3_outw_52
.subckt dsp x=bram3_out_52 w=dsp3_outw_52 c=dsp3_out_52 out=dsp4_out_52 outx=dsp4_outx_52 outw=dsp4_outw_52
.subckt dsp x=dsp4_outx_52 w=dsp4_outw_52 c=dsp4_out_52 out=dsp5_out_52 outx=dsp5_outx_52 outw=dsp5_outw_52
.subckt dsp x=dsp5_outx_52 w=dsp5_outw_52 c=dsp5_out_52 out=dsp6_out_52 outx=dsp6_outx_52 outw=dsp6_outw_52
.subckt dsp x=bram4_out_52 w=dsp6_outw_52 c=dsp6_out_52 out=dsp7_out_52 outx=dsp7_outx_52 outw=dsp7_outw_52
.subckt dsp x=dsp7_outx_52 w=dsp7_outw_52 c=dsp7_out_52 out=dsp8_out_52 outx=dsp8_outx_52 outw=dsp8_outw_52
.subckt dsp x=dsp8_outx_52 w=dsp8_outw_52 c=dsp8_out_52 out=dsp9_out_52 outx=dsp9_outx_52 outw=dsp9_outw_52
.subckt dsp x=bram6_out_52 w=bram5_out_52 c=bram5_out_52 out=dsp10_out_52 outx=dsp10_outx_52 outw=dsp10_outw_52
.subckt dsp x=dsp10_outx_52 w=dsp10_outw_52 c=dsp10_out_52 out=dsp11_out_52 outx=dsp11_outx_52 outw=dsp11_outw_52
.subckt dsp x=dsp11_outx_52 w=dsp11_outw_52 c=dsp11_out_52 out=dsp12_out_52 outx=dsp12_outx_52 outw=dsp12_outw_52
.subckt dsp x=bram7_out_52 w=dsp12_outw_52 c=dsp12_out_52 out=dsp13_out_52 outx=dsp13_outx_52 outw=dsp13_outw_52
.subckt dsp x=dsp13_outx_52 w=dsp13_outw_52 c=dsp13_out_52 out=dsp14_out_52 outx=dsp14_outx_52 outw=dsp14_outw_52
.subckt dsp x=dsp14_outx_52 w=dsp14_outw_52 c=dsp14_out_52 out=dsp15_out_52 outx=dsp15_outx_52 outw=dsp15_outw_52
.subckt dsp x=bram8_out_52 w=dsp15_outw_52 c=dsp15_out_52 out=dsp16_out_52 outx=dsp16_outx_52 outw=dsp16_outw_52
.subckt dsp x=dsp16_outx_52 w=dsp16_outw_52 c=dsp16_out_52 out=dsp17_out_52 outx=dsp17_outx_52 outw=dsp17_outw_52
.subckt dsp x=dsp17_outx_52 w=dsp17_outw_52 c=dsp17_out_52 out=dsp18_out_52 outx=dsp18_outx_52 outw=dsp18_outw_52
##-----------------------------------------------------------------##
##--------------------conv unit 53---------------------##
.subckt ultra_ram clock=clk we=we data=udata53 addr=uram_addr_53_1 out=bram1_in_53
.subckt ultra_ram clock=clk we=we data=dsp9_out_53 addr=uram_addr_53_2 out=uram2_out_53
#-----
.subckt block_ram clock=clk we=we data=bram1_in_53 addr=bram_addr_1_53 out=bram1_out_53
.subckt block_ram clock=clk we=we data=bram1_in_53 addr=bram_addr_2_53 out=bram2_out_53
.subckt block_ram clock=clk we=we data=bram2_out_53 addr=bram_addr_3_53 out=bram3_out_53
.subckt block_ram clock=clk we=we data=bram3_out_53 addr=bram_addr_4_53 out=bram4_out_53
.subckt block_ram clock=clk we=we data=bram1_in_53 addr=bram_addr_5_53 out=bram5_out_53
.subckt block_ram clock=clk we=we data=bram1_in_53 addr=bram_addr_6_53 out=bram6_out_53
.subckt block_ram clock=clk we=we data=bram6_out_53 addr=bram_addr_7_53 out=bram7_out_53
.subckt block_ram clock=clk we=we data=bram7_out_53 addr=bram_addr_8_53 out=bram8_out_53
#-----
.subckt dsp x=bram2_out_53 w=bram1_out_53 c=bram1_out_53 out=dsp1_out_53 outx=dsp1_outx_53 outw=dsp1_outw_53
.subckt dsp x=dsp1_outx_53 w=dsp1_outw_53 c=dsp1_out_53 out=dsp2_out_53 outx=dsp2_outx_53 outw=dsp2_outw_53
.subckt dsp x=dsp2_outx_53 w=dsp2_outw_53 c=dsp2_out_53 out=dsp3_out_53 outx=dsp3_outx_53 outw=dsp3_outw_53
.subckt dsp x=bram3_out_53 w=dsp3_outw_53 c=dsp3_out_53 out=dsp4_out_53 outx=dsp4_outx_53 outw=dsp4_outw_53
.subckt dsp x=dsp4_outx_53 w=dsp4_outw_53 c=dsp4_out_53 out=dsp5_out_53 outx=dsp5_outx_53 outw=dsp5_outw_53
.subckt dsp x=dsp5_outx_53 w=dsp5_outw_53 c=dsp5_out_53 out=dsp6_out_53 outx=dsp6_outx_53 outw=dsp6_outw_53
.subckt dsp x=bram4_out_53 w=dsp6_outw_53 c=dsp6_out_53 out=dsp7_out_53 outx=dsp7_outx_53 outw=dsp7_outw_53
.subckt dsp x=dsp7_outx_53 w=dsp7_outw_53 c=dsp7_out_53 out=dsp8_out_53 outx=dsp8_outx_53 outw=dsp8_outw_53
.subckt dsp x=dsp8_outx_53 w=dsp8_outw_53 c=dsp8_out_53 out=dsp9_out_53 outx=dsp9_outx_53 outw=dsp9_outw_53
.subckt dsp x=bram6_out_53 w=bram5_out_53 c=bram5_out_53 out=dsp10_out_53 outx=dsp10_outx_53 outw=dsp10_outw_53
.subckt dsp x=dsp10_outx_53 w=dsp10_outw_53 c=dsp10_out_53 out=dsp11_out_53 outx=dsp11_outx_53 outw=dsp11_outw_53
.subckt dsp x=dsp11_outx_53 w=dsp11_outw_53 c=dsp11_out_53 out=dsp12_out_53 outx=dsp12_outx_53 outw=dsp12_outw_53
.subckt dsp x=bram7_out_53 w=dsp12_outw_53 c=dsp12_out_53 out=dsp13_out_53 outx=dsp13_outx_53 outw=dsp13_outw_53
.subckt dsp x=dsp13_outx_53 w=dsp13_outw_53 c=dsp13_out_53 out=dsp14_out_53 outx=dsp14_outx_53 outw=dsp14_outw_53
.subckt dsp x=dsp14_outx_53 w=dsp14_outw_53 c=dsp14_out_53 out=dsp15_out_53 outx=dsp15_outx_53 outw=dsp15_outw_53
.subckt dsp x=bram8_out_53 w=dsp15_outw_53 c=dsp15_out_53 out=dsp16_out_53 outx=dsp16_outx_53 outw=dsp16_outw_53
.subckt dsp x=dsp16_outx_53 w=dsp16_outw_53 c=dsp16_out_53 out=dsp17_out_53 outx=dsp17_outx_53 outw=dsp17_outw_53
.subckt dsp x=dsp17_outx_53 w=dsp17_outw_53 c=dsp17_out_53 out=dsp18_out_53 outx=dsp18_outx_53 outw=dsp18_outw_53
##-----------------------------------------------------------------##
##--------------------conv unit 54---------------------##
.subckt ultra_ram clock=clk we=we data=udata54 addr=uram_addr_54_1 out=bram1_in_54
.subckt ultra_ram clock=clk we=we data=dsp9_out_54 addr=uram_addr_54_2 out=uram2_out_54
#-----
.subckt block_ram clock=clk we=we data=bram1_in_54 addr=bram_addr_1_54 out=bram1_out_54
.subckt block_ram clock=clk we=we data=bram1_in_54 addr=bram_addr_2_54 out=bram2_out_54
.subckt block_ram clock=clk we=we data=bram2_out_54 addr=bram_addr_3_54 out=bram3_out_54
.subckt block_ram clock=clk we=we data=bram3_out_54 addr=bram_addr_4_54 out=bram4_out_54
.subckt block_ram clock=clk we=we data=bram1_in_54 addr=bram_addr_5_54 out=bram5_out_54
.subckt block_ram clock=clk we=we data=bram1_in_54 addr=bram_addr_6_54 out=bram6_out_54
.subckt block_ram clock=clk we=we data=bram6_out_54 addr=bram_addr_7_54 out=bram7_out_54
.subckt block_ram clock=clk we=we data=bram7_out_54 addr=bram_addr_8_54 out=bram8_out_54
#-----
.subckt dsp x=bram2_out_54 w=bram1_out_54 c=bram1_out_54 out=dsp1_out_54 outx=dsp1_outx_54 outw=dsp1_outw_54
.subckt dsp x=dsp1_outx_54 w=dsp1_outw_54 c=dsp1_out_54 out=dsp2_out_54 outx=dsp2_outx_54 outw=dsp2_outw_54
.subckt dsp x=dsp2_outx_54 w=dsp2_outw_54 c=dsp2_out_54 out=dsp3_out_54 outx=dsp3_outx_54 outw=dsp3_outw_54
.subckt dsp x=bram3_out_54 w=dsp3_outw_54 c=dsp3_out_54 out=dsp4_out_54 outx=dsp4_outx_54 outw=dsp4_outw_54
.subckt dsp x=dsp4_outx_54 w=dsp4_outw_54 c=dsp4_out_54 out=dsp5_out_54 outx=dsp5_outx_54 outw=dsp5_outw_54
.subckt dsp x=dsp5_outx_54 w=dsp5_outw_54 c=dsp5_out_54 out=dsp6_out_54 outx=dsp6_outx_54 outw=dsp6_outw_54
.subckt dsp x=bram4_out_54 w=dsp6_outw_54 c=dsp6_out_54 out=dsp7_out_54 outx=dsp7_outx_54 outw=dsp7_outw_54
.subckt dsp x=dsp7_outx_54 w=dsp7_outw_54 c=dsp7_out_54 out=dsp8_out_54 outx=dsp8_outx_54 outw=dsp8_outw_54
.subckt dsp x=dsp8_outx_54 w=dsp8_outw_54 c=dsp8_out_54 out=dsp9_out_54 outx=dsp9_outx_54 outw=dsp9_outw_54
.subckt dsp x=bram6_out_54 w=bram5_out_54 c=bram5_out_54 out=dsp10_out_54 outx=dsp10_outx_54 outw=dsp10_outw_54
.subckt dsp x=dsp10_outx_54 w=dsp10_outw_54 c=dsp10_out_54 out=dsp11_out_54 outx=dsp11_outx_54 outw=dsp11_outw_54
.subckt dsp x=dsp11_outx_54 w=dsp11_outw_54 c=dsp11_out_54 out=dsp12_out_54 outx=dsp12_outx_54 outw=dsp12_outw_54
.subckt dsp x=bram7_out_54 w=dsp12_outw_54 c=dsp12_out_54 out=dsp13_out_54 outx=dsp13_outx_54 outw=dsp13_outw_54
.subckt dsp x=dsp13_outx_54 w=dsp13_outw_54 c=dsp13_out_54 out=dsp14_out_54 outx=dsp14_outx_54 outw=dsp14_outw_54
.subckt dsp x=dsp14_outx_54 w=dsp14_outw_54 c=dsp14_out_54 out=dsp15_out_54 outx=dsp15_outx_54 outw=dsp15_outw_54
.subckt dsp x=bram8_out_54 w=dsp15_outw_54 c=dsp15_out_54 out=dsp16_out_54 outx=dsp16_outx_54 outw=dsp16_outw_54
.subckt dsp x=dsp16_outx_54 w=dsp16_outw_54 c=dsp16_out_54 out=dsp17_out_54 outx=dsp17_outx_54 outw=dsp17_outw_54
.subckt dsp x=dsp17_outx_54 w=dsp17_outw_54 c=dsp17_out_54 out=dsp18_out_54 outx=dsp18_outx_54 outw=dsp18_outw_54
##-----------------------------------------------------------------##
##--------------------conv unit 55---------------------##
.subckt ultra_ram clock=clk we=we data=udata55 addr=uram_addr_55_1 out=bram1_in_55
.subckt ultra_ram clock=clk we=we data=dsp9_out_55 addr=uram_addr_55_2 out=uram2_out_55
#-----
.subckt block_ram clock=clk we=we data=bram1_in_55 addr=bram_addr_1_55 out=bram1_out_55
.subckt block_ram clock=clk we=we data=bram1_in_55 addr=bram_addr_2_55 out=bram2_out_55
.subckt block_ram clock=clk we=we data=bram2_out_55 addr=bram_addr_3_55 out=bram3_out_55
.subckt block_ram clock=clk we=we data=bram3_out_55 addr=bram_addr_4_55 out=bram4_out_55
.subckt block_ram clock=clk we=we data=bram1_in_55 addr=bram_addr_5_55 out=bram5_out_55
.subckt block_ram clock=clk we=we data=bram1_in_55 addr=bram_addr_6_55 out=bram6_out_55
.subckt block_ram clock=clk we=we data=bram6_out_55 addr=bram_addr_7_55 out=bram7_out_55
.subckt block_ram clock=clk we=we data=bram7_out_55 addr=bram_addr_8_55 out=bram8_out_55
#-----
.subckt dsp x=bram2_out_55 w=bram1_out_55 c=bram1_out_55 out=dsp1_out_55 outx=dsp1_outx_55 outw=dsp1_outw_55
.subckt dsp x=dsp1_outx_55 w=dsp1_outw_55 c=dsp1_out_55 out=dsp2_out_55 outx=dsp2_outx_55 outw=dsp2_outw_55
.subckt dsp x=dsp2_outx_55 w=dsp2_outw_55 c=dsp2_out_55 out=dsp3_out_55 outx=dsp3_outx_55 outw=dsp3_outw_55
.subckt dsp x=bram3_out_55 w=dsp3_outw_55 c=dsp3_out_55 out=dsp4_out_55 outx=dsp4_outx_55 outw=dsp4_outw_55
.subckt dsp x=dsp4_outx_55 w=dsp4_outw_55 c=dsp4_out_55 out=dsp5_out_55 outx=dsp5_outx_55 outw=dsp5_outw_55
.subckt dsp x=dsp5_outx_55 w=dsp5_outw_55 c=dsp5_out_55 out=dsp6_out_55 outx=dsp6_outx_55 outw=dsp6_outw_55
.subckt dsp x=bram4_out_55 w=dsp6_outw_55 c=dsp6_out_55 out=dsp7_out_55 outx=dsp7_outx_55 outw=dsp7_outw_55
.subckt dsp x=dsp7_outx_55 w=dsp7_outw_55 c=dsp7_out_55 out=dsp8_out_55 outx=dsp8_outx_55 outw=dsp8_outw_55
.subckt dsp x=dsp8_outx_55 w=dsp8_outw_55 c=dsp8_out_55 out=dsp9_out_55 outx=dsp9_outx_55 outw=dsp9_outw_55
.subckt dsp x=bram6_out_55 w=bram5_out_55 c=bram5_out_55 out=dsp10_out_55 outx=dsp10_outx_55 outw=dsp10_outw_55
.subckt dsp x=dsp10_outx_55 w=dsp10_outw_55 c=dsp10_out_55 out=dsp11_out_55 outx=dsp11_outx_55 outw=dsp11_outw_55
.subckt dsp x=dsp11_outx_55 w=dsp11_outw_55 c=dsp11_out_55 out=dsp12_out_55 outx=dsp12_outx_55 outw=dsp12_outw_55
.subckt dsp x=bram7_out_55 w=dsp12_outw_55 c=dsp12_out_55 out=dsp13_out_55 outx=dsp13_outx_55 outw=dsp13_outw_55
.subckt dsp x=dsp13_outx_55 w=dsp13_outw_55 c=dsp13_out_55 out=dsp14_out_55 outx=dsp14_outx_55 outw=dsp14_outw_55
.subckt dsp x=dsp14_outx_55 w=dsp14_outw_55 c=dsp14_out_55 out=dsp15_out_55 outx=dsp15_outx_55 outw=dsp15_outw_55
.subckt dsp x=bram8_out_55 w=dsp15_outw_55 c=dsp15_out_55 out=dsp16_out_55 outx=dsp16_outx_55 outw=dsp16_outw_55
.subckt dsp x=dsp16_outx_55 w=dsp16_outw_55 c=dsp16_out_55 out=dsp17_out_55 outx=dsp17_outx_55 outw=dsp17_outw_55
.subckt dsp x=dsp17_outx_55 w=dsp17_outw_55 c=dsp17_out_55 out=dsp18_out_55 outx=dsp18_outx_55 outw=dsp18_outw_55
##-----------------------------------------------------------------##
##--------------------conv unit 56---------------------##
.subckt ultra_ram clock=clk we=we data=udata56 addr=uram_addr_56_1 out=bram1_in_56
.subckt ultra_ram clock=clk we=we data=dsp9_out_56 addr=uram_addr_56_2 out=uram2_out_56
#-----
.subckt block_ram clock=clk we=we data=bram1_in_56 addr=bram_addr_1_56 out=bram1_out_56
.subckt block_ram clock=clk we=we data=bram1_in_56 addr=bram_addr_2_56 out=bram2_out_56
.subckt block_ram clock=clk we=we data=bram2_out_56 addr=bram_addr_3_56 out=bram3_out_56
.subckt block_ram clock=clk we=we data=bram3_out_56 addr=bram_addr_4_56 out=bram4_out_56
.subckt block_ram clock=clk we=we data=bram1_in_56 addr=bram_addr_5_56 out=bram5_out_56
.subckt block_ram clock=clk we=we data=bram1_in_56 addr=bram_addr_6_56 out=bram6_out_56
.subckt block_ram clock=clk we=we data=bram6_out_56 addr=bram_addr_7_56 out=bram7_out_56
.subckt block_ram clock=clk we=we data=bram7_out_56 addr=bram_addr_8_56 out=bram8_out_56
#-----
.subckt dsp x=bram2_out_56 w=bram1_out_56 c=bram1_out_56 out=dsp1_out_56 outx=dsp1_outx_56 outw=dsp1_outw_56
.subckt dsp x=dsp1_outx_56 w=dsp1_outw_56 c=dsp1_out_56 out=dsp2_out_56 outx=dsp2_outx_56 outw=dsp2_outw_56
.subckt dsp x=dsp2_outx_56 w=dsp2_outw_56 c=dsp2_out_56 out=dsp3_out_56 outx=dsp3_outx_56 outw=dsp3_outw_56
.subckt dsp x=bram3_out_56 w=dsp3_outw_56 c=dsp3_out_56 out=dsp4_out_56 outx=dsp4_outx_56 outw=dsp4_outw_56
.subckt dsp x=dsp4_outx_56 w=dsp4_outw_56 c=dsp4_out_56 out=dsp5_out_56 outx=dsp5_outx_56 outw=dsp5_outw_56
.subckt dsp x=dsp5_outx_56 w=dsp5_outw_56 c=dsp5_out_56 out=dsp6_out_56 outx=dsp6_outx_56 outw=dsp6_outw_56
.subckt dsp x=bram4_out_56 w=dsp6_outw_56 c=dsp6_out_56 out=dsp7_out_56 outx=dsp7_outx_56 outw=dsp7_outw_56
.subckt dsp x=dsp7_outx_56 w=dsp7_outw_56 c=dsp7_out_56 out=dsp8_out_56 outx=dsp8_outx_56 outw=dsp8_outw_56
.subckt dsp x=dsp8_outx_56 w=dsp8_outw_56 c=dsp8_out_56 out=dsp9_out_56 outx=dsp9_outx_56 outw=dsp9_outw_56
.subckt dsp x=bram6_out_56 w=bram5_out_56 c=bram5_out_56 out=dsp10_out_56 outx=dsp10_outx_56 outw=dsp10_outw_56
.subckt dsp x=dsp10_outx_56 w=dsp10_outw_56 c=dsp10_out_56 out=dsp11_out_56 outx=dsp11_outx_56 outw=dsp11_outw_56
.subckt dsp x=dsp11_outx_56 w=dsp11_outw_56 c=dsp11_out_56 out=dsp12_out_56 outx=dsp12_outx_56 outw=dsp12_outw_56
.subckt dsp x=bram7_out_56 w=dsp12_outw_56 c=dsp12_out_56 out=dsp13_out_56 outx=dsp13_outx_56 outw=dsp13_outw_56
.subckt dsp x=dsp13_outx_56 w=dsp13_outw_56 c=dsp13_out_56 out=dsp14_out_56 outx=dsp14_outx_56 outw=dsp14_outw_56
.subckt dsp x=dsp14_outx_56 w=dsp14_outw_56 c=dsp14_out_56 out=dsp15_out_56 outx=dsp15_outx_56 outw=dsp15_outw_56
.subckt dsp x=bram8_out_56 w=dsp15_outw_56 c=dsp15_out_56 out=dsp16_out_56 outx=dsp16_outx_56 outw=dsp16_outw_56
.subckt dsp x=dsp16_outx_56 w=dsp16_outw_56 c=dsp16_out_56 out=dsp17_out_56 outx=dsp17_outx_56 outw=dsp17_outw_56
.subckt dsp x=dsp17_outx_56 w=dsp17_outw_56 c=dsp17_out_56 out=dsp18_out_56 outx=dsp18_outx_56 outw=dsp18_outw_56
##-----------------------------------------------------------------##
##--------------------conv unit 57---------------------##
.subckt ultra_ram clock=clk we=we data=udata57 addr=uram_addr_57_1 out=bram1_in_57
.subckt ultra_ram clock=clk we=we data=dsp9_out_57 addr=uram_addr_57_2 out=uram2_out_57
#-----
.subckt block_ram clock=clk we=we data=bram1_in_57 addr=bram_addr_1_57 out=bram1_out_57
.subckt block_ram clock=clk we=we data=bram1_in_57 addr=bram_addr_2_57 out=bram2_out_57
.subckt block_ram clock=clk we=we data=bram2_out_57 addr=bram_addr_3_57 out=bram3_out_57
.subckt block_ram clock=clk we=we data=bram3_out_57 addr=bram_addr_4_57 out=bram4_out_57
.subckt block_ram clock=clk we=we data=bram1_in_57 addr=bram_addr_5_57 out=bram5_out_57
.subckt block_ram clock=clk we=we data=bram1_in_57 addr=bram_addr_6_57 out=bram6_out_57
.subckt block_ram clock=clk we=we data=bram6_out_57 addr=bram_addr_7_57 out=bram7_out_57
.subckt block_ram clock=clk we=we data=bram7_out_57 addr=bram_addr_8_57 out=bram8_out_57
#-----
.subckt dsp x=bram2_out_57 w=bram1_out_57 c=bram1_out_57 out=dsp1_out_57 outx=dsp1_outx_57 outw=dsp1_outw_57
.subckt dsp x=dsp1_outx_57 w=dsp1_outw_57 c=dsp1_out_57 out=dsp2_out_57 outx=dsp2_outx_57 outw=dsp2_outw_57
.subckt dsp x=dsp2_outx_57 w=dsp2_outw_57 c=dsp2_out_57 out=dsp3_out_57 outx=dsp3_outx_57 outw=dsp3_outw_57
.subckt dsp x=bram3_out_57 w=dsp3_outw_57 c=dsp3_out_57 out=dsp4_out_57 outx=dsp4_outx_57 outw=dsp4_outw_57
.subckt dsp x=dsp4_outx_57 w=dsp4_outw_57 c=dsp4_out_57 out=dsp5_out_57 outx=dsp5_outx_57 outw=dsp5_outw_57
.subckt dsp x=dsp5_outx_57 w=dsp5_outw_57 c=dsp5_out_57 out=dsp6_out_57 outx=dsp6_outx_57 outw=dsp6_outw_57
.subckt dsp x=bram4_out_57 w=dsp6_outw_57 c=dsp6_out_57 out=dsp7_out_57 outx=dsp7_outx_57 outw=dsp7_outw_57
.subckt dsp x=dsp7_outx_57 w=dsp7_outw_57 c=dsp7_out_57 out=dsp8_out_57 outx=dsp8_outx_57 outw=dsp8_outw_57
.subckt dsp x=dsp8_outx_57 w=dsp8_outw_57 c=dsp8_out_57 out=dsp9_out_57 outx=dsp9_outx_57 outw=dsp9_outw_57
.subckt dsp x=bram6_out_57 w=bram5_out_57 c=bram5_out_57 out=dsp10_out_57 outx=dsp10_outx_57 outw=dsp10_outw_57
.subckt dsp x=dsp10_outx_57 w=dsp10_outw_57 c=dsp10_out_57 out=dsp11_out_57 outx=dsp11_outx_57 outw=dsp11_outw_57
.subckt dsp x=dsp11_outx_57 w=dsp11_outw_57 c=dsp11_out_57 out=dsp12_out_57 outx=dsp12_outx_57 outw=dsp12_outw_57
.subckt dsp x=bram7_out_57 w=dsp12_outw_57 c=dsp12_out_57 out=dsp13_out_57 outx=dsp13_outx_57 outw=dsp13_outw_57
.subckt dsp x=dsp13_outx_57 w=dsp13_outw_57 c=dsp13_out_57 out=dsp14_out_57 outx=dsp14_outx_57 outw=dsp14_outw_57
.subckt dsp x=dsp14_outx_57 w=dsp14_outw_57 c=dsp14_out_57 out=dsp15_out_57 outx=dsp15_outx_57 outw=dsp15_outw_57
.subckt dsp x=bram8_out_57 w=dsp15_outw_57 c=dsp15_out_57 out=dsp16_out_57 outx=dsp16_outx_57 outw=dsp16_outw_57
.subckt dsp x=dsp16_outx_57 w=dsp16_outw_57 c=dsp16_out_57 out=dsp17_out_57 outx=dsp17_outx_57 outw=dsp17_outw_57
.subckt dsp x=dsp17_outx_57 w=dsp17_outw_57 c=dsp17_out_57 out=dsp18_out_57 outx=dsp18_outx_57 outw=dsp18_outw_57
##-----------------------------------------------------------------##
##--------------------conv unit 58---------------------##
.subckt ultra_ram clock=clk we=we data=udata58 addr=uram_addr_58_1 out=bram1_in_58
.subckt ultra_ram clock=clk we=we data=dsp9_out_58 addr=uram_addr_58_2 out=uram2_out_58
#-----
.subckt block_ram clock=clk we=we data=bram1_in_58 addr=bram_addr_1_58 out=bram1_out_58
.subckt block_ram clock=clk we=we data=bram1_in_58 addr=bram_addr_2_58 out=bram2_out_58
.subckt block_ram clock=clk we=we data=bram2_out_58 addr=bram_addr_3_58 out=bram3_out_58
.subckt block_ram clock=clk we=we data=bram3_out_58 addr=bram_addr_4_58 out=bram4_out_58
.subckt block_ram clock=clk we=we data=bram1_in_58 addr=bram_addr_5_58 out=bram5_out_58
.subckt block_ram clock=clk we=we data=bram1_in_58 addr=bram_addr_6_58 out=bram6_out_58
.subckt block_ram clock=clk we=we data=bram6_out_58 addr=bram_addr_7_58 out=bram7_out_58
.subckt block_ram clock=clk we=we data=bram7_out_58 addr=bram_addr_8_58 out=bram8_out_58
#-----
.subckt dsp x=bram2_out_58 w=bram1_out_58 c=bram1_out_58 out=dsp1_out_58 outx=dsp1_outx_58 outw=dsp1_outw_58
.subckt dsp x=dsp1_outx_58 w=dsp1_outw_58 c=dsp1_out_58 out=dsp2_out_58 outx=dsp2_outx_58 outw=dsp2_outw_58
.subckt dsp x=dsp2_outx_58 w=dsp2_outw_58 c=dsp2_out_58 out=dsp3_out_58 outx=dsp3_outx_58 outw=dsp3_outw_58
.subckt dsp x=bram3_out_58 w=dsp3_outw_58 c=dsp3_out_58 out=dsp4_out_58 outx=dsp4_outx_58 outw=dsp4_outw_58
.subckt dsp x=dsp4_outx_58 w=dsp4_outw_58 c=dsp4_out_58 out=dsp5_out_58 outx=dsp5_outx_58 outw=dsp5_outw_58
.subckt dsp x=dsp5_outx_58 w=dsp5_outw_58 c=dsp5_out_58 out=dsp6_out_58 outx=dsp6_outx_58 outw=dsp6_outw_58
.subckt dsp x=bram4_out_58 w=dsp6_outw_58 c=dsp6_out_58 out=dsp7_out_58 outx=dsp7_outx_58 outw=dsp7_outw_58
.subckt dsp x=dsp7_outx_58 w=dsp7_outw_58 c=dsp7_out_58 out=dsp8_out_58 outx=dsp8_outx_58 outw=dsp8_outw_58
.subckt dsp x=dsp8_outx_58 w=dsp8_outw_58 c=dsp8_out_58 out=dsp9_out_58 outx=dsp9_outx_58 outw=dsp9_outw_58
.subckt dsp x=bram6_out_58 w=bram5_out_58 c=bram5_out_58 out=dsp10_out_58 outx=dsp10_outx_58 outw=dsp10_outw_58
.subckt dsp x=dsp10_outx_58 w=dsp10_outw_58 c=dsp10_out_58 out=dsp11_out_58 outx=dsp11_outx_58 outw=dsp11_outw_58
.subckt dsp x=dsp11_outx_58 w=dsp11_outw_58 c=dsp11_out_58 out=dsp12_out_58 outx=dsp12_outx_58 outw=dsp12_outw_58
.subckt dsp x=bram7_out_58 w=dsp12_outw_58 c=dsp12_out_58 out=dsp13_out_58 outx=dsp13_outx_58 outw=dsp13_outw_58
.subckt dsp x=dsp13_outx_58 w=dsp13_outw_58 c=dsp13_out_58 out=dsp14_out_58 outx=dsp14_outx_58 outw=dsp14_outw_58
.subckt dsp x=dsp14_outx_58 w=dsp14_outw_58 c=dsp14_out_58 out=dsp15_out_58 outx=dsp15_outx_58 outw=dsp15_outw_58
.subckt dsp x=bram8_out_58 w=dsp15_outw_58 c=dsp15_out_58 out=dsp16_out_58 outx=dsp16_outx_58 outw=dsp16_outw_58
.subckt dsp x=dsp16_outx_58 w=dsp16_outw_58 c=dsp16_out_58 out=dsp17_out_58 outx=dsp17_outx_58 outw=dsp17_outw_58
.subckt dsp x=dsp17_outx_58 w=dsp17_outw_58 c=dsp17_out_58 out=dsp18_out_58 outx=dsp18_outx_58 outw=dsp18_outw_58
##-----------------------------------------------------------------##
##--------------------conv unit 59---------------------##
.subckt ultra_ram clock=clk we=we data=udata59 addr=uram_addr_59_1 out=bram1_in_59
.subckt ultra_ram clock=clk we=we data=dsp9_out_59 addr=uram_addr_59_2 out=uram2_out_59
#-----
.subckt block_ram clock=clk we=we data=bram1_in_59 addr=bram_addr_1_59 out=bram1_out_59
.subckt block_ram clock=clk we=we data=bram1_in_59 addr=bram_addr_2_59 out=bram2_out_59
.subckt block_ram clock=clk we=we data=bram2_out_59 addr=bram_addr_3_59 out=bram3_out_59
.subckt block_ram clock=clk we=we data=bram3_out_59 addr=bram_addr_4_59 out=bram4_out_59
.subckt block_ram clock=clk we=we data=bram1_in_59 addr=bram_addr_5_59 out=bram5_out_59
.subckt block_ram clock=clk we=we data=bram1_in_59 addr=bram_addr_6_59 out=bram6_out_59
.subckt block_ram clock=clk we=we data=bram6_out_59 addr=bram_addr_7_59 out=bram7_out_59
.subckt block_ram clock=clk we=we data=bram7_out_59 addr=bram_addr_8_59 out=bram8_out_59
#-----
.subckt dsp x=bram2_out_59 w=bram1_out_59 c=bram1_out_59 out=dsp1_out_59 outx=dsp1_outx_59 outw=dsp1_outw_59
.subckt dsp x=dsp1_outx_59 w=dsp1_outw_59 c=dsp1_out_59 out=dsp2_out_59 outx=dsp2_outx_59 outw=dsp2_outw_59
.subckt dsp x=dsp2_outx_59 w=dsp2_outw_59 c=dsp2_out_59 out=dsp3_out_59 outx=dsp3_outx_59 outw=dsp3_outw_59
.subckt dsp x=bram3_out_59 w=dsp3_outw_59 c=dsp3_out_59 out=dsp4_out_59 outx=dsp4_outx_59 outw=dsp4_outw_59
.subckt dsp x=dsp4_outx_59 w=dsp4_outw_59 c=dsp4_out_59 out=dsp5_out_59 outx=dsp5_outx_59 outw=dsp5_outw_59
.subckt dsp x=dsp5_outx_59 w=dsp5_outw_59 c=dsp5_out_59 out=dsp6_out_59 outx=dsp6_outx_59 outw=dsp6_outw_59
.subckt dsp x=bram4_out_59 w=dsp6_outw_59 c=dsp6_out_59 out=dsp7_out_59 outx=dsp7_outx_59 outw=dsp7_outw_59
.subckt dsp x=dsp7_outx_59 w=dsp7_outw_59 c=dsp7_out_59 out=dsp8_out_59 outx=dsp8_outx_59 outw=dsp8_outw_59
.subckt dsp x=dsp8_outx_59 w=dsp8_outw_59 c=dsp8_out_59 out=dsp9_out_59 outx=dsp9_outx_59 outw=dsp9_outw_59
.subckt dsp x=bram6_out_59 w=bram5_out_59 c=bram5_out_59 out=dsp10_out_59 outx=dsp10_outx_59 outw=dsp10_outw_59
.subckt dsp x=dsp10_outx_59 w=dsp10_outw_59 c=dsp10_out_59 out=dsp11_out_59 outx=dsp11_outx_59 outw=dsp11_outw_59
.subckt dsp x=dsp11_outx_59 w=dsp11_outw_59 c=dsp11_out_59 out=dsp12_out_59 outx=dsp12_outx_59 outw=dsp12_outw_59
.subckt dsp x=bram7_out_59 w=dsp12_outw_59 c=dsp12_out_59 out=dsp13_out_59 outx=dsp13_outx_59 outw=dsp13_outw_59
.subckt dsp x=dsp13_outx_59 w=dsp13_outw_59 c=dsp13_out_59 out=dsp14_out_59 outx=dsp14_outx_59 outw=dsp14_outw_59
.subckt dsp x=dsp14_outx_59 w=dsp14_outw_59 c=dsp14_out_59 out=dsp15_out_59 outx=dsp15_outx_59 outw=dsp15_outw_59
.subckt dsp x=bram8_out_59 w=dsp15_outw_59 c=dsp15_out_59 out=dsp16_out_59 outx=dsp16_outx_59 outw=dsp16_outw_59
.subckt dsp x=dsp16_outx_59 w=dsp16_outw_59 c=dsp16_out_59 out=dsp17_out_59 outx=dsp17_outx_59 outw=dsp17_outw_59
.subckt dsp x=dsp17_outx_59 w=dsp17_outw_59 c=dsp17_out_59 out=dsp18_out_59 outx=dsp18_outx_59 outw=dsp18_outw_59
##-----------------------------------------------------------------##
##--------------------conv unit 60---------------------##
.subckt ultra_ram clock=clk we=we data=udata60 addr=uram_addr_60_1 out=bram1_in_60
.subckt ultra_ram clock=clk we=we data=dsp9_out_60 addr=uram_addr_60_2 out=uram2_out_60
#-----
.subckt block_ram clock=clk we=we data=bram1_in_60 addr=bram_addr_1_60 out=bram1_out_60
.subckt block_ram clock=clk we=we data=bram1_in_60 addr=bram_addr_2_60 out=bram2_out_60
.subckt block_ram clock=clk we=we data=bram2_out_60 addr=bram_addr_3_60 out=bram3_out_60
.subckt block_ram clock=clk we=we data=bram3_out_60 addr=bram_addr_4_60 out=bram4_out_60
.subckt block_ram clock=clk we=we data=bram1_in_60 addr=bram_addr_5_60 out=bram5_out_60
.subckt block_ram clock=clk we=we data=bram1_in_60 addr=bram_addr_6_60 out=bram6_out_60
.subckt block_ram clock=clk we=we data=bram6_out_60 addr=bram_addr_7_60 out=bram7_out_60
.subckt block_ram clock=clk we=we data=bram7_out_60 addr=bram_addr_8_60 out=bram8_out_60
#-----
.subckt dsp x=bram2_out_60 w=bram1_out_60 c=bram1_out_60 out=dsp1_out_60 outx=dsp1_outx_60 outw=dsp1_outw_60
.subckt dsp x=dsp1_outx_60 w=dsp1_outw_60 c=dsp1_out_60 out=dsp2_out_60 outx=dsp2_outx_60 outw=dsp2_outw_60
.subckt dsp x=dsp2_outx_60 w=dsp2_outw_60 c=dsp2_out_60 out=dsp3_out_60 outx=dsp3_outx_60 outw=dsp3_outw_60
.subckt dsp x=bram3_out_60 w=dsp3_outw_60 c=dsp3_out_60 out=dsp4_out_60 outx=dsp4_outx_60 outw=dsp4_outw_60
.subckt dsp x=dsp4_outx_60 w=dsp4_outw_60 c=dsp4_out_60 out=dsp5_out_60 outx=dsp5_outx_60 outw=dsp5_outw_60
.subckt dsp x=dsp5_outx_60 w=dsp5_outw_60 c=dsp5_out_60 out=dsp6_out_60 outx=dsp6_outx_60 outw=dsp6_outw_60
.subckt dsp x=bram4_out_60 w=dsp6_outw_60 c=dsp6_out_60 out=dsp7_out_60 outx=dsp7_outx_60 outw=dsp7_outw_60
.subckt dsp x=dsp7_outx_60 w=dsp7_outw_60 c=dsp7_out_60 out=dsp8_out_60 outx=dsp8_outx_60 outw=dsp8_outw_60
.subckt dsp x=dsp8_outx_60 w=dsp8_outw_60 c=dsp8_out_60 out=dsp9_out_60 outx=dsp9_outx_60 outw=dsp9_outw_60
.subckt dsp x=bram6_out_60 w=bram5_out_60 c=bram5_out_60 out=dsp10_out_60 outx=dsp10_outx_60 outw=dsp10_outw_60
.subckt dsp x=dsp10_outx_60 w=dsp10_outw_60 c=dsp10_out_60 out=dsp11_out_60 outx=dsp11_outx_60 outw=dsp11_outw_60
.subckt dsp x=dsp11_outx_60 w=dsp11_outw_60 c=dsp11_out_60 out=dsp12_out_60 outx=dsp12_outx_60 outw=dsp12_outw_60
.subckt dsp x=bram7_out_60 w=dsp12_outw_60 c=dsp12_out_60 out=dsp13_out_60 outx=dsp13_outx_60 outw=dsp13_outw_60
.subckt dsp x=dsp13_outx_60 w=dsp13_outw_60 c=dsp13_out_60 out=dsp14_out_60 outx=dsp14_outx_60 outw=dsp14_outw_60
.subckt dsp x=dsp14_outx_60 w=dsp14_outw_60 c=dsp14_out_60 out=dsp15_out_60 outx=dsp15_outx_60 outw=dsp15_outw_60
.subckt dsp x=bram8_out_60 w=dsp15_outw_60 c=dsp15_out_60 out=dsp16_out_60 outx=dsp16_outx_60 outw=dsp16_outw_60
.subckt dsp x=dsp16_outx_60 w=dsp16_outw_60 c=dsp16_out_60 out=dsp17_out_60 outx=dsp17_outx_60 outw=dsp17_outw_60
.subckt dsp x=dsp17_outx_60 w=dsp17_outw_60 c=dsp17_out_60 out=dsp18_out_60 outx=dsp18_outx_60 outw=dsp18_outw_60
##-----------------------------------------------------------------##
##--------------------conv unit 61---------------------##
.subckt ultra_ram clock=clk we=we data=udata61 addr=uram_addr_61_1 out=bram1_in_61
.subckt ultra_ram clock=clk we=we data=dsp9_out_61 addr=uram_addr_61_2 out=uram2_out_61
#-----
.subckt block_ram clock=clk we=we data=bram1_in_61 addr=bram_addr_1_61 out=bram1_out_61
.subckt block_ram clock=clk we=we data=bram1_in_61 addr=bram_addr_2_61 out=bram2_out_61
.subckt block_ram clock=clk we=we data=bram2_out_61 addr=bram_addr_3_61 out=bram3_out_61
.subckt block_ram clock=clk we=we data=bram3_out_61 addr=bram_addr_4_61 out=bram4_out_61
.subckt block_ram clock=clk we=we data=bram1_in_61 addr=bram_addr_5_61 out=bram5_out_61
.subckt block_ram clock=clk we=we data=bram1_in_61 addr=bram_addr_6_61 out=bram6_out_61
.subckt block_ram clock=clk we=we data=bram6_out_61 addr=bram_addr_7_61 out=bram7_out_61
.subckt block_ram clock=clk we=we data=bram7_out_61 addr=bram_addr_8_61 out=bram8_out_61
#-----
.subckt dsp x=bram2_out_61 w=bram1_out_61 c=bram1_out_61 out=dsp1_out_61 outx=dsp1_outx_61 outw=dsp1_outw_61
.subckt dsp x=dsp1_outx_61 w=dsp1_outw_61 c=dsp1_out_61 out=dsp2_out_61 outx=dsp2_outx_61 outw=dsp2_outw_61
.subckt dsp x=dsp2_outx_61 w=dsp2_outw_61 c=dsp2_out_61 out=dsp3_out_61 outx=dsp3_outx_61 outw=dsp3_outw_61
.subckt dsp x=bram3_out_61 w=dsp3_outw_61 c=dsp3_out_61 out=dsp4_out_61 outx=dsp4_outx_61 outw=dsp4_outw_61
.subckt dsp x=dsp4_outx_61 w=dsp4_outw_61 c=dsp4_out_61 out=dsp5_out_61 outx=dsp5_outx_61 outw=dsp5_outw_61
.subckt dsp x=dsp5_outx_61 w=dsp5_outw_61 c=dsp5_out_61 out=dsp6_out_61 outx=dsp6_outx_61 outw=dsp6_outw_61
.subckt dsp x=bram4_out_61 w=dsp6_outw_61 c=dsp6_out_61 out=dsp7_out_61 outx=dsp7_outx_61 outw=dsp7_outw_61
.subckt dsp x=dsp7_outx_61 w=dsp7_outw_61 c=dsp7_out_61 out=dsp8_out_61 outx=dsp8_outx_61 outw=dsp8_outw_61
.subckt dsp x=dsp8_outx_61 w=dsp8_outw_61 c=dsp8_out_61 out=dsp9_out_61 outx=dsp9_outx_61 outw=dsp9_outw_61
.subckt dsp x=bram6_out_61 w=bram5_out_61 c=bram5_out_61 out=dsp10_out_61 outx=dsp10_outx_61 outw=dsp10_outw_61
.subckt dsp x=dsp10_outx_61 w=dsp10_outw_61 c=dsp10_out_61 out=dsp11_out_61 outx=dsp11_outx_61 outw=dsp11_outw_61
.subckt dsp x=dsp11_outx_61 w=dsp11_outw_61 c=dsp11_out_61 out=dsp12_out_61 outx=dsp12_outx_61 outw=dsp12_outw_61
.subckt dsp x=bram7_out_61 w=dsp12_outw_61 c=dsp12_out_61 out=dsp13_out_61 outx=dsp13_outx_61 outw=dsp13_outw_61
.subckt dsp x=dsp13_outx_61 w=dsp13_outw_61 c=dsp13_out_61 out=dsp14_out_61 outx=dsp14_outx_61 outw=dsp14_outw_61
.subckt dsp x=dsp14_outx_61 w=dsp14_outw_61 c=dsp14_out_61 out=dsp15_out_61 outx=dsp15_outx_61 outw=dsp15_outw_61
.subckt dsp x=bram8_out_61 w=dsp15_outw_61 c=dsp15_out_61 out=dsp16_out_61 outx=dsp16_outx_61 outw=dsp16_outw_61
.subckt dsp x=dsp16_outx_61 w=dsp16_outw_61 c=dsp16_out_61 out=dsp17_out_61 outx=dsp17_outx_61 outw=dsp17_outw_61
.subckt dsp x=dsp17_outx_61 w=dsp17_outw_61 c=dsp17_out_61 out=dsp18_out_61 outx=dsp18_outx_61 outw=dsp18_outw_61
##-----------------------------------------------------------------##
##--------------------conv unit 62---------------------##
.subckt ultra_ram clock=clk we=we data=udata62 addr=uram_addr_62_1 out=bram1_in_62
.subckt ultra_ram clock=clk we=we data=dsp9_out_62 addr=uram_addr_62_2 out=uram2_out_62
#-----
.subckt block_ram clock=clk we=we data=bram1_in_62 addr=bram_addr_1_62 out=bram1_out_62
.subckt block_ram clock=clk we=we data=bram1_in_62 addr=bram_addr_2_62 out=bram2_out_62
.subckt block_ram clock=clk we=we data=bram2_out_62 addr=bram_addr_3_62 out=bram3_out_62
.subckt block_ram clock=clk we=we data=bram3_out_62 addr=bram_addr_4_62 out=bram4_out_62
.subckt block_ram clock=clk we=we data=bram1_in_62 addr=bram_addr_5_62 out=bram5_out_62
.subckt block_ram clock=clk we=we data=bram1_in_62 addr=bram_addr_6_62 out=bram6_out_62
.subckt block_ram clock=clk we=we data=bram6_out_62 addr=bram_addr_7_62 out=bram7_out_62
.subckt block_ram clock=clk we=we data=bram7_out_62 addr=bram_addr_8_62 out=bram8_out_62
#-----
.subckt dsp x=bram2_out_62 w=bram1_out_62 c=bram1_out_62 out=dsp1_out_62 outx=dsp1_outx_62 outw=dsp1_outw_62
.subckt dsp x=dsp1_outx_62 w=dsp1_outw_62 c=dsp1_out_62 out=dsp2_out_62 outx=dsp2_outx_62 outw=dsp2_outw_62
.subckt dsp x=dsp2_outx_62 w=dsp2_outw_62 c=dsp2_out_62 out=dsp3_out_62 outx=dsp3_outx_62 outw=dsp3_outw_62
.subckt dsp x=bram3_out_62 w=dsp3_outw_62 c=dsp3_out_62 out=dsp4_out_62 outx=dsp4_outx_62 outw=dsp4_outw_62
.subckt dsp x=dsp4_outx_62 w=dsp4_outw_62 c=dsp4_out_62 out=dsp5_out_62 outx=dsp5_outx_62 outw=dsp5_outw_62
.subckt dsp x=dsp5_outx_62 w=dsp5_outw_62 c=dsp5_out_62 out=dsp6_out_62 outx=dsp6_outx_62 outw=dsp6_outw_62
.subckt dsp x=bram4_out_62 w=dsp6_outw_62 c=dsp6_out_62 out=dsp7_out_62 outx=dsp7_outx_62 outw=dsp7_outw_62
.subckt dsp x=dsp7_outx_62 w=dsp7_outw_62 c=dsp7_out_62 out=dsp8_out_62 outx=dsp8_outx_62 outw=dsp8_outw_62
.subckt dsp x=dsp8_outx_62 w=dsp8_outw_62 c=dsp8_out_62 out=dsp9_out_62 outx=dsp9_outx_62 outw=dsp9_outw_62
.subckt dsp x=bram6_out_62 w=bram5_out_62 c=bram5_out_62 out=dsp10_out_62 outx=dsp10_outx_62 outw=dsp10_outw_62
.subckt dsp x=dsp10_outx_62 w=dsp10_outw_62 c=dsp10_out_62 out=dsp11_out_62 outx=dsp11_outx_62 outw=dsp11_outw_62
.subckt dsp x=dsp11_outx_62 w=dsp11_outw_62 c=dsp11_out_62 out=dsp12_out_62 outx=dsp12_outx_62 outw=dsp12_outw_62
.subckt dsp x=bram7_out_62 w=dsp12_outw_62 c=dsp12_out_62 out=dsp13_out_62 outx=dsp13_outx_62 outw=dsp13_outw_62
.subckt dsp x=dsp13_outx_62 w=dsp13_outw_62 c=dsp13_out_62 out=dsp14_out_62 outx=dsp14_outx_62 outw=dsp14_outw_62
.subckt dsp x=dsp14_outx_62 w=dsp14_outw_62 c=dsp14_out_62 out=dsp15_out_62 outx=dsp15_outx_62 outw=dsp15_outw_62
.subckt dsp x=bram8_out_62 w=dsp15_outw_62 c=dsp15_out_62 out=dsp16_out_62 outx=dsp16_outx_62 outw=dsp16_outw_62
.subckt dsp x=dsp16_outx_62 w=dsp16_outw_62 c=dsp16_out_62 out=dsp17_out_62 outx=dsp17_outx_62 outw=dsp17_outw_62
.subckt dsp x=dsp17_outx_62 w=dsp17_outw_62 c=dsp17_out_62 out=dsp18_out_62 outx=dsp18_outx_62 outw=dsp18_outw_62
##-----------------------------------------------------------------##
##--------------------conv unit 63---------------------##
.subckt ultra_ram clock=clk we=we data=udata63 addr=uram_addr_63_1 out=bram1_in_63
.subckt ultra_ram clock=clk we=we data=dsp9_out_63 addr=uram_addr_63_2 out=uram2_out_63
#-----
.subckt block_ram clock=clk we=we data=bram1_in_63 addr=bram_addr_1_63 out=bram1_out_63
.subckt block_ram clock=clk we=we data=bram1_in_63 addr=bram_addr_2_63 out=bram2_out_63
.subckt block_ram clock=clk we=we data=bram2_out_63 addr=bram_addr_3_63 out=bram3_out_63
.subckt block_ram clock=clk we=we data=bram3_out_63 addr=bram_addr_4_63 out=bram4_out_63
.subckt block_ram clock=clk we=we data=bram1_in_63 addr=bram_addr_5_63 out=bram5_out_63
.subckt block_ram clock=clk we=we data=bram1_in_63 addr=bram_addr_6_63 out=bram6_out_63
.subckt block_ram clock=clk we=we data=bram6_out_63 addr=bram_addr_7_63 out=bram7_out_63
.subckt block_ram clock=clk we=we data=bram7_out_63 addr=bram_addr_8_63 out=bram8_out_63
#-----
.subckt dsp x=bram2_out_63 w=bram1_out_63 c=bram1_out_63 out=dsp1_out_63 outx=dsp1_outx_63 outw=dsp1_outw_63
.subckt dsp x=dsp1_outx_63 w=dsp1_outw_63 c=dsp1_out_63 out=dsp2_out_63 outx=dsp2_outx_63 outw=dsp2_outw_63
.subckt dsp x=dsp2_outx_63 w=dsp2_outw_63 c=dsp2_out_63 out=dsp3_out_63 outx=dsp3_outx_63 outw=dsp3_outw_63
.subckt dsp x=bram3_out_63 w=dsp3_outw_63 c=dsp3_out_63 out=dsp4_out_63 outx=dsp4_outx_63 outw=dsp4_outw_63
.subckt dsp x=dsp4_outx_63 w=dsp4_outw_63 c=dsp4_out_63 out=dsp5_out_63 outx=dsp5_outx_63 outw=dsp5_outw_63
.subckt dsp x=dsp5_outx_63 w=dsp5_outw_63 c=dsp5_out_63 out=dsp6_out_63 outx=dsp6_outx_63 outw=dsp6_outw_63
.subckt dsp x=bram4_out_63 w=dsp6_outw_63 c=dsp6_out_63 out=dsp7_out_63 outx=dsp7_outx_63 outw=dsp7_outw_63
.subckt dsp x=dsp7_outx_63 w=dsp7_outw_63 c=dsp7_out_63 out=dsp8_out_63 outx=dsp8_outx_63 outw=dsp8_outw_63
.subckt dsp x=dsp8_outx_63 w=dsp8_outw_63 c=dsp8_out_63 out=dsp9_out_63 outx=dsp9_outx_63 outw=dsp9_outw_63
.subckt dsp x=bram6_out_63 w=bram5_out_63 c=bram5_out_63 out=dsp10_out_63 outx=dsp10_outx_63 outw=dsp10_outw_63
.subckt dsp x=dsp10_outx_63 w=dsp10_outw_63 c=dsp10_out_63 out=dsp11_out_63 outx=dsp11_outx_63 outw=dsp11_outw_63
.subckt dsp x=dsp11_outx_63 w=dsp11_outw_63 c=dsp11_out_63 out=dsp12_out_63 outx=dsp12_outx_63 outw=dsp12_outw_63
.subckt dsp x=bram7_out_63 w=dsp12_outw_63 c=dsp12_out_63 out=dsp13_out_63 outx=dsp13_outx_63 outw=dsp13_outw_63
.subckt dsp x=dsp13_outx_63 w=dsp13_outw_63 c=dsp13_out_63 out=dsp14_out_63 outx=dsp14_outx_63 outw=dsp14_outw_63
.subckt dsp x=dsp14_outx_63 w=dsp14_outw_63 c=dsp14_out_63 out=dsp15_out_63 outx=dsp15_outx_63 outw=dsp15_outw_63
.subckt dsp x=bram8_out_63 w=dsp15_outw_63 c=dsp15_out_63 out=dsp16_out_63 outx=dsp16_outx_63 outw=dsp16_outw_63
.subckt dsp x=dsp16_outx_63 w=dsp16_outw_63 c=dsp16_out_63 out=dsp17_out_63 outx=dsp17_outx_63 outw=dsp17_outw_63
.subckt dsp x=dsp17_outx_63 w=dsp17_outw_63 c=dsp17_out_63 out=dsp18_out_63 outx=dsp18_outx_63 outw=dsp18_outw_63
##-----------------------------------------------------------------##
##--------------------conv unit 64---------------------##
.subckt ultra_ram clock=clk we=we data=udata64 addr=uram_addr_64_1 out=bram1_in_64
.subckt ultra_ram clock=clk we=we data=dsp9_out_64 addr=uram_addr_64_2 out=uram2_out_64
#-----
.subckt block_ram clock=clk we=we data=bram1_in_64 addr=bram_addr_1_64 out=bram1_out_64
.subckt block_ram clock=clk we=we data=bram1_in_64 addr=bram_addr_2_64 out=bram2_out_64
.subckt block_ram clock=clk we=we data=bram2_out_64 addr=bram_addr_3_64 out=bram3_out_64
.subckt block_ram clock=clk we=we data=bram3_out_64 addr=bram_addr_4_64 out=bram4_out_64
.subckt block_ram clock=clk we=we data=bram1_in_64 addr=bram_addr_5_64 out=bram5_out_64
.subckt block_ram clock=clk we=we data=bram1_in_64 addr=bram_addr_6_64 out=bram6_out_64
.subckt block_ram clock=clk we=we data=bram6_out_64 addr=bram_addr_7_64 out=bram7_out_64
.subckt block_ram clock=clk we=we data=bram7_out_64 addr=bram_addr_8_64 out=bram8_out_64
#-----
.subckt dsp x=bram2_out_64 w=bram1_out_64 c=bram1_out_64 out=dsp1_out_64 outx=dsp1_outx_64 outw=dsp1_outw_64
.subckt dsp x=dsp1_outx_64 w=dsp1_outw_64 c=dsp1_out_64 out=dsp2_out_64 outx=dsp2_outx_64 outw=dsp2_outw_64
.subckt dsp x=dsp2_outx_64 w=dsp2_outw_64 c=dsp2_out_64 out=dsp3_out_64 outx=dsp3_outx_64 outw=dsp3_outw_64
.subckt dsp x=bram3_out_64 w=dsp3_outw_64 c=dsp3_out_64 out=dsp4_out_64 outx=dsp4_outx_64 outw=dsp4_outw_64
.subckt dsp x=dsp4_outx_64 w=dsp4_outw_64 c=dsp4_out_64 out=dsp5_out_64 outx=dsp5_outx_64 outw=dsp5_outw_64
.subckt dsp x=dsp5_outx_64 w=dsp5_outw_64 c=dsp5_out_64 out=dsp6_out_64 outx=dsp6_outx_64 outw=dsp6_outw_64
.subckt dsp x=bram4_out_64 w=dsp6_outw_64 c=dsp6_out_64 out=dsp7_out_64 outx=dsp7_outx_64 outw=dsp7_outw_64
.subckt dsp x=dsp7_outx_64 w=dsp7_outw_64 c=dsp7_out_64 out=dsp8_out_64 outx=dsp8_outx_64 outw=dsp8_outw_64
.subckt dsp x=dsp8_outx_64 w=dsp8_outw_64 c=dsp8_out_64 out=dsp9_out_64 outx=dsp9_outx_64 outw=dsp9_outw_64
.subckt dsp x=bram6_out_64 w=bram5_out_64 c=bram5_out_64 out=dsp10_out_64 outx=dsp10_outx_64 outw=dsp10_outw_64
.subckt dsp x=dsp10_outx_64 w=dsp10_outw_64 c=dsp10_out_64 out=dsp11_out_64 outx=dsp11_outx_64 outw=dsp11_outw_64
.subckt dsp x=dsp11_outx_64 w=dsp11_outw_64 c=dsp11_out_64 out=dsp12_out_64 outx=dsp12_outx_64 outw=dsp12_outw_64
.subckt dsp x=bram7_out_64 w=dsp12_outw_64 c=dsp12_out_64 out=dsp13_out_64 outx=dsp13_outx_64 outw=dsp13_outw_64
.subckt dsp x=dsp13_outx_64 w=dsp13_outw_64 c=dsp13_out_64 out=dsp14_out_64 outx=dsp14_outx_64 outw=dsp14_outw_64
.subckt dsp x=dsp14_outx_64 w=dsp14_outw_64 c=dsp14_out_64 out=dsp15_out_64 outx=dsp15_outx_64 outw=dsp15_outw_64
.subckt dsp x=bram8_out_64 w=dsp15_outw_64 c=dsp15_out_64 out=dsp16_out_64 outx=dsp16_outx_64 outw=dsp16_outw_64
.subckt dsp x=dsp16_outx_64 w=dsp16_outw_64 c=dsp16_out_64 out=dsp17_out_64 outx=dsp17_outx_64 outw=dsp17_outw_64
.subckt dsp x=dsp17_outx_64 w=dsp17_outw_64 c=dsp17_out_64 out=dsp18_out_64 outx=dsp18_outx_64 outw=dsp18_outw_64
##-----------------------------------------------------------------##
##--------------------conv unit 65---------------------##
.subckt ultra_ram clock=clk we=we data=udata65 addr=uram_addr_65_1 out=bram1_in_65
.subckt ultra_ram clock=clk we=we data=dsp9_out_65 addr=uram_addr_65_2 out=uram2_out_65
#-----
.subckt block_ram clock=clk we=we data=bram1_in_65 addr=bram_addr_1_65 out=bram1_out_65
.subckt block_ram clock=clk we=we data=bram1_in_65 addr=bram_addr_2_65 out=bram2_out_65
.subckt block_ram clock=clk we=we data=bram2_out_65 addr=bram_addr_3_65 out=bram3_out_65
.subckt block_ram clock=clk we=we data=bram3_out_65 addr=bram_addr_4_65 out=bram4_out_65
.subckt block_ram clock=clk we=we data=bram1_in_65 addr=bram_addr_5_65 out=bram5_out_65
.subckt block_ram clock=clk we=we data=bram1_in_65 addr=bram_addr_6_65 out=bram6_out_65
.subckt block_ram clock=clk we=we data=bram6_out_65 addr=bram_addr_7_65 out=bram7_out_65
.subckt block_ram clock=clk we=we data=bram7_out_65 addr=bram_addr_8_65 out=bram8_out_65
#-----
.subckt dsp x=bram2_out_65 w=bram1_out_65 c=bram1_out_65 out=dsp1_out_65 outx=dsp1_outx_65 outw=dsp1_outw_65
.subckt dsp x=dsp1_outx_65 w=dsp1_outw_65 c=dsp1_out_65 out=dsp2_out_65 outx=dsp2_outx_65 outw=dsp2_outw_65
.subckt dsp x=dsp2_outx_65 w=dsp2_outw_65 c=dsp2_out_65 out=dsp3_out_65 outx=dsp3_outx_65 outw=dsp3_outw_65
.subckt dsp x=bram3_out_65 w=dsp3_outw_65 c=dsp3_out_65 out=dsp4_out_65 outx=dsp4_outx_65 outw=dsp4_outw_65
.subckt dsp x=dsp4_outx_65 w=dsp4_outw_65 c=dsp4_out_65 out=dsp5_out_65 outx=dsp5_outx_65 outw=dsp5_outw_65
.subckt dsp x=dsp5_outx_65 w=dsp5_outw_65 c=dsp5_out_65 out=dsp6_out_65 outx=dsp6_outx_65 outw=dsp6_outw_65
.subckt dsp x=bram4_out_65 w=dsp6_outw_65 c=dsp6_out_65 out=dsp7_out_65 outx=dsp7_outx_65 outw=dsp7_outw_65
.subckt dsp x=dsp7_outx_65 w=dsp7_outw_65 c=dsp7_out_65 out=dsp8_out_65 outx=dsp8_outx_65 outw=dsp8_outw_65
.subckt dsp x=dsp8_outx_65 w=dsp8_outw_65 c=dsp8_out_65 out=dsp9_out_65 outx=dsp9_outx_65 outw=dsp9_outw_65
.subckt dsp x=bram6_out_65 w=bram5_out_65 c=bram5_out_65 out=dsp10_out_65 outx=dsp10_outx_65 outw=dsp10_outw_65
.subckt dsp x=dsp10_outx_65 w=dsp10_outw_65 c=dsp10_out_65 out=dsp11_out_65 outx=dsp11_outx_65 outw=dsp11_outw_65
.subckt dsp x=dsp11_outx_65 w=dsp11_outw_65 c=dsp11_out_65 out=dsp12_out_65 outx=dsp12_outx_65 outw=dsp12_outw_65
.subckt dsp x=bram7_out_65 w=dsp12_outw_65 c=dsp12_out_65 out=dsp13_out_65 outx=dsp13_outx_65 outw=dsp13_outw_65
.subckt dsp x=dsp13_outx_65 w=dsp13_outw_65 c=dsp13_out_65 out=dsp14_out_65 outx=dsp14_outx_65 outw=dsp14_outw_65
.subckt dsp x=dsp14_outx_65 w=dsp14_outw_65 c=dsp14_out_65 out=dsp15_out_65 outx=dsp15_outx_65 outw=dsp15_outw_65
.subckt dsp x=bram8_out_65 w=dsp15_outw_65 c=dsp15_out_65 out=dsp16_out_65 outx=dsp16_outx_65 outw=dsp16_outw_65
.subckt dsp x=dsp16_outx_65 w=dsp16_outw_65 c=dsp16_out_65 out=dsp17_out_65 outx=dsp17_outx_65 outw=dsp17_outw_65
.subckt dsp x=dsp17_outx_65 w=dsp17_outw_65 c=dsp17_out_65 out=dsp18_out_65 outx=dsp18_outx_65 outw=dsp18_outw_65
##-----------------------------------------------------------------##
##--------------------conv unit 66---------------------##
.subckt ultra_ram clock=clk we=we data=udata66 addr=uram_addr_66_1 out=bram1_in_66
.subckt ultra_ram clock=clk we=we data=dsp9_out_66 addr=uram_addr_66_2 out=uram2_out_66
#-----
.subckt block_ram clock=clk we=we data=bram1_in_66 addr=bram_addr_1_66 out=bram1_out_66
.subckt block_ram clock=clk we=we data=bram1_in_66 addr=bram_addr_2_66 out=bram2_out_66
.subckt block_ram clock=clk we=we data=bram2_out_66 addr=bram_addr_3_66 out=bram3_out_66
.subckt block_ram clock=clk we=we data=bram3_out_66 addr=bram_addr_4_66 out=bram4_out_66
.subckt block_ram clock=clk we=we data=bram1_in_66 addr=bram_addr_5_66 out=bram5_out_66
.subckt block_ram clock=clk we=we data=bram1_in_66 addr=bram_addr_6_66 out=bram6_out_66
.subckt block_ram clock=clk we=we data=bram6_out_66 addr=bram_addr_7_66 out=bram7_out_66
.subckt block_ram clock=clk we=we data=bram7_out_66 addr=bram_addr_8_66 out=bram8_out_66
#-----
.subckt dsp x=bram2_out_66 w=bram1_out_66 c=bram1_out_66 out=dsp1_out_66 outx=dsp1_outx_66 outw=dsp1_outw_66
.subckt dsp x=dsp1_outx_66 w=dsp1_outw_66 c=dsp1_out_66 out=dsp2_out_66 outx=dsp2_outx_66 outw=dsp2_outw_66
.subckt dsp x=dsp2_outx_66 w=dsp2_outw_66 c=dsp2_out_66 out=dsp3_out_66 outx=dsp3_outx_66 outw=dsp3_outw_66
.subckt dsp x=bram3_out_66 w=dsp3_outw_66 c=dsp3_out_66 out=dsp4_out_66 outx=dsp4_outx_66 outw=dsp4_outw_66
.subckt dsp x=dsp4_outx_66 w=dsp4_outw_66 c=dsp4_out_66 out=dsp5_out_66 outx=dsp5_outx_66 outw=dsp5_outw_66
.subckt dsp x=dsp5_outx_66 w=dsp5_outw_66 c=dsp5_out_66 out=dsp6_out_66 outx=dsp6_outx_66 outw=dsp6_outw_66
.subckt dsp x=bram4_out_66 w=dsp6_outw_66 c=dsp6_out_66 out=dsp7_out_66 outx=dsp7_outx_66 outw=dsp7_outw_66
.subckt dsp x=dsp7_outx_66 w=dsp7_outw_66 c=dsp7_out_66 out=dsp8_out_66 outx=dsp8_outx_66 outw=dsp8_outw_66
.subckt dsp x=dsp8_outx_66 w=dsp8_outw_66 c=dsp8_out_66 out=dsp9_out_66 outx=dsp9_outx_66 outw=dsp9_outw_66
.subckt dsp x=bram6_out_66 w=bram5_out_66 c=bram5_out_66 out=dsp10_out_66 outx=dsp10_outx_66 outw=dsp10_outw_66
.subckt dsp x=dsp10_outx_66 w=dsp10_outw_66 c=dsp10_out_66 out=dsp11_out_66 outx=dsp11_outx_66 outw=dsp11_outw_66
.subckt dsp x=dsp11_outx_66 w=dsp11_outw_66 c=dsp11_out_66 out=dsp12_out_66 outx=dsp12_outx_66 outw=dsp12_outw_66
.subckt dsp x=bram7_out_66 w=dsp12_outw_66 c=dsp12_out_66 out=dsp13_out_66 outx=dsp13_outx_66 outw=dsp13_outw_66
.subckt dsp x=dsp13_outx_66 w=dsp13_outw_66 c=dsp13_out_66 out=dsp14_out_66 outx=dsp14_outx_66 outw=dsp14_outw_66
.subckt dsp x=dsp14_outx_66 w=dsp14_outw_66 c=dsp14_out_66 out=dsp15_out_66 outx=dsp15_outx_66 outw=dsp15_outw_66
.subckt dsp x=bram8_out_66 w=dsp15_outw_66 c=dsp15_out_66 out=dsp16_out_66 outx=dsp16_outx_66 outw=dsp16_outw_66
.subckt dsp x=dsp16_outx_66 w=dsp16_outw_66 c=dsp16_out_66 out=dsp17_out_66 outx=dsp17_outx_66 outw=dsp17_outw_66
.subckt dsp x=dsp17_outx_66 w=dsp17_outw_66 c=dsp17_out_66 out=dsp18_out_66 outx=dsp18_outx_66 outw=dsp18_outw_66
##-----------------------------------------------------------------##
##--------------------conv unit 67---------------------##
.subckt ultra_ram clock=clk we=we data=udata67 addr=uram_addr_67_1 out=bram1_in_67
.subckt ultra_ram clock=clk we=we data=dsp9_out_67 addr=uram_addr_67_2 out=uram2_out_67
#-----
.subckt block_ram clock=clk we=we data=bram1_in_67 addr=bram_addr_1_67 out=bram1_out_67
.subckt block_ram clock=clk we=we data=bram1_in_67 addr=bram_addr_2_67 out=bram2_out_67
.subckt block_ram clock=clk we=we data=bram2_out_67 addr=bram_addr_3_67 out=bram3_out_67
.subckt block_ram clock=clk we=we data=bram3_out_67 addr=bram_addr_4_67 out=bram4_out_67
.subckt block_ram clock=clk we=we data=bram1_in_67 addr=bram_addr_5_67 out=bram5_out_67
.subckt block_ram clock=clk we=we data=bram1_in_67 addr=bram_addr_6_67 out=bram6_out_67
.subckt block_ram clock=clk we=we data=bram6_out_67 addr=bram_addr_7_67 out=bram7_out_67
.subckt block_ram clock=clk we=we data=bram7_out_67 addr=bram_addr_8_67 out=bram8_out_67
#-----
.subckt dsp x=bram2_out_67 w=bram1_out_67 c=bram1_out_67 out=dsp1_out_67 outx=dsp1_outx_67 outw=dsp1_outw_67
.subckt dsp x=dsp1_outx_67 w=dsp1_outw_67 c=dsp1_out_67 out=dsp2_out_67 outx=dsp2_outx_67 outw=dsp2_outw_67
.subckt dsp x=dsp2_outx_67 w=dsp2_outw_67 c=dsp2_out_67 out=dsp3_out_67 outx=dsp3_outx_67 outw=dsp3_outw_67
.subckt dsp x=bram3_out_67 w=dsp3_outw_67 c=dsp3_out_67 out=dsp4_out_67 outx=dsp4_outx_67 outw=dsp4_outw_67
.subckt dsp x=dsp4_outx_67 w=dsp4_outw_67 c=dsp4_out_67 out=dsp5_out_67 outx=dsp5_outx_67 outw=dsp5_outw_67
.subckt dsp x=dsp5_outx_67 w=dsp5_outw_67 c=dsp5_out_67 out=dsp6_out_67 outx=dsp6_outx_67 outw=dsp6_outw_67
.subckt dsp x=bram4_out_67 w=dsp6_outw_67 c=dsp6_out_67 out=dsp7_out_67 outx=dsp7_outx_67 outw=dsp7_outw_67
.subckt dsp x=dsp7_outx_67 w=dsp7_outw_67 c=dsp7_out_67 out=dsp8_out_67 outx=dsp8_outx_67 outw=dsp8_outw_67
.subckt dsp x=dsp8_outx_67 w=dsp8_outw_67 c=dsp8_out_67 out=dsp9_out_67 outx=dsp9_outx_67 outw=dsp9_outw_67
.subckt dsp x=bram6_out_67 w=bram5_out_67 c=bram5_out_67 out=dsp10_out_67 outx=dsp10_outx_67 outw=dsp10_outw_67
.subckt dsp x=dsp10_outx_67 w=dsp10_outw_67 c=dsp10_out_67 out=dsp11_out_67 outx=dsp11_outx_67 outw=dsp11_outw_67
.subckt dsp x=dsp11_outx_67 w=dsp11_outw_67 c=dsp11_out_67 out=dsp12_out_67 outx=dsp12_outx_67 outw=dsp12_outw_67
.subckt dsp x=bram7_out_67 w=dsp12_outw_67 c=dsp12_out_67 out=dsp13_out_67 outx=dsp13_outx_67 outw=dsp13_outw_67
.subckt dsp x=dsp13_outx_67 w=dsp13_outw_67 c=dsp13_out_67 out=dsp14_out_67 outx=dsp14_outx_67 outw=dsp14_outw_67
.subckt dsp x=dsp14_outx_67 w=dsp14_outw_67 c=dsp14_out_67 out=dsp15_out_67 outx=dsp15_outx_67 outw=dsp15_outw_67
.subckt dsp x=bram8_out_67 w=dsp15_outw_67 c=dsp15_out_67 out=dsp16_out_67 outx=dsp16_outx_67 outw=dsp16_outw_67
.subckt dsp x=dsp16_outx_67 w=dsp16_outw_67 c=dsp16_out_67 out=dsp17_out_67 outx=dsp17_outx_67 outw=dsp17_outw_67
.subckt dsp x=dsp17_outx_67 w=dsp17_outw_67 c=dsp17_out_67 out=dsp18_out_67 outx=dsp18_outx_67 outw=dsp18_outw_67
##-----------------------------------------------------------------##
##--------------------conv unit 68---------------------##
.subckt ultra_ram clock=clk we=we data=udata68 addr=uram_addr_68_1 out=bram1_in_68
.subckt ultra_ram clock=clk we=we data=dsp9_out_68 addr=uram_addr_68_2 out=uram2_out_68
#-----
.subckt block_ram clock=clk we=we data=bram1_in_68 addr=bram_addr_1_68 out=bram1_out_68
.subckt block_ram clock=clk we=we data=bram1_in_68 addr=bram_addr_2_68 out=bram2_out_68
.subckt block_ram clock=clk we=we data=bram2_out_68 addr=bram_addr_3_68 out=bram3_out_68
.subckt block_ram clock=clk we=we data=bram3_out_68 addr=bram_addr_4_68 out=bram4_out_68
.subckt block_ram clock=clk we=we data=bram1_in_68 addr=bram_addr_5_68 out=bram5_out_68
.subckt block_ram clock=clk we=we data=bram1_in_68 addr=bram_addr_6_68 out=bram6_out_68
.subckt block_ram clock=clk we=we data=bram6_out_68 addr=bram_addr_7_68 out=bram7_out_68
.subckt block_ram clock=clk we=we data=bram7_out_68 addr=bram_addr_8_68 out=bram8_out_68
#-----
.subckt dsp x=bram2_out_68 w=bram1_out_68 c=bram1_out_68 out=dsp1_out_68 outx=dsp1_outx_68 outw=dsp1_outw_68
.subckt dsp x=dsp1_outx_68 w=dsp1_outw_68 c=dsp1_out_68 out=dsp2_out_68 outx=dsp2_outx_68 outw=dsp2_outw_68
.subckt dsp x=dsp2_outx_68 w=dsp2_outw_68 c=dsp2_out_68 out=dsp3_out_68 outx=dsp3_outx_68 outw=dsp3_outw_68
.subckt dsp x=bram3_out_68 w=dsp3_outw_68 c=dsp3_out_68 out=dsp4_out_68 outx=dsp4_outx_68 outw=dsp4_outw_68
.subckt dsp x=dsp4_outx_68 w=dsp4_outw_68 c=dsp4_out_68 out=dsp5_out_68 outx=dsp5_outx_68 outw=dsp5_outw_68
.subckt dsp x=dsp5_outx_68 w=dsp5_outw_68 c=dsp5_out_68 out=dsp6_out_68 outx=dsp6_outx_68 outw=dsp6_outw_68
.subckt dsp x=bram4_out_68 w=dsp6_outw_68 c=dsp6_out_68 out=dsp7_out_68 outx=dsp7_outx_68 outw=dsp7_outw_68
.subckt dsp x=dsp7_outx_68 w=dsp7_outw_68 c=dsp7_out_68 out=dsp8_out_68 outx=dsp8_outx_68 outw=dsp8_outw_68
.subckt dsp x=dsp8_outx_68 w=dsp8_outw_68 c=dsp8_out_68 out=dsp9_out_68 outx=dsp9_outx_68 outw=dsp9_outw_68
.subckt dsp x=bram6_out_68 w=bram5_out_68 c=bram5_out_68 out=dsp10_out_68 outx=dsp10_outx_68 outw=dsp10_outw_68
.subckt dsp x=dsp10_outx_68 w=dsp10_outw_68 c=dsp10_out_68 out=dsp11_out_68 outx=dsp11_outx_68 outw=dsp11_outw_68
.subckt dsp x=dsp11_outx_68 w=dsp11_outw_68 c=dsp11_out_68 out=dsp12_out_68 outx=dsp12_outx_68 outw=dsp12_outw_68
.subckt dsp x=bram7_out_68 w=dsp12_outw_68 c=dsp12_out_68 out=dsp13_out_68 outx=dsp13_outx_68 outw=dsp13_outw_68
.subckt dsp x=dsp13_outx_68 w=dsp13_outw_68 c=dsp13_out_68 out=dsp14_out_68 outx=dsp14_outx_68 outw=dsp14_outw_68
.subckt dsp x=dsp14_outx_68 w=dsp14_outw_68 c=dsp14_out_68 out=dsp15_out_68 outx=dsp15_outx_68 outw=dsp15_outw_68
.subckt dsp x=bram8_out_68 w=dsp15_outw_68 c=dsp15_out_68 out=dsp16_out_68 outx=dsp16_outx_68 outw=dsp16_outw_68
.subckt dsp x=dsp16_outx_68 w=dsp16_outw_68 c=dsp16_out_68 out=dsp17_out_68 outx=dsp17_outx_68 outw=dsp17_outw_68
.subckt dsp x=dsp17_outx_68 w=dsp17_outw_68 c=dsp17_out_68 out=dsp18_out_68 outx=dsp18_outx_68 outw=dsp18_outw_68
##-----------------------------------------------------------------##
##--------------------conv unit 69---------------------##
.subckt ultra_ram clock=clk we=we data=udata69 addr=uram_addr_69_1 out=bram1_in_69
.subckt ultra_ram clock=clk we=we data=dsp9_out_69 addr=uram_addr_69_2 out=uram2_out_69
#-----
.subckt block_ram clock=clk we=we data=bram1_in_69 addr=bram_addr_1_69 out=bram1_out_69
.subckt block_ram clock=clk we=we data=bram1_in_69 addr=bram_addr_2_69 out=bram2_out_69
.subckt block_ram clock=clk we=we data=bram2_out_69 addr=bram_addr_3_69 out=bram3_out_69
.subckt block_ram clock=clk we=we data=bram3_out_69 addr=bram_addr_4_69 out=bram4_out_69
.subckt block_ram clock=clk we=we data=bram1_in_69 addr=bram_addr_5_69 out=bram5_out_69
.subckt block_ram clock=clk we=we data=bram1_in_69 addr=bram_addr_6_69 out=bram6_out_69
.subckt block_ram clock=clk we=we data=bram6_out_69 addr=bram_addr_7_69 out=bram7_out_69
.subckt block_ram clock=clk we=we data=bram7_out_69 addr=bram_addr_8_69 out=bram8_out_69
#-----
.subckt dsp x=bram2_out_69 w=bram1_out_69 c=bram1_out_69 out=dsp1_out_69 outx=dsp1_outx_69 outw=dsp1_outw_69
.subckt dsp x=dsp1_outx_69 w=dsp1_outw_69 c=dsp1_out_69 out=dsp2_out_69 outx=dsp2_outx_69 outw=dsp2_outw_69
.subckt dsp x=dsp2_outx_69 w=dsp2_outw_69 c=dsp2_out_69 out=dsp3_out_69 outx=dsp3_outx_69 outw=dsp3_outw_69
.subckt dsp x=bram3_out_69 w=dsp3_outw_69 c=dsp3_out_69 out=dsp4_out_69 outx=dsp4_outx_69 outw=dsp4_outw_69
.subckt dsp x=dsp4_outx_69 w=dsp4_outw_69 c=dsp4_out_69 out=dsp5_out_69 outx=dsp5_outx_69 outw=dsp5_outw_69
.subckt dsp x=dsp5_outx_69 w=dsp5_outw_69 c=dsp5_out_69 out=dsp6_out_69 outx=dsp6_outx_69 outw=dsp6_outw_69
.subckt dsp x=bram4_out_69 w=dsp6_outw_69 c=dsp6_out_69 out=dsp7_out_69 outx=dsp7_outx_69 outw=dsp7_outw_69
.subckt dsp x=dsp7_outx_69 w=dsp7_outw_69 c=dsp7_out_69 out=dsp8_out_69 outx=dsp8_outx_69 outw=dsp8_outw_69
.subckt dsp x=dsp8_outx_69 w=dsp8_outw_69 c=dsp8_out_69 out=dsp9_out_69 outx=dsp9_outx_69 outw=dsp9_outw_69
.subckt dsp x=bram6_out_69 w=bram5_out_69 c=bram5_out_69 out=dsp10_out_69 outx=dsp10_outx_69 outw=dsp10_outw_69
.subckt dsp x=dsp10_outx_69 w=dsp10_outw_69 c=dsp10_out_69 out=dsp11_out_69 outx=dsp11_outx_69 outw=dsp11_outw_69
.subckt dsp x=dsp11_outx_69 w=dsp11_outw_69 c=dsp11_out_69 out=dsp12_out_69 outx=dsp12_outx_69 outw=dsp12_outw_69
.subckt dsp x=bram7_out_69 w=dsp12_outw_69 c=dsp12_out_69 out=dsp13_out_69 outx=dsp13_outx_69 outw=dsp13_outw_69
.subckt dsp x=dsp13_outx_69 w=dsp13_outw_69 c=dsp13_out_69 out=dsp14_out_69 outx=dsp14_outx_69 outw=dsp14_outw_69
.subckt dsp x=dsp14_outx_69 w=dsp14_outw_69 c=dsp14_out_69 out=dsp15_out_69 outx=dsp15_outx_69 outw=dsp15_outw_69
.subckt dsp x=bram8_out_69 w=dsp15_outw_69 c=dsp15_out_69 out=dsp16_out_69 outx=dsp16_outx_69 outw=dsp16_outw_69
.subckt dsp x=dsp16_outx_69 w=dsp16_outw_69 c=dsp16_out_69 out=dsp17_out_69 outx=dsp17_outx_69 outw=dsp17_outw_69
.subckt dsp x=dsp17_outx_69 w=dsp17_outw_69 c=dsp17_out_69 out=dsp18_out_69 outx=dsp18_outx_69 outw=dsp18_outw_69
##-----------------------------------------------------------------##
##--------------------conv unit 70---------------------##
.subckt ultra_ram clock=clk we=we data=udata70 addr=uram_addr_70_1 out=bram1_in_70
.subckt ultra_ram clock=clk we=we data=dsp9_out_70 addr=uram_addr_70_2 out=uram2_out_70
#-----
.subckt block_ram clock=clk we=we data=bram1_in_70 addr=bram_addr_1_70 out=bram1_out_70
.subckt block_ram clock=clk we=we data=bram1_in_70 addr=bram_addr_2_70 out=bram2_out_70
.subckt block_ram clock=clk we=we data=bram2_out_70 addr=bram_addr_3_70 out=bram3_out_70
.subckt block_ram clock=clk we=we data=bram3_out_70 addr=bram_addr_4_70 out=bram4_out_70
.subckt block_ram clock=clk we=we data=bram1_in_70 addr=bram_addr_5_70 out=bram5_out_70
.subckt block_ram clock=clk we=we data=bram1_in_70 addr=bram_addr_6_70 out=bram6_out_70
.subckt block_ram clock=clk we=we data=bram6_out_70 addr=bram_addr_7_70 out=bram7_out_70
.subckt block_ram clock=clk we=we data=bram7_out_70 addr=bram_addr_8_70 out=bram8_out_70
#-----
.subckt dsp x=bram2_out_70 w=bram1_out_70 c=bram1_out_70 out=dsp1_out_70 outx=dsp1_outx_70 outw=dsp1_outw_70
.subckt dsp x=dsp1_outx_70 w=dsp1_outw_70 c=dsp1_out_70 out=dsp2_out_70 outx=dsp2_outx_70 outw=dsp2_outw_70
.subckt dsp x=dsp2_outx_70 w=dsp2_outw_70 c=dsp2_out_70 out=dsp3_out_70 outx=dsp3_outx_70 outw=dsp3_outw_70
.subckt dsp x=bram3_out_70 w=dsp3_outw_70 c=dsp3_out_70 out=dsp4_out_70 outx=dsp4_outx_70 outw=dsp4_outw_70
.subckt dsp x=dsp4_outx_70 w=dsp4_outw_70 c=dsp4_out_70 out=dsp5_out_70 outx=dsp5_outx_70 outw=dsp5_outw_70
.subckt dsp x=dsp5_outx_70 w=dsp5_outw_70 c=dsp5_out_70 out=dsp6_out_70 outx=dsp6_outx_70 outw=dsp6_outw_70
.subckt dsp x=bram4_out_70 w=dsp6_outw_70 c=dsp6_out_70 out=dsp7_out_70 outx=dsp7_outx_70 outw=dsp7_outw_70
.subckt dsp x=dsp7_outx_70 w=dsp7_outw_70 c=dsp7_out_70 out=dsp8_out_70 outx=dsp8_outx_70 outw=dsp8_outw_70
.subckt dsp x=dsp8_outx_70 w=dsp8_outw_70 c=dsp8_out_70 out=dsp9_out_70 outx=dsp9_outx_70 outw=dsp9_outw_70
.subckt dsp x=bram6_out_70 w=bram5_out_70 c=bram5_out_70 out=dsp10_out_70 outx=dsp10_outx_70 outw=dsp10_outw_70
.subckt dsp x=dsp10_outx_70 w=dsp10_outw_70 c=dsp10_out_70 out=dsp11_out_70 outx=dsp11_outx_70 outw=dsp11_outw_70
.subckt dsp x=dsp11_outx_70 w=dsp11_outw_70 c=dsp11_out_70 out=dsp12_out_70 outx=dsp12_outx_70 outw=dsp12_outw_70
.subckt dsp x=bram7_out_70 w=dsp12_outw_70 c=dsp12_out_70 out=dsp13_out_70 outx=dsp13_outx_70 outw=dsp13_outw_70
.subckt dsp x=dsp13_outx_70 w=dsp13_outw_70 c=dsp13_out_70 out=dsp14_out_70 outx=dsp14_outx_70 outw=dsp14_outw_70
.subckt dsp x=dsp14_outx_70 w=dsp14_outw_70 c=dsp14_out_70 out=dsp15_out_70 outx=dsp15_outx_70 outw=dsp15_outw_70
.subckt dsp x=bram8_out_70 w=dsp15_outw_70 c=dsp15_out_70 out=dsp16_out_70 outx=dsp16_outx_70 outw=dsp16_outw_70
.subckt dsp x=dsp16_outx_70 w=dsp16_outw_70 c=dsp16_out_70 out=dsp17_out_70 outx=dsp17_outx_70 outw=dsp17_outw_70
.subckt dsp x=dsp17_outx_70 w=dsp17_outw_70 c=dsp17_out_70 out=dsp18_out_70 outx=dsp18_outx_70 outw=dsp18_outw_70
##-----------------------------------------------------------------##
##--------------------conv unit 71---------------------##
.subckt ultra_ram clock=clk we=we data=udata71 addr=uram_addr_71_1 out=bram1_in_71
.subckt ultra_ram clock=clk we=we data=dsp9_out_71 addr=uram_addr_71_2 out=uram2_out_71
#-----
.subckt block_ram clock=clk we=we data=bram1_in_71 addr=bram_addr_1_71 out=bram1_out_71
.subckt block_ram clock=clk we=we data=bram1_in_71 addr=bram_addr_2_71 out=bram2_out_71
.subckt block_ram clock=clk we=we data=bram2_out_71 addr=bram_addr_3_71 out=bram3_out_71
.subckt block_ram clock=clk we=we data=bram3_out_71 addr=bram_addr_4_71 out=bram4_out_71
.subckt block_ram clock=clk we=we data=bram1_in_71 addr=bram_addr_5_71 out=bram5_out_71
.subckt block_ram clock=clk we=we data=bram1_in_71 addr=bram_addr_6_71 out=bram6_out_71
.subckt block_ram clock=clk we=we data=bram6_out_71 addr=bram_addr_7_71 out=bram7_out_71
.subckt block_ram clock=clk we=we data=bram7_out_71 addr=bram_addr_8_71 out=bram8_out_71
#-----
.subckt dsp x=bram2_out_71 w=bram1_out_71 c=bram1_out_71 out=dsp1_out_71 outx=dsp1_outx_71 outw=dsp1_outw_71
.subckt dsp x=dsp1_outx_71 w=dsp1_outw_71 c=dsp1_out_71 out=dsp2_out_71 outx=dsp2_outx_71 outw=dsp2_outw_71
.subckt dsp x=dsp2_outx_71 w=dsp2_outw_71 c=dsp2_out_71 out=dsp3_out_71 outx=dsp3_outx_71 outw=dsp3_outw_71
.subckt dsp x=bram3_out_71 w=dsp3_outw_71 c=dsp3_out_71 out=dsp4_out_71 outx=dsp4_outx_71 outw=dsp4_outw_71
.subckt dsp x=dsp4_outx_71 w=dsp4_outw_71 c=dsp4_out_71 out=dsp5_out_71 outx=dsp5_outx_71 outw=dsp5_outw_71
.subckt dsp x=dsp5_outx_71 w=dsp5_outw_71 c=dsp5_out_71 out=dsp6_out_71 outx=dsp6_outx_71 outw=dsp6_outw_71
.subckt dsp x=bram4_out_71 w=dsp6_outw_71 c=dsp6_out_71 out=dsp7_out_71 outx=dsp7_outx_71 outw=dsp7_outw_71
.subckt dsp x=dsp7_outx_71 w=dsp7_outw_71 c=dsp7_out_71 out=dsp8_out_71 outx=dsp8_outx_71 outw=dsp8_outw_71
.subckt dsp x=dsp8_outx_71 w=dsp8_outw_71 c=dsp8_out_71 out=dsp9_out_71 outx=dsp9_outx_71 outw=dsp9_outw_71
.subckt dsp x=bram6_out_71 w=bram5_out_71 c=bram5_out_71 out=dsp10_out_71 outx=dsp10_outx_71 outw=dsp10_outw_71
.subckt dsp x=dsp10_outx_71 w=dsp10_outw_71 c=dsp10_out_71 out=dsp11_out_71 outx=dsp11_outx_71 outw=dsp11_outw_71
.subckt dsp x=dsp11_outx_71 w=dsp11_outw_71 c=dsp11_out_71 out=dsp12_out_71 outx=dsp12_outx_71 outw=dsp12_outw_71
.subckt dsp x=bram7_out_71 w=dsp12_outw_71 c=dsp12_out_71 out=dsp13_out_71 outx=dsp13_outx_71 outw=dsp13_outw_71
.subckt dsp x=dsp13_outx_71 w=dsp13_outw_71 c=dsp13_out_71 out=dsp14_out_71 outx=dsp14_outx_71 outw=dsp14_outw_71
.subckt dsp x=dsp14_outx_71 w=dsp14_outw_71 c=dsp14_out_71 out=dsp15_out_71 outx=dsp15_outx_71 outw=dsp15_outw_71
.subckt dsp x=bram8_out_71 w=dsp15_outw_71 c=dsp15_out_71 out=dsp16_out_71 outx=dsp16_outx_71 outw=dsp16_outw_71
.subckt dsp x=dsp16_outx_71 w=dsp16_outw_71 c=dsp16_out_71 out=dsp17_out_71 outx=dsp17_outx_71 outw=dsp17_outw_71
.subckt dsp x=dsp17_outx_71 w=dsp17_outw_71 c=dsp17_out_71 out=dsp18_out_71 outx=dsp18_outx_71 outw=dsp18_outw_71
##-----------------------------------------------------------------##
##--------------------conv unit 72---------------------##
.subckt ultra_ram clock=clk we=we data=udata72 addr=uram_addr_72_1 out=bram1_in_72
.subckt ultra_ram clock=clk we=we data=dsp9_out_72 addr=uram_addr_72_2 out=uram2_out_72
#-----
.subckt block_ram clock=clk we=we data=bram1_in_72 addr=bram_addr_1_72 out=bram1_out_72
.subckt block_ram clock=clk we=we data=bram1_in_72 addr=bram_addr_2_72 out=bram2_out_72
.subckt block_ram clock=clk we=we data=bram2_out_72 addr=bram_addr_3_72 out=bram3_out_72
.subckt block_ram clock=clk we=we data=bram3_out_72 addr=bram_addr_4_72 out=bram4_out_72
.subckt block_ram clock=clk we=we data=bram1_in_72 addr=bram_addr_5_72 out=bram5_out_72
.subckt block_ram clock=clk we=we data=bram1_in_72 addr=bram_addr_6_72 out=bram6_out_72
.subckt block_ram clock=clk we=we data=bram6_out_72 addr=bram_addr_7_72 out=bram7_out_72
.subckt block_ram clock=clk we=we data=bram7_out_72 addr=bram_addr_8_72 out=bram8_out_72
#-----
.subckt dsp x=bram2_out_72 w=bram1_out_72 c=bram1_out_72 out=dsp1_out_72 outx=dsp1_outx_72 outw=dsp1_outw_72
.subckt dsp x=dsp1_outx_72 w=dsp1_outw_72 c=dsp1_out_72 out=dsp2_out_72 outx=dsp2_outx_72 outw=dsp2_outw_72
.subckt dsp x=dsp2_outx_72 w=dsp2_outw_72 c=dsp2_out_72 out=dsp3_out_72 outx=dsp3_outx_72 outw=dsp3_outw_72
.subckt dsp x=bram3_out_72 w=dsp3_outw_72 c=dsp3_out_72 out=dsp4_out_72 outx=dsp4_outx_72 outw=dsp4_outw_72
.subckt dsp x=dsp4_outx_72 w=dsp4_outw_72 c=dsp4_out_72 out=dsp5_out_72 outx=dsp5_outx_72 outw=dsp5_outw_72
.subckt dsp x=dsp5_outx_72 w=dsp5_outw_72 c=dsp5_out_72 out=dsp6_out_72 outx=dsp6_outx_72 outw=dsp6_outw_72
.subckt dsp x=bram4_out_72 w=dsp6_outw_72 c=dsp6_out_72 out=dsp7_out_72 outx=dsp7_outx_72 outw=dsp7_outw_72
.subckt dsp x=dsp7_outx_72 w=dsp7_outw_72 c=dsp7_out_72 out=dsp8_out_72 outx=dsp8_outx_72 outw=dsp8_outw_72
.subckt dsp x=dsp8_outx_72 w=dsp8_outw_72 c=dsp8_out_72 out=dsp9_out_72 outx=dsp9_outx_72 outw=dsp9_outw_72
.subckt dsp x=bram6_out_72 w=bram5_out_72 c=bram5_out_72 out=dsp10_out_72 outx=dsp10_outx_72 outw=dsp10_outw_72
.subckt dsp x=dsp10_outx_72 w=dsp10_outw_72 c=dsp10_out_72 out=dsp11_out_72 outx=dsp11_outx_72 outw=dsp11_outw_72
.subckt dsp x=dsp11_outx_72 w=dsp11_outw_72 c=dsp11_out_72 out=dsp12_out_72 outx=dsp12_outx_72 outw=dsp12_outw_72
.subckt dsp x=bram7_out_72 w=dsp12_outw_72 c=dsp12_out_72 out=dsp13_out_72 outx=dsp13_outx_72 outw=dsp13_outw_72
.subckt dsp x=dsp13_outx_72 w=dsp13_outw_72 c=dsp13_out_72 out=dsp14_out_72 outx=dsp14_outx_72 outw=dsp14_outw_72
.subckt dsp x=dsp14_outx_72 w=dsp14_outw_72 c=dsp14_out_72 out=dsp15_out_72 outx=dsp15_outx_72 outw=dsp15_outw_72
.subckt dsp x=bram8_out_72 w=dsp15_outw_72 c=dsp15_out_72 out=dsp16_out_72 outx=dsp16_outx_72 outw=dsp16_outw_72
.subckt dsp x=dsp16_outx_72 w=dsp16_outw_72 c=dsp16_out_72 out=dsp17_out_72 outx=dsp17_outx_72 outw=dsp17_outw_72
.subckt dsp x=dsp17_outx_72 w=dsp17_outw_72 c=dsp17_out_72 out=dsp18_out_72 outx=dsp18_outx_72 outw=dsp18_outw_72
##-----------------------------------------------------------------##
##--------------------conv unit 73---------------------##
.subckt ultra_ram clock=clk we=we data=udata73 addr=uram_addr_73_1 out=bram1_in_73
.subckt ultra_ram clock=clk we=we data=dsp9_out_73 addr=uram_addr_73_2 out=uram2_out_73
#-----
.subckt block_ram clock=clk we=we data=bram1_in_73 addr=bram_addr_1_73 out=bram1_out_73
.subckt block_ram clock=clk we=we data=bram1_in_73 addr=bram_addr_2_73 out=bram2_out_73
.subckt block_ram clock=clk we=we data=bram2_out_73 addr=bram_addr_3_73 out=bram3_out_73
.subckt block_ram clock=clk we=we data=bram3_out_73 addr=bram_addr_4_73 out=bram4_out_73
.subckt block_ram clock=clk we=we data=bram1_in_73 addr=bram_addr_5_73 out=bram5_out_73
.subckt block_ram clock=clk we=we data=bram1_in_73 addr=bram_addr_6_73 out=bram6_out_73
.subckt block_ram clock=clk we=we data=bram6_out_73 addr=bram_addr_7_73 out=bram7_out_73
.subckt block_ram clock=clk we=we data=bram7_out_73 addr=bram_addr_8_73 out=bram8_out_73
#-----
.subckt dsp x=bram2_out_73 w=bram1_out_73 c=bram1_out_73 out=dsp1_out_73 outx=dsp1_outx_73 outw=dsp1_outw_73
.subckt dsp x=dsp1_outx_73 w=dsp1_outw_73 c=dsp1_out_73 out=dsp2_out_73 outx=dsp2_outx_73 outw=dsp2_outw_73
.subckt dsp x=dsp2_outx_73 w=dsp2_outw_73 c=dsp2_out_73 out=dsp3_out_73 outx=dsp3_outx_73 outw=dsp3_outw_73
.subckt dsp x=bram3_out_73 w=dsp3_outw_73 c=dsp3_out_73 out=dsp4_out_73 outx=dsp4_outx_73 outw=dsp4_outw_73
.subckt dsp x=dsp4_outx_73 w=dsp4_outw_73 c=dsp4_out_73 out=dsp5_out_73 outx=dsp5_outx_73 outw=dsp5_outw_73
.subckt dsp x=dsp5_outx_73 w=dsp5_outw_73 c=dsp5_out_73 out=dsp6_out_73 outx=dsp6_outx_73 outw=dsp6_outw_73
.subckt dsp x=bram4_out_73 w=dsp6_outw_73 c=dsp6_out_73 out=dsp7_out_73 outx=dsp7_outx_73 outw=dsp7_outw_73
.subckt dsp x=dsp7_outx_73 w=dsp7_outw_73 c=dsp7_out_73 out=dsp8_out_73 outx=dsp8_outx_73 outw=dsp8_outw_73
.subckt dsp x=dsp8_outx_73 w=dsp8_outw_73 c=dsp8_out_73 out=dsp9_out_73 outx=dsp9_outx_73 outw=dsp9_outw_73
.subckt dsp x=bram6_out_73 w=bram5_out_73 c=bram5_out_73 out=dsp10_out_73 outx=dsp10_outx_73 outw=dsp10_outw_73
.subckt dsp x=dsp10_outx_73 w=dsp10_outw_73 c=dsp10_out_73 out=dsp11_out_73 outx=dsp11_outx_73 outw=dsp11_outw_73
.subckt dsp x=dsp11_outx_73 w=dsp11_outw_73 c=dsp11_out_73 out=dsp12_out_73 outx=dsp12_outx_73 outw=dsp12_outw_73
.subckt dsp x=bram7_out_73 w=dsp12_outw_73 c=dsp12_out_73 out=dsp13_out_73 outx=dsp13_outx_73 outw=dsp13_outw_73
.subckt dsp x=dsp13_outx_73 w=dsp13_outw_73 c=dsp13_out_73 out=dsp14_out_73 outx=dsp14_outx_73 outw=dsp14_outw_73
.subckt dsp x=dsp14_outx_73 w=dsp14_outw_73 c=dsp14_out_73 out=dsp15_out_73 outx=dsp15_outx_73 outw=dsp15_outw_73
.subckt dsp x=bram8_out_73 w=dsp15_outw_73 c=dsp15_out_73 out=dsp16_out_73 outx=dsp16_outx_73 outw=dsp16_outw_73
.subckt dsp x=dsp16_outx_73 w=dsp16_outw_73 c=dsp16_out_73 out=dsp17_out_73 outx=dsp17_outx_73 outw=dsp17_outw_73
.subckt dsp x=dsp17_outx_73 w=dsp17_outw_73 c=dsp17_out_73 out=dsp18_out_73 outx=dsp18_outx_73 outw=dsp18_outw_73
##-----------------------------------------------------------------##
##--------------------conv unit 74---------------------##
.subckt ultra_ram clock=clk we=we data=udata74 addr=uram_addr_74_1 out=bram1_in_74
.subckt ultra_ram clock=clk we=we data=dsp9_out_74 addr=uram_addr_74_2 out=uram2_out_74
#-----
.subckt block_ram clock=clk we=we data=bram1_in_74 addr=bram_addr_1_74 out=bram1_out_74
.subckt block_ram clock=clk we=we data=bram1_in_74 addr=bram_addr_2_74 out=bram2_out_74
.subckt block_ram clock=clk we=we data=bram2_out_74 addr=bram_addr_3_74 out=bram3_out_74
.subckt block_ram clock=clk we=we data=bram3_out_74 addr=bram_addr_4_74 out=bram4_out_74
.subckt block_ram clock=clk we=we data=bram1_in_74 addr=bram_addr_5_74 out=bram5_out_74
.subckt block_ram clock=clk we=we data=bram1_in_74 addr=bram_addr_6_74 out=bram6_out_74
.subckt block_ram clock=clk we=we data=bram6_out_74 addr=bram_addr_7_74 out=bram7_out_74
.subckt block_ram clock=clk we=we data=bram7_out_74 addr=bram_addr_8_74 out=bram8_out_74
#-----
.subckt dsp x=bram2_out_74 w=bram1_out_74 c=bram1_out_74 out=dsp1_out_74 outx=dsp1_outx_74 outw=dsp1_outw_74
.subckt dsp x=dsp1_outx_74 w=dsp1_outw_74 c=dsp1_out_74 out=dsp2_out_74 outx=dsp2_outx_74 outw=dsp2_outw_74
.subckt dsp x=dsp2_outx_74 w=dsp2_outw_74 c=dsp2_out_74 out=dsp3_out_74 outx=dsp3_outx_74 outw=dsp3_outw_74
.subckt dsp x=bram3_out_74 w=dsp3_outw_74 c=dsp3_out_74 out=dsp4_out_74 outx=dsp4_outx_74 outw=dsp4_outw_74
.subckt dsp x=dsp4_outx_74 w=dsp4_outw_74 c=dsp4_out_74 out=dsp5_out_74 outx=dsp5_outx_74 outw=dsp5_outw_74
.subckt dsp x=dsp5_outx_74 w=dsp5_outw_74 c=dsp5_out_74 out=dsp6_out_74 outx=dsp6_outx_74 outw=dsp6_outw_74
.subckt dsp x=bram4_out_74 w=dsp6_outw_74 c=dsp6_out_74 out=dsp7_out_74 outx=dsp7_outx_74 outw=dsp7_outw_74
.subckt dsp x=dsp7_outx_74 w=dsp7_outw_74 c=dsp7_out_74 out=dsp8_out_74 outx=dsp8_outx_74 outw=dsp8_outw_74
.subckt dsp x=dsp8_outx_74 w=dsp8_outw_74 c=dsp8_out_74 out=dsp9_out_74 outx=dsp9_outx_74 outw=dsp9_outw_74
.subckt dsp x=bram6_out_74 w=bram5_out_74 c=bram5_out_74 out=dsp10_out_74 outx=dsp10_outx_74 outw=dsp10_outw_74
.subckt dsp x=dsp10_outx_74 w=dsp10_outw_74 c=dsp10_out_74 out=dsp11_out_74 outx=dsp11_outx_74 outw=dsp11_outw_74
.subckt dsp x=dsp11_outx_74 w=dsp11_outw_74 c=dsp11_out_74 out=dsp12_out_74 outx=dsp12_outx_74 outw=dsp12_outw_74
.subckt dsp x=bram7_out_74 w=dsp12_outw_74 c=dsp12_out_74 out=dsp13_out_74 outx=dsp13_outx_74 outw=dsp13_outw_74
.subckt dsp x=dsp13_outx_74 w=dsp13_outw_74 c=dsp13_out_74 out=dsp14_out_74 outx=dsp14_outx_74 outw=dsp14_outw_74
.subckt dsp x=dsp14_outx_74 w=dsp14_outw_74 c=dsp14_out_74 out=dsp15_out_74 outx=dsp15_outx_74 outw=dsp15_outw_74
.subckt dsp x=bram8_out_74 w=dsp15_outw_74 c=dsp15_out_74 out=dsp16_out_74 outx=dsp16_outx_74 outw=dsp16_outw_74
.subckt dsp x=dsp16_outx_74 w=dsp16_outw_74 c=dsp16_out_74 out=dsp17_out_74 outx=dsp17_outx_74 outw=dsp17_outw_74
.subckt dsp x=dsp17_outx_74 w=dsp17_outw_74 c=dsp17_out_74 out=dsp18_out_74 outx=dsp18_outx_74 outw=dsp18_outw_74
##-----------------------------------------------------------------##
##--------------------conv unit 75---------------------##
.subckt ultra_ram clock=clk we=we data=udata75 addr=uram_addr_75_1 out=bram1_in_75
.subckt ultra_ram clock=clk we=we data=dsp9_out_75 addr=uram_addr_75_2 out=uram2_out_75
#-----
.subckt block_ram clock=clk we=we data=bram1_in_75 addr=bram_addr_1_75 out=bram1_out_75
.subckt block_ram clock=clk we=we data=bram1_in_75 addr=bram_addr_2_75 out=bram2_out_75
.subckt block_ram clock=clk we=we data=bram2_out_75 addr=bram_addr_3_75 out=bram3_out_75
.subckt block_ram clock=clk we=we data=bram3_out_75 addr=bram_addr_4_75 out=bram4_out_75
.subckt block_ram clock=clk we=we data=bram1_in_75 addr=bram_addr_5_75 out=bram5_out_75
.subckt block_ram clock=clk we=we data=bram1_in_75 addr=bram_addr_6_75 out=bram6_out_75
.subckt block_ram clock=clk we=we data=bram6_out_75 addr=bram_addr_7_75 out=bram7_out_75
.subckt block_ram clock=clk we=we data=bram7_out_75 addr=bram_addr_8_75 out=bram8_out_75
#-----
.subckt dsp x=bram2_out_75 w=bram1_out_75 c=bram1_out_75 out=dsp1_out_75 outx=dsp1_outx_75 outw=dsp1_outw_75
.subckt dsp x=dsp1_outx_75 w=dsp1_outw_75 c=dsp1_out_75 out=dsp2_out_75 outx=dsp2_outx_75 outw=dsp2_outw_75
.subckt dsp x=dsp2_outx_75 w=dsp2_outw_75 c=dsp2_out_75 out=dsp3_out_75 outx=dsp3_outx_75 outw=dsp3_outw_75
.subckt dsp x=bram3_out_75 w=dsp3_outw_75 c=dsp3_out_75 out=dsp4_out_75 outx=dsp4_outx_75 outw=dsp4_outw_75
.subckt dsp x=dsp4_outx_75 w=dsp4_outw_75 c=dsp4_out_75 out=dsp5_out_75 outx=dsp5_outx_75 outw=dsp5_outw_75
.subckt dsp x=dsp5_outx_75 w=dsp5_outw_75 c=dsp5_out_75 out=dsp6_out_75 outx=dsp6_outx_75 outw=dsp6_outw_75
.subckt dsp x=bram4_out_75 w=dsp6_outw_75 c=dsp6_out_75 out=dsp7_out_75 outx=dsp7_outx_75 outw=dsp7_outw_75
.subckt dsp x=dsp7_outx_75 w=dsp7_outw_75 c=dsp7_out_75 out=dsp8_out_75 outx=dsp8_outx_75 outw=dsp8_outw_75
.subckt dsp x=dsp8_outx_75 w=dsp8_outw_75 c=dsp8_out_75 out=dsp9_out_75 outx=dsp9_outx_75 outw=dsp9_outw_75
.subckt dsp x=bram6_out_75 w=bram5_out_75 c=bram5_out_75 out=dsp10_out_75 outx=dsp10_outx_75 outw=dsp10_outw_75
.subckt dsp x=dsp10_outx_75 w=dsp10_outw_75 c=dsp10_out_75 out=dsp11_out_75 outx=dsp11_outx_75 outw=dsp11_outw_75
.subckt dsp x=dsp11_outx_75 w=dsp11_outw_75 c=dsp11_out_75 out=dsp12_out_75 outx=dsp12_outx_75 outw=dsp12_outw_75
.subckt dsp x=bram7_out_75 w=dsp12_outw_75 c=dsp12_out_75 out=dsp13_out_75 outx=dsp13_outx_75 outw=dsp13_outw_75
.subckt dsp x=dsp13_outx_75 w=dsp13_outw_75 c=dsp13_out_75 out=dsp14_out_75 outx=dsp14_outx_75 outw=dsp14_outw_75
.subckt dsp x=dsp14_outx_75 w=dsp14_outw_75 c=dsp14_out_75 out=dsp15_out_75 outx=dsp15_outx_75 outw=dsp15_outw_75
.subckt dsp x=bram8_out_75 w=dsp15_outw_75 c=dsp15_out_75 out=dsp16_out_75 outx=dsp16_outx_75 outw=dsp16_outw_75
.subckt dsp x=dsp16_outx_75 w=dsp16_outw_75 c=dsp16_out_75 out=dsp17_out_75 outx=dsp17_outx_75 outw=dsp17_outw_75
.subckt dsp x=dsp17_outx_75 w=dsp17_outw_75 c=dsp17_out_75 out=dsp18_out_75 outx=dsp18_outx_75 outw=dsp18_outw_75
##-----------------------------------------------------------------##
##--------------------conv unit 76---------------------##
.subckt ultra_ram clock=clk we=we data=udata76 addr=uram_addr_76_1 out=bram1_in_76
.subckt ultra_ram clock=clk we=we data=dsp9_out_76 addr=uram_addr_76_2 out=uram2_out_76
#-----
.subckt block_ram clock=clk we=we data=bram1_in_76 addr=bram_addr_1_76 out=bram1_out_76
.subckt block_ram clock=clk we=we data=bram1_in_76 addr=bram_addr_2_76 out=bram2_out_76
.subckt block_ram clock=clk we=we data=bram2_out_76 addr=bram_addr_3_76 out=bram3_out_76
.subckt block_ram clock=clk we=we data=bram3_out_76 addr=bram_addr_4_76 out=bram4_out_76
.subckt block_ram clock=clk we=we data=bram1_in_76 addr=bram_addr_5_76 out=bram5_out_76
.subckt block_ram clock=clk we=we data=bram1_in_76 addr=bram_addr_6_76 out=bram6_out_76
.subckt block_ram clock=clk we=we data=bram6_out_76 addr=bram_addr_7_76 out=bram7_out_76
.subckt block_ram clock=clk we=we data=bram7_out_76 addr=bram_addr_8_76 out=bram8_out_76
#-----
.subckt dsp x=bram2_out_76 w=bram1_out_76 c=bram1_out_76 out=dsp1_out_76 outx=dsp1_outx_76 outw=dsp1_outw_76
.subckt dsp x=dsp1_outx_76 w=dsp1_outw_76 c=dsp1_out_76 out=dsp2_out_76 outx=dsp2_outx_76 outw=dsp2_outw_76
.subckt dsp x=dsp2_outx_76 w=dsp2_outw_76 c=dsp2_out_76 out=dsp3_out_76 outx=dsp3_outx_76 outw=dsp3_outw_76
.subckt dsp x=bram3_out_76 w=dsp3_outw_76 c=dsp3_out_76 out=dsp4_out_76 outx=dsp4_outx_76 outw=dsp4_outw_76
.subckt dsp x=dsp4_outx_76 w=dsp4_outw_76 c=dsp4_out_76 out=dsp5_out_76 outx=dsp5_outx_76 outw=dsp5_outw_76
.subckt dsp x=dsp5_outx_76 w=dsp5_outw_76 c=dsp5_out_76 out=dsp6_out_76 outx=dsp6_outx_76 outw=dsp6_outw_76
.subckt dsp x=bram4_out_76 w=dsp6_outw_76 c=dsp6_out_76 out=dsp7_out_76 outx=dsp7_outx_76 outw=dsp7_outw_76
.subckt dsp x=dsp7_outx_76 w=dsp7_outw_76 c=dsp7_out_76 out=dsp8_out_76 outx=dsp8_outx_76 outw=dsp8_outw_76
.subckt dsp x=dsp8_outx_76 w=dsp8_outw_76 c=dsp8_out_76 out=dsp9_out_76 outx=dsp9_outx_76 outw=dsp9_outw_76
.subckt dsp x=bram6_out_76 w=bram5_out_76 c=bram5_out_76 out=dsp10_out_76 outx=dsp10_outx_76 outw=dsp10_outw_76
.subckt dsp x=dsp10_outx_76 w=dsp10_outw_76 c=dsp10_out_76 out=dsp11_out_76 outx=dsp11_outx_76 outw=dsp11_outw_76
.subckt dsp x=dsp11_outx_76 w=dsp11_outw_76 c=dsp11_out_76 out=dsp12_out_76 outx=dsp12_outx_76 outw=dsp12_outw_76
.subckt dsp x=bram7_out_76 w=dsp12_outw_76 c=dsp12_out_76 out=dsp13_out_76 outx=dsp13_outx_76 outw=dsp13_outw_76
.subckt dsp x=dsp13_outx_76 w=dsp13_outw_76 c=dsp13_out_76 out=dsp14_out_76 outx=dsp14_outx_76 outw=dsp14_outw_76
.subckt dsp x=dsp14_outx_76 w=dsp14_outw_76 c=dsp14_out_76 out=dsp15_out_76 outx=dsp15_outx_76 outw=dsp15_outw_76
.subckt dsp x=bram8_out_76 w=dsp15_outw_76 c=dsp15_out_76 out=dsp16_out_76 outx=dsp16_outx_76 outw=dsp16_outw_76
.subckt dsp x=dsp16_outx_76 w=dsp16_outw_76 c=dsp16_out_76 out=dsp17_out_76 outx=dsp17_outx_76 outw=dsp17_outw_76
.subckt dsp x=dsp17_outx_76 w=dsp17_outw_76 c=dsp17_out_76 out=dsp18_out_76 outx=dsp18_outx_76 outw=dsp18_outw_76
##-----------------------------------------------------------------##
##--------------------conv unit 77---------------------##
.subckt ultra_ram clock=clk we=we data=udata77 addr=uram_addr_77_1 out=bram1_in_77
.subckt ultra_ram clock=clk we=we data=dsp9_out_77 addr=uram_addr_77_2 out=uram2_out_77
#-----
.subckt block_ram clock=clk we=we data=bram1_in_77 addr=bram_addr_1_77 out=bram1_out_77
.subckt block_ram clock=clk we=we data=bram1_in_77 addr=bram_addr_2_77 out=bram2_out_77
.subckt block_ram clock=clk we=we data=bram2_out_77 addr=bram_addr_3_77 out=bram3_out_77
.subckt block_ram clock=clk we=we data=bram3_out_77 addr=bram_addr_4_77 out=bram4_out_77
.subckt block_ram clock=clk we=we data=bram1_in_77 addr=bram_addr_5_77 out=bram5_out_77
.subckt block_ram clock=clk we=we data=bram1_in_77 addr=bram_addr_6_77 out=bram6_out_77
.subckt block_ram clock=clk we=we data=bram6_out_77 addr=bram_addr_7_77 out=bram7_out_77
.subckt block_ram clock=clk we=we data=bram7_out_77 addr=bram_addr_8_77 out=bram8_out_77
#-----
.subckt dsp x=bram2_out_77 w=bram1_out_77 c=bram1_out_77 out=dsp1_out_77 outx=dsp1_outx_77 outw=dsp1_outw_77
.subckt dsp x=dsp1_outx_77 w=dsp1_outw_77 c=dsp1_out_77 out=dsp2_out_77 outx=dsp2_outx_77 outw=dsp2_outw_77
.subckt dsp x=dsp2_outx_77 w=dsp2_outw_77 c=dsp2_out_77 out=dsp3_out_77 outx=dsp3_outx_77 outw=dsp3_outw_77
.subckt dsp x=bram3_out_77 w=dsp3_outw_77 c=dsp3_out_77 out=dsp4_out_77 outx=dsp4_outx_77 outw=dsp4_outw_77
.subckt dsp x=dsp4_outx_77 w=dsp4_outw_77 c=dsp4_out_77 out=dsp5_out_77 outx=dsp5_outx_77 outw=dsp5_outw_77
.subckt dsp x=dsp5_outx_77 w=dsp5_outw_77 c=dsp5_out_77 out=dsp6_out_77 outx=dsp6_outx_77 outw=dsp6_outw_77
.subckt dsp x=bram4_out_77 w=dsp6_outw_77 c=dsp6_out_77 out=dsp7_out_77 outx=dsp7_outx_77 outw=dsp7_outw_77
.subckt dsp x=dsp7_outx_77 w=dsp7_outw_77 c=dsp7_out_77 out=dsp8_out_77 outx=dsp8_outx_77 outw=dsp8_outw_77
.subckt dsp x=dsp8_outx_77 w=dsp8_outw_77 c=dsp8_out_77 out=dsp9_out_77 outx=dsp9_outx_77 outw=dsp9_outw_77
.subckt dsp x=bram6_out_77 w=bram5_out_77 c=bram5_out_77 out=dsp10_out_77 outx=dsp10_outx_77 outw=dsp10_outw_77
.subckt dsp x=dsp10_outx_77 w=dsp10_outw_77 c=dsp10_out_77 out=dsp11_out_77 outx=dsp11_outx_77 outw=dsp11_outw_77
.subckt dsp x=dsp11_outx_77 w=dsp11_outw_77 c=dsp11_out_77 out=dsp12_out_77 outx=dsp12_outx_77 outw=dsp12_outw_77
.subckt dsp x=bram7_out_77 w=dsp12_outw_77 c=dsp12_out_77 out=dsp13_out_77 outx=dsp13_outx_77 outw=dsp13_outw_77
.subckt dsp x=dsp13_outx_77 w=dsp13_outw_77 c=dsp13_out_77 out=dsp14_out_77 outx=dsp14_outx_77 outw=dsp14_outw_77
.subckt dsp x=dsp14_outx_77 w=dsp14_outw_77 c=dsp14_out_77 out=dsp15_out_77 outx=dsp15_outx_77 outw=dsp15_outw_77
.subckt dsp x=bram8_out_77 w=dsp15_outw_77 c=dsp15_out_77 out=dsp16_out_77 outx=dsp16_outx_77 outw=dsp16_outw_77
.subckt dsp x=dsp16_outx_77 w=dsp16_outw_77 c=dsp16_out_77 out=dsp17_out_77 outx=dsp17_outx_77 outw=dsp17_outw_77
.subckt dsp x=dsp17_outx_77 w=dsp17_outw_77 c=dsp17_out_77 out=dsp18_out_77 outx=dsp18_outx_77 outw=dsp18_outw_77
##-----------------------------------------------------------------##
##--------------------conv unit 78---------------------##
.subckt ultra_ram clock=clk we=we data=udata78 addr=uram_addr_78_1 out=bram1_in_78
.subckt ultra_ram clock=clk we=we data=dsp9_out_78 addr=uram_addr_78_2 out=uram2_out_78
#-----
.subckt block_ram clock=clk we=we data=bram1_in_78 addr=bram_addr_1_78 out=bram1_out_78
.subckt block_ram clock=clk we=we data=bram1_in_78 addr=bram_addr_2_78 out=bram2_out_78
.subckt block_ram clock=clk we=we data=bram2_out_78 addr=bram_addr_3_78 out=bram3_out_78
.subckt block_ram clock=clk we=we data=bram3_out_78 addr=bram_addr_4_78 out=bram4_out_78
.subckt block_ram clock=clk we=we data=bram1_in_78 addr=bram_addr_5_78 out=bram5_out_78
.subckt block_ram clock=clk we=we data=bram1_in_78 addr=bram_addr_6_78 out=bram6_out_78
.subckt block_ram clock=clk we=we data=bram6_out_78 addr=bram_addr_7_78 out=bram7_out_78
.subckt block_ram clock=clk we=we data=bram7_out_78 addr=bram_addr_8_78 out=bram8_out_78
#-----
.subckt dsp x=bram2_out_78 w=bram1_out_78 c=bram1_out_78 out=dsp1_out_78 outx=dsp1_outx_78 outw=dsp1_outw_78
.subckt dsp x=dsp1_outx_78 w=dsp1_outw_78 c=dsp1_out_78 out=dsp2_out_78 outx=dsp2_outx_78 outw=dsp2_outw_78
.subckt dsp x=dsp2_outx_78 w=dsp2_outw_78 c=dsp2_out_78 out=dsp3_out_78 outx=dsp3_outx_78 outw=dsp3_outw_78
.subckt dsp x=bram3_out_78 w=dsp3_outw_78 c=dsp3_out_78 out=dsp4_out_78 outx=dsp4_outx_78 outw=dsp4_outw_78
.subckt dsp x=dsp4_outx_78 w=dsp4_outw_78 c=dsp4_out_78 out=dsp5_out_78 outx=dsp5_outx_78 outw=dsp5_outw_78
.subckt dsp x=dsp5_outx_78 w=dsp5_outw_78 c=dsp5_out_78 out=dsp6_out_78 outx=dsp6_outx_78 outw=dsp6_outw_78
.subckt dsp x=bram4_out_78 w=dsp6_outw_78 c=dsp6_out_78 out=dsp7_out_78 outx=dsp7_outx_78 outw=dsp7_outw_78
.subckt dsp x=dsp7_outx_78 w=dsp7_outw_78 c=dsp7_out_78 out=dsp8_out_78 outx=dsp8_outx_78 outw=dsp8_outw_78
.subckt dsp x=dsp8_outx_78 w=dsp8_outw_78 c=dsp8_out_78 out=dsp9_out_78 outx=dsp9_outx_78 outw=dsp9_outw_78
.subckt dsp x=bram6_out_78 w=bram5_out_78 c=bram5_out_78 out=dsp10_out_78 outx=dsp10_outx_78 outw=dsp10_outw_78
.subckt dsp x=dsp10_outx_78 w=dsp10_outw_78 c=dsp10_out_78 out=dsp11_out_78 outx=dsp11_outx_78 outw=dsp11_outw_78
.subckt dsp x=dsp11_outx_78 w=dsp11_outw_78 c=dsp11_out_78 out=dsp12_out_78 outx=dsp12_outx_78 outw=dsp12_outw_78
.subckt dsp x=bram7_out_78 w=dsp12_outw_78 c=dsp12_out_78 out=dsp13_out_78 outx=dsp13_outx_78 outw=dsp13_outw_78
.subckt dsp x=dsp13_outx_78 w=dsp13_outw_78 c=dsp13_out_78 out=dsp14_out_78 outx=dsp14_outx_78 outw=dsp14_outw_78
.subckt dsp x=dsp14_outx_78 w=dsp14_outw_78 c=dsp14_out_78 out=dsp15_out_78 outx=dsp15_outx_78 outw=dsp15_outw_78
.subckt dsp x=bram8_out_78 w=dsp15_outw_78 c=dsp15_out_78 out=dsp16_out_78 outx=dsp16_outx_78 outw=dsp16_outw_78
.subckt dsp x=dsp16_outx_78 w=dsp16_outw_78 c=dsp16_out_78 out=dsp17_out_78 outx=dsp17_outx_78 outw=dsp17_outw_78
.subckt dsp x=dsp17_outx_78 w=dsp17_outw_78 c=dsp17_out_78 out=dsp18_out_78 outx=dsp18_outx_78 outw=dsp18_outw_78
##-----------------------------------------------------------------##
##--------------------conv unit 79---------------------##
.subckt ultra_ram clock=clk we=we data=udata79 addr=uram_addr_79_1 out=bram1_in_79
.subckt ultra_ram clock=clk we=we data=dsp9_out_79 addr=uram_addr_79_2 out=uram2_out_79
#-----
.subckt block_ram clock=clk we=we data=bram1_in_79 addr=bram_addr_1_79 out=bram1_out_79
.subckt block_ram clock=clk we=we data=bram1_in_79 addr=bram_addr_2_79 out=bram2_out_79
.subckt block_ram clock=clk we=we data=bram2_out_79 addr=bram_addr_3_79 out=bram3_out_79
.subckt block_ram clock=clk we=we data=bram3_out_79 addr=bram_addr_4_79 out=bram4_out_79
.subckt block_ram clock=clk we=we data=bram1_in_79 addr=bram_addr_5_79 out=bram5_out_79
.subckt block_ram clock=clk we=we data=bram1_in_79 addr=bram_addr_6_79 out=bram6_out_79
.subckt block_ram clock=clk we=we data=bram6_out_79 addr=bram_addr_7_79 out=bram7_out_79
.subckt block_ram clock=clk we=we data=bram7_out_79 addr=bram_addr_8_79 out=bram8_out_79
#-----
.subckt dsp x=bram2_out_79 w=bram1_out_79 c=bram1_out_79 out=dsp1_out_79 outx=dsp1_outx_79 outw=dsp1_outw_79
.subckt dsp x=dsp1_outx_79 w=dsp1_outw_79 c=dsp1_out_79 out=dsp2_out_79 outx=dsp2_outx_79 outw=dsp2_outw_79
.subckt dsp x=dsp2_outx_79 w=dsp2_outw_79 c=dsp2_out_79 out=dsp3_out_79 outx=dsp3_outx_79 outw=dsp3_outw_79
.subckt dsp x=bram3_out_79 w=dsp3_outw_79 c=dsp3_out_79 out=dsp4_out_79 outx=dsp4_outx_79 outw=dsp4_outw_79
.subckt dsp x=dsp4_outx_79 w=dsp4_outw_79 c=dsp4_out_79 out=dsp5_out_79 outx=dsp5_outx_79 outw=dsp5_outw_79
.subckt dsp x=dsp5_outx_79 w=dsp5_outw_79 c=dsp5_out_79 out=dsp6_out_79 outx=dsp6_outx_79 outw=dsp6_outw_79
.subckt dsp x=bram4_out_79 w=dsp6_outw_79 c=dsp6_out_79 out=dsp7_out_79 outx=dsp7_outx_79 outw=dsp7_outw_79
.subckt dsp x=dsp7_outx_79 w=dsp7_outw_79 c=dsp7_out_79 out=dsp8_out_79 outx=dsp8_outx_79 outw=dsp8_outw_79
.subckt dsp x=dsp8_outx_79 w=dsp8_outw_79 c=dsp8_out_79 out=dsp9_out_79 outx=dsp9_outx_79 outw=dsp9_outw_79
.subckt dsp x=bram6_out_79 w=bram5_out_79 c=bram5_out_79 out=dsp10_out_79 outx=dsp10_outx_79 outw=dsp10_outw_79
.subckt dsp x=dsp10_outx_79 w=dsp10_outw_79 c=dsp10_out_79 out=dsp11_out_79 outx=dsp11_outx_79 outw=dsp11_outw_79
.subckt dsp x=dsp11_outx_79 w=dsp11_outw_79 c=dsp11_out_79 out=dsp12_out_79 outx=dsp12_outx_79 outw=dsp12_outw_79
.subckt dsp x=bram7_out_79 w=dsp12_outw_79 c=dsp12_out_79 out=dsp13_out_79 outx=dsp13_outx_79 outw=dsp13_outw_79
.subckt dsp x=dsp13_outx_79 w=dsp13_outw_79 c=dsp13_out_79 out=dsp14_out_79 outx=dsp14_outx_79 outw=dsp14_outw_79
.subckt dsp x=dsp14_outx_79 w=dsp14_outw_79 c=dsp14_out_79 out=dsp15_out_79 outx=dsp15_outx_79 outw=dsp15_outw_79
.subckt dsp x=bram8_out_79 w=dsp15_outw_79 c=dsp15_out_79 out=dsp16_out_79 outx=dsp16_outx_79 outw=dsp16_outw_79
.subckt dsp x=dsp16_outx_79 w=dsp16_outw_79 c=dsp16_out_79 out=dsp17_out_79 outx=dsp17_outx_79 outw=dsp17_outw_79
.subckt dsp x=dsp17_outx_79 w=dsp17_outw_79 c=dsp17_out_79 out=dsp18_out_79 outx=dsp18_outx_79 outw=dsp18_outw_79
##-----------------------------------------------------------------##
##--------------------conv unit 80---------------------##
.subckt ultra_ram clock=clk we=we data=udata80 addr=uram_addr_80_1 out=bram1_in_80
.subckt ultra_ram clock=clk we=we data=dsp9_out_80 addr=uram_addr_80_2 out=uram2_out_80
#-----
.subckt block_ram clock=clk we=we data=bram1_in_80 addr=bram_addr_1_80 out=bram1_out_80
.subckt block_ram clock=clk we=we data=bram1_in_80 addr=bram_addr_2_80 out=bram2_out_80
.subckt block_ram clock=clk we=we data=bram2_out_80 addr=bram_addr_3_80 out=bram3_out_80
.subckt block_ram clock=clk we=we data=bram3_out_80 addr=bram_addr_4_80 out=bram4_out_80
.subckt block_ram clock=clk we=we data=bram1_in_80 addr=bram_addr_5_80 out=bram5_out_80
.subckt block_ram clock=clk we=we data=bram1_in_80 addr=bram_addr_6_80 out=bram6_out_80
.subckt block_ram clock=clk we=we data=bram6_out_80 addr=bram_addr_7_80 out=bram7_out_80
.subckt block_ram clock=clk we=we data=bram7_out_80 addr=bram_addr_8_80 out=bram8_out_80
#-----
.subckt dsp x=bram2_out_80 w=bram1_out_80 c=bram1_out_80 out=dsp1_out_80 outx=dsp1_outx_80 outw=dsp1_outw_80
.subckt dsp x=dsp1_outx_80 w=dsp1_outw_80 c=dsp1_out_80 out=dsp2_out_80 outx=dsp2_outx_80 outw=dsp2_outw_80
.subckt dsp x=dsp2_outx_80 w=dsp2_outw_80 c=dsp2_out_80 out=dsp3_out_80 outx=dsp3_outx_80 outw=dsp3_outw_80
.subckt dsp x=bram3_out_80 w=dsp3_outw_80 c=dsp3_out_80 out=dsp4_out_80 outx=dsp4_outx_80 outw=dsp4_outw_80
.subckt dsp x=dsp4_outx_80 w=dsp4_outw_80 c=dsp4_out_80 out=dsp5_out_80 outx=dsp5_outx_80 outw=dsp5_outw_80
.subckt dsp x=dsp5_outx_80 w=dsp5_outw_80 c=dsp5_out_80 out=dsp6_out_80 outx=dsp6_outx_80 outw=dsp6_outw_80
.subckt dsp x=bram4_out_80 w=dsp6_outw_80 c=dsp6_out_80 out=dsp7_out_80 outx=dsp7_outx_80 outw=dsp7_outw_80
.subckt dsp x=dsp7_outx_80 w=dsp7_outw_80 c=dsp7_out_80 out=dsp8_out_80 outx=dsp8_outx_80 outw=dsp8_outw_80
.subckt dsp x=dsp8_outx_80 w=dsp8_outw_80 c=dsp8_out_80 out=dsp9_out_80 outx=dsp9_outx_80 outw=dsp9_outw_80
.subckt dsp x=bram6_out_80 w=bram5_out_80 c=bram5_out_80 out=dsp10_out_80 outx=dsp10_outx_80 outw=dsp10_outw_80
.subckt dsp x=dsp10_outx_80 w=dsp10_outw_80 c=dsp10_out_80 out=dsp11_out_80 outx=dsp11_outx_80 outw=dsp11_outw_80
.subckt dsp x=dsp11_outx_80 w=dsp11_outw_80 c=dsp11_out_80 out=dsp12_out_80 outx=dsp12_outx_80 outw=dsp12_outw_80
.subckt dsp x=bram7_out_80 w=dsp12_outw_80 c=dsp12_out_80 out=dsp13_out_80 outx=dsp13_outx_80 outw=dsp13_outw_80
.subckt dsp x=dsp13_outx_80 w=dsp13_outw_80 c=dsp13_out_80 out=dsp14_out_80 outx=dsp14_outx_80 outw=dsp14_outw_80
.subckt dsp x=dsp14_outx_80 w=dsp14_outw_80 c=dsp14_out_80 out=dsp15_out_80 outx=dsp15_outx_80 outw=dsp15_outw_80
.subckt dsp x=bram8_out_80 w=dsp15_outw_80 c=dsp15_out_80 out=dsp16_out_80 outx=dsp16_outx_80 outw=dsp16_outw_80
.subckt dsp x=dsp16_outx_80 w=dsp16_outw_80 c=dsp16_out_80 out=dsp17_out_80 outx=dsp17_outx_80 outw=dsp17_outw_80
.subckt dsp x=dsp17_outx_80 w=dsp17_outw_80 c=dsp17_out_80 out=dsp18_out_80 outx=dsp18_outx_80 outw=dsp18_outw_80
##-----------------------------------------------------------------##
.end

.model dsp
.inputs x w c
.outputs out outx outw
.blackbox
.end

# 2048 x 8bit 
.model block_ram 
.inputs clock we data addr 
.outputs out 
.blackbox 
.end

# 2048 x 16bit
.model ultra_ram
.inputs clock we data addr
.outputs out
.blackbox
.end