{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1462248277380 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LA_dig EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design LA_dig" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1462248277848 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1462248277911 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1462248277911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462248278114 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462248278628 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462248278628 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462248278628 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1273 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462248278644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1275 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462248278644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1277 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462248278644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1279 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462248278644 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1281 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462248278644 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462248278644 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462248278644 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1462248278909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LA_dig.sdc " "Synopsys Design Constraints File file not found: 'LA_dig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462248279346 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462248279346 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462248279346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462248279362 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462248279362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk400MHz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk400MHz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_rst_smpl:iCLKRST\|smpl_clk_div " "Destination node clk_rst_smpl:iCLKRST\|smpl_clk_div" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 537 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_rst_smpl:iCLKRST\|smpl_clk " "Destination node clk_rst_smpl:iCLKRST\|smpl_clk" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 535 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1255 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462248279440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "Automatically promoted node clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_rst_smpl:iCLKRST\|clk_cnt~0 " "Destination node clk_rst_smpl:iCLKRST\|clk_cnt~0" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 673 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[0\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[0\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[1\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[1\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 182 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[3\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[3\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[2\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[2\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 516 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462248279440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rst_smpl:iCLKRST\|smpl_clk  " "Automatically promoted node clk_rst_smpl:iCLKRST\|smpl_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 535 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462248279440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_n~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RST_n~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1256 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462248279440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rst_smpl:iCLKRST\|rst_n  " "Automatically promoted node clk_rst_smpl:iCLKRST\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_baud~5 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_baud~5" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 876 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv\|q\[7\]~20 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv\|q\[7\]~20" {  } { { "UART_rx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_baud.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 877 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_rdy~0 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_rdy~0" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 883 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|state " "Destination node dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|state" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 394 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH5\|Pos_Edge\[0\]~0 " "Destination node dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH5\|Pos_Edge\[0\]~0" {  } { { "Channel_Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Channel_Trigger_Unit.sv" 72 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1151 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|d~2 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|d~2" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1219 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462248279440 ""}  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 533 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462248279440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462248280298 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462248280298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462248280298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462248280298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462248280313 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462248280313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462248280344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462248280360 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462248280360 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 12 4 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 12 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1462248280360 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1462248280360 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1462248280360 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462248280360 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1462248280360 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1462248280360 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462248280376 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1462248280485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462248281592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462248281748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462248281764 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462248283199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462248283199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462248283948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 12 { 0 ""} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462248284978 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462248284978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462248286382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462248286397 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462248286397 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1462248286413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462248286662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462248286865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462248287130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462248287302 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462248287754 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk400MHz 2.5 V J7 " "Pin clk400MHz uses I/O standard 2.5 V at J7" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { clk400MHz } } } { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462248288051 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 2.5 V J6 " "Pin RST_n uses I/O standard 2.5 V at J6" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { RST_n } } } { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 46 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462248288051 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1462248288051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.fit.smsg " "Generated suppressed messages file I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462248288191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1726 " "Peak virtual memory: 1726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462248290562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 23:04:50 2016 " "Processing ended: Mon May 02 23:04:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462248290562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462248290562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462248290562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462248290562 ""}
