<stg><name>save_variables_locally_Pipeline_VITIS_LOOP_41_8</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="22" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="480" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %shiftreg2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln41_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln41

]]></Node>
<StgValue><ssdm name="sext_ln41_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln41_cast = sext i58 %sext_ln41_read

]]></Node>
<StgValue><ssdm name="sext_ln41_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="480" op_1_bw="480">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i480 0, i480 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i22 0, i22 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i11 0, i11 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc83:0 %i_13 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:3 %icmp_ln41 = icmp_eq  i11 %i_13, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc83:5 %add_ln41 = add i11 %i_13, i11 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc83:6 %br_ln41 = br i1 %icmp_ln41, void %for.inc83.split, void %for.inc95.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="11">
<![CDATA[
for.inc83.split:2 %empty_132 = trunc i11 %i_13

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc83.split:4 %icmp_ln42 = icmp_eq  i4 %empty_132, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx822.exit:4 %store_ln41 = store i11 %add_ln41, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc83:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln41_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc83:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.inc95.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
for.inc83.split:0 %shiftreg2_load = load i480 %shiftreg2

]]></Node>
<StgValue><ssdm name="shiftreg2_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="480">
<![CDATA[
for.inc83.split:1 %shiftreg2_cast = zext i480 %shiftreg2_load

]]></Node>
<StgValue><ssdm name="shiftreg2_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83.split:3 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_54

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc83.split:5 %br_ln42 = br i1 %icmp_ln42, void %for.inc83.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln42 = br void %for.inc83.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc83.split._crit_edge:0 %empty_131 = phi i512 %gmem_addr_read, void, i512 %shiftreg2_cast, void %for.inc83.split

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc83.split._crit_edge:1 %phi_urem_load = load i11 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.inc83.split._crit_edge:2 %phi_mul_load = load i22 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="512">
<![CDATA[
for.inc83.split._crit_edge:3 %trunc_ln42 = trunc i512 %empty_131

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc83.split._crit_edge:4 %bitcast_ln42 = bitcast i32 %trunc_ln42

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83.split._crit_edge:5 %trunc_ln42_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_131, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc83.split._crit_edge:6 %add_ln42 = add i22 %phi_mul_load, i22 2731

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83.split._crit_edge:7 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i22.i32.i32, i22 %phi_mul_load, i32 13, i32 21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="9">
<![CDATA[
for.inc83.split._crit_edge:8 %zext_ln42 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split._crit_edge:9 %softmax_weights_0_addr = getelementptr i32 %softmax_weights_0, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="softmax_weights_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split._crit_edge:10 %softmax_weights_1_addr = getelementptr i32 %softmax_weights_1, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="softmax_weights_1_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc83.split._crit_edge:11 %softmax_weights_2_addr = getelementptr i32 %softmax_weights_2, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="softmax_weights_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="11">
<![CDATA[
for.inc83.split._crit_edge:12 %trunc_ln42_1 = trunc i11 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc83.split._crit_edge:13 %switch_ln42 = switch i2 %trunc_ln42_1, void %arrayidx822.case.2, i2 0, void %arrayidx822.case.0, i2 1, void %arrayidx822.case.1

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx822.case.1:0 %store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_1_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx822.case.1:1 %br_ln42 = br void %arrayidx822.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx822.case.0:0 %store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_0_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx822.case.0:1 %br_ln42 = br void %arrayidx822.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42_1" val="!0"/>
<literal name="trunc_ln42_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx822.case.2:0 %store_ln42 = store i32 %bitcast_ln42, i9 %softmax_weights_2_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln42_1" val="!0"/>
<literal name="trunc_ln42_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx822.case.2:1 %br_ln42 = br void %arrayidx822.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
arrayidx822.exit:0 %phi_urem_load_1 = load i11 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx822.exit:1 %add_ln41_1 = add i11 %phi_urem_load_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx822.exit:2 %icmp_ln41_1 = icmp_ult  i11 %add_ln41_1, i11 3

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx822.exit:3 %select_ln41 = select i1 %icmp_ln41_1, i11 %add_ln41_1, i11 0

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="480" op_1_bw="480" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx822.exit:5 %store_ln41 = store i480 %trunc_ln42_2, i480 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx822.exit:6 %store_ln41 = store i22 %add_ln42, i22 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx822.exit:7 %store_ln41 = store i11 %select_ln41, i11 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx822.exit:8 %br_ln41 = br void %for.inc83

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="79" name="sext_ln41" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln41"/></StgValue>
</port>
<port id="80" name="softmax_weights_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="softmax_weights_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="softmax_weights_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="softmax_weights_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="softmax_weights_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="softmax_weights_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="phi_urem" fromId="83" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_83" to="phi_mul" fromId="83" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_83" to="shiftreg2" fromId="83" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_83" to="i" fromId="83" toId="9">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln41_read" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="sext_ln41" to="sext_ln41_read" fromId="79" toId="10">
</dataflow>
<dataflow id="91" from="sext_ln41_read" to="sext_ln41_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="gmem" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="96" from="empty_49" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="101" from="empty_30" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="106" from="empty_36" to="specinterface_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="108" from="empty_35" to="specinterface_ln0" fromId="107" toId="12">
</dataflow>
<dataflow id="109" from="empty_30" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="12">
</dataflow>
<dataflow id="115" from="empty_30" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="116" from="empty_30" to="specinterface_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_120" to="store_ln0" fromId="120" toId="13">
</dataflow>
<dataflow id="122" from="i" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln0" fromId="123" toId="14">
</dataflow>
<dataflow id="125" from="shiftreg2" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_126" to="store_ln0" fromId="126" toId="15">
</dataflow>
<dataflow id="128" from="phi_mul" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_120" to="store_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="130" from="phi_urem" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="131" from="i" to="i_13" fromId="9" toId="18">
</dataflow>
<dataflow id="132" from="i_13" to="icmp_ln41" fromId="18" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln41" fromId="133" toId="19">
</dataflow>
<dataflow id="135" from="i_13" to="add_ln41" fromId="18" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln41" fromId="136" toId="20">
</dataflow>
<dataflow id="138" from="icmp_ln41" to="br_ln41" fromId="19" toId="21">
</dataflow>
<dataflow id="139" from="i_13" to="empty_132" fromId="18" toId="22">
</dataflow>
<dataflow id="140" from="empty_132" to="icmp_ln42" fromId="22" toId="23">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln42" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="add_ln41" to="store_ln41" fromId="20" toId="24">
</dataflow>
<dataflow id="144" from="i" to="store_ln41" fromId="9" toId="24">
</dataflow>
<dataflow id="145" from="gmem" to="gmem_addr" fromId="78" toId="25">
</dataflow>
<dataflow id="146" from="sext_ln41_cast" to="gmem_addr" fromId="11" toId="25">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="147" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_117" to="specpipeline_ln0" fromId="117" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="26">
</dataflow>
<dataflow id="152" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="26">
</dataflow>
<dataflow id="154" from="p_str" to="specpipeline_ln0" fromId="153" toId="26">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="155" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty" fromId="157" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty" fromId="157" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty" fromId="157" toId="27">
</dataflow>
<dataflow id="162" from="_ssdm_op_Read.m_axi.p1i512" to="gmem_addr_read" fromId="161" toId="28">
</dataflow>
<dataflow id="163" from="gmem_addr" to="gmem_addr_read" fromId="25" toId="28">
</dataflow>
<dataflow id="164" from="shiftreg2" to="shiftreg2_load" fromId="8" toId="29">
</dataflow>
<dataflow id="165" from="shiftreg2_load" to="shiftreg2_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="166" toId="31">
</dataflow>
<dataflow id="169" from="empty_54" to="specloopname_ln41" fromId="168" toId="31">
</dataflow>
<dataflow id="170" from="icmp_ln42" to="br_ln42" fromId="23" toId="32">
</dataflow>
<dataflow id="171" from="gmem_addr_read" to="empty_131" fromId="28" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="br_ln42" to="empty_131" fromId="33" toId="34">
</dataflow>
<dataflow id="173" from="shiftreg2_cast" to="empty_131" fromId="30" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln42" to="empty_131" fromId="32" toId="34">
</dataflow>
<dataflow id="175" from="phi_urem" to="phi_urem_load" fromId="6" toId="35">
</dataflow>
<dataflow id="176" from="phi_mul" to="phi_mul_load" fromId="7" toId="36">
</dataflow>
<dataflow id="177" from="empty_131" to="trunc_ln42" fromId="34" toId="37">
</dataflow>
<dataflow id="178" from="trunc_ln42" to="bitcast_ln42" fromId="37" toId="38">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i480.i512.i32.i32" to="trunc_ln42_2" fromId="179" toId="39">
</dataflow>
<dataflow id="181" from="empty_131" to="trunc_ln42_2" fromId="34" toId="39">
</dataflow>
<dataflow id="183" from="StgValue_182" to="trunc_ln42_2" fromId="182" toId="39">
</dataflow>
<dataflow id="185" from="StgValue_184" to="trunc_ln42_2" fromId="184" toId="39">
</dataflow>
<dataflow id="186" from="phi_mul_load" to="add_ln42" fromId="36" toId="40">
</dataflow>
<dataflow id="188" from="StgValue_187" to="add_ln42" fromId="187" toId="40">
</dataflow>
<dataflow id="190" from="_ssdm_op_PartSelect.i9.i22.i32.i32" to="tmp" fromId="189" toId="41">
</dataflow>
<dataflow id="191" from="phi_mul_load" to="tmp" fromId="36" toId="41">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp" fromId="192" toId="41">
</dataflow>
<dataflow id="195" from="StgValue_194" to="tmp" fromId="194" toId="41">
</dataflow>
<dataflow id="196" from="tmp" to="zext_ln42" fromId="41" toId="42">
</dataflow>
<dataflow id="197" from="softmax_weights_0" to="softmax_weights_0_addr" fromId="80" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_198" to="softmax_weights_0_addr" fromId="198" toId="43">
</dataflow>
<dataflow id="200" from="zext_ln42" to="softmax_weights_0_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="201" from="softmax_weights_1" to="softmax_weights_1_addr" fromId="81" toId="44">
</dataflow>
<dataflow id="202" from="StgValue_198" to="softmax_weights_1_addr" fromId="198" toId="44">
</dataflow>
<dataflow id="203" from="zext_ln42" to="softmax_weights_1_addr" fromId="42" toId="44">
</dataflow>
<dataflow id="204" from="softmax_weights_2" to="softmax_weights_2_addr" fromId="82" toId="45">
</dataflow>
<dataflow id="205" from="StgValue_198" to="softmax_weights_2_addr" fromId="198" toId="45">
</dataflow>
<dataflow id="206" from="zext_ln42" to="softmax_weights_2_addr" fromId="42" toId="45">
</dataflow>
<dataflow id="207" from="phi_urem_load" to="trunc_ln42_1" fromId="35" toId="46">
</dataflow>
<dataflow id="208" from="trunc_ln42_1" to="switch_ln42" fromId="46" toId="47">
</dataflow>
<dataflow id="210" from="StgValue_209" to="switch_ln42" fromId="209" toId="47">
</dataflow>
<dataflow id="212" from="StgValue_211" to="switch_ln42" fromId="211" toId="47">
</dataflow>
<dataflow id="213" from="bitcast_ln42" to="store_ln42" fromId="38" toId="48">
</dataflow>
<dataflow id="214" from="softmax_weights_1_addr" to="store_ln42" fromId="44" toId="48">
</dataflow>
<dataflow id="215" from="bitcast_ln42" to="store_ln42" fromId="38" toId="50">
</dataflow>
<dataflow id="216" from="softmax_weights_0_addr" to="store_ln42" fromId="43" toId="50">
</dataflow>
<dataflow id="217" from="bitcast_ln42" to="store_ln42" fromId="38" toId="52">
</dataflow>
<dataflow id="218" from="softmax_weights_2_addr" to="store_ln42" fromId="45" toId="52">
</dataflow>
<dataflow id="219" from="phi_urem" to="phi_urem_load_1" fromId="6" toId="54">
</dataflow>
<dataflow id="220" from="phi_urem_load_1" to="add_ln41_1" fromId="54" toId="55">
</dataflow>
<dataflow id="221" from="StgValue_136" to="add_ln41_1" fromId="136" toId="55">
</dataflow>
<dataflow id="222" from="add_ln41_1" to="icmp_ln41_1" fromId="55" toId="56">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln41_1" fromId="223" toId="56">
</dataflow>
<dataflow id="225" from="icmp_ln41_1" to="select_ln41" fromId="56" toId="57">
</dataflow>
<dataflow id="226" from="add_ln41_1" to="select_ln41" fromId="55" toId="57">
</dataflow>
<dataflow id="227" from="StgValue_120" to="select_ln41" fromId="120" toId="57">
</dataflow>
<dataflow id="228" from="trunc_ln42_2" to="store_ln41" fromId="39" toId="58">
</dataflow>
<dataflow id="229" from="shiftreg2" to="store_ln41" fromId="8" toId="58">
</dataflow>
<dataflow id="230" from="add_ln42" to="store_ln41" fromId="40" toId="59">
</dataflow>
<dataflow id="231" from="phi_mul" to="store_ln41" fromId="7" toId="59">
</dataflow>
<dataflow id="232" from="select_ln41" to="store_ln41" fromId="57" toId="60">
</dataflow>
<dataflow id="233" from="phi_urem" to="store_ln41" fromId="6" toId="60">
</dataflow>
<dataflow id="234" from="icmp_ln41" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="235" from="icmp_ln41" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="236" from="icmp_ln42" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="237" from="icmp_ln41" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="238" from="icmp_ln42" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="239" from="trunc_ln42_1" to="StgValue_4" fromId="46" toId="4">
</dataflow>
</dataflows>


</stg>
