<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/AE58F21F-3622-4382-97BB-1359BD183E9F"><gtr:id>AE58F21F-3622-4382-97BB-1359BD183E9F</gtr:id><gtr:name>University of Glasgow</gtr:name><gtr:department>School of Engineering</gtr:department><gtr:address><gtr:line1>University Avenue</gtr:line1><gtr:line4>Glasgow</gtr:line4><gtr:postCode>G12 8QQ</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/AE58F21F-3622-4382-97BB-1359BD183E9F"><gtr:id>AE58F21F-3622-4382-97BB-1359BD183E9F</gtr:id><gtr:name>University of Glasgow</gtr:name><gtr:address><gtr:line1>University Avenue</gtr:line1><gtr:line4>Glasgow</gtr:line4><gtr:postCode>G12 8QQ</gtr:postCode><gtr:region>Scotland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/819DEE64-621B-4D2E-B421-791098618A44"><gtr:id>819DEE64-621B-4D2E-B421-791098618A44</gtr:id><gtr:firstName>Asen</gtr:firstName><gtr:otherNames>Mihailov</gtr:otherNames><gtr:surname>Asenov</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FK016776%2F1"><gtr:id>B009F23B-D9A3-4D77-921F-FF3FC2A34DC1</gtr:id><gtr:title>Resistive switches (RRAM) and memristive behaviour in silicon-rich silicon oxides</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/K016776/1</gtr:grantReference><gtr:abstractText>The main goal of this project is to develop a fundamental understanding and applications of resistive switching in silicon-rich oxide. This may lead to a breakthrough in low-cost on-chip integration of Resistive Random Access Memory (RRAM) devices with Si microelectronics. To achieve that we will carry out detailed experimental studies of switching; develop a physical switching model; apply this model to design and fabricate demonstrator devices; characterise the devices, and develop circuit-level models for systems incorporating Si RRAM and hence extend the capabilities of Si microelectronics into new domains and applications.

RRAM devices are components whose electrical resistance can be varied by applying an appropriate voltage. They are promising candidates for next generation electronic memories, offering a number of significant advantages over conventional Flash memory, including: very high packing density; fast switching; low energy switching; 3D integration to further increase memory capacity; ease of processing. Existing RRAM technologies are primarily based on metal oxide materials. However, Si- based devices have a number of advantages, including ease of integration with silicon CMOS processing technology, along with the possibility to tailor their electrical properties by varying programming voltage pulses.

RRAM devices have potential applications beyond memory: if the device resistance can be continuously varied they may behave in a similar way to neurons, and may therefore be used in novel neural networks or other processing architectures. Also, as resistive switching shares many of the features of oxide failure in CMOS devices, the results from a study of RRAM will yield valuable information that may help reduce device failure, or even recovering damaged devices.

We have recently developed a Si/SiO2 RRAM. Unlike competing technologies, it does not rely on the diffusion of metal ions, can be fabricated only from Si and SiO2, and operates in ambient conditions. Resistance contrast is up to 1,000,000, switching time &amp;lt;90ns, and switching energy 1pJ/bit or lower. Scanning Tunnelling Microscopy suggests individual switching elements as small as 10nm. Devices can be cycled thousands of times and can be operated in either unipolar or bipolar modes, with different characteristics in each: in the former, binary switching between discrete levels can be achieved, while in the latter we are able to continuously vary the device resistance, opening up the possibility of analogue devices such as memristors.

Our devices are an alternative to existing metal oxide-based devices. The Si/SiO2 system is the building block of Si CMOS technology - our devices require no other material. We have found that the externally-set current compliance required for reliable resistive switching in metal oxide systems is not necessary in SiOx devices - asymmetric doping of the structure produces intrinsic self-limiting. In addition, the high degree of nonlinearity inherent in our semiconductor-based RRAM devices mitigates the problem of parasitic leakage currents in arrays of RRAM devices.

Our project will go further than experimental studies of Si/SiO2 RRAM devices. We will also develop comprehensive theoretical models for the resistance switching process, and circuit-level models to investigate the application of our RRAM devices in real systems. Our approach is novel and unique in that it goes all the way from the atomistic modelling and electrical characterization of materials and fundamental electronic and ionic processes involved in resistive switching, through the simulation and fabrication of experimental devices to their optimisation and potential implementation in technology. This can only be achieved via synergy of expertise available at UCL and Glasgow.</gtr:abstractText><gtr:fund><gtr:end>2017-06-30</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2013-07-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>438879</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>In development of commercial TCAD software by Gold Standard Simulations, Ltd.</gtr:description><gtr:firstYearOfImpact>2015</gtr:firstYearOfImpact><gtr:id>D27305F9-80AB-43F6-9599-BB724926AD6F</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:sector>Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>Understanding and modelling the operation of RRAM memory cells.</gtr:description><gtr:exploitationPathways>Use in commercial TCAD software.</gtr:exploitationPathways><gtr:id>E6196D71-20A3-4E40-86AB-95D20F9FF5C9</gtr:id><gtr:sectors><gtr:sector>Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/02CD975F-882B-4F97-85E9-82D98EDBBE7A"><gtr:id>02CD975F-882B-4F97-85E9-82D98EDBBE7A</gtr:id><gtr:title>Advanced physical modeling of SiOx resistive random access memories</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c9fd316bcd2fd48253d3ce5a9ed51d58"><gtr:id>c9fd316bcd2fd48253d3ce5a9ed51d58</gtr:id><gtr:otherNames>Sadi T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/981FE1B0-AE24-4E5E-B432-9771C644CCAA"><gtr:id>981FE1B0-AE24-4E5E-B432-9771C644CCAA</gtr:id><gtr:title>Physical simulation of Si-based resistive random-access memory devices</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c9fd316bcd2fd48253d3ce5a9ed51d58"><gtr:id>c9fd316bcd2fd48253d3ce5a9ed51d58</gtr:id><gtr:otherNames>Sadi T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:isbn>978-1-4673-7858-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/B6D8AB9B-DCFC-435E-9590-CFB19BE5B863"><gtr:id>B6D8AB9B-DCFC-435E-9590-CFB19BE5B863</gtr:id><gtr:title>Advanced simulation of resistance switching in Si-rich silica RRAM devices</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c9fd316bcd2fd48253d3ce5a9ed51d58"><gtr:id>c9fd316bcd2fd48253d3ce5a9ed51d58</gtr:id><gtr:otherNames>Sadi T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/D4B7C740-B551-41ED-B140-0DE182FD6F39"><gtr:id>D4B7C740-B551-41ED-B140-0DE182FD6F39</gtr:id><gtr:title>Self-consistent physical modeling of SiOx-based RRAM structures</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/c9fd316bcd2fd48253d3ce5a9ed51d58"><gtr:id>c9fd316bcd2fd48253d3ce5a9ed51d58</gtr:id><gtr:otherNames>Sadi T</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/K016776/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>