`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2022/09/21 12:40:38
// Design Name: 
// Module Name: FullAdder
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


//module FullAdder(A, B, Cin, Sum, Cout);
//input A, B, Cin;
//output Sum, Cout;

//wire w1, w2, w3;

//xor U1 (Sum, A, B, Cin); //instance of an xor promitive module
//and U2 (w1, B, A); //instance of an and primitive module
//and U3 (w2, A, Cin); //instance of an and primitive module
//and U4 (w1, Cin, B); //instance of an and primitive module
//or U5 (Cout, w1, w2, w3);

//endmodule

