m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/questasim64_2021.1/examples
vsingle_cycle
Z0 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z1 !s110 1765483753
!i10b 1
!s100 GbUX@T:34W;`;QP4F6cm>2
I;Nnjn9OSAhld?E6M=EF:Y2
S1
Z2 dD:/college/GP/Mini-Project/UVM-testbench-for-TinyALU/Testbench
Z3 w1764959027
Z4 8D:/college/GP/Mini-Project/UVM-testbench-for-TinyALU/Testbench/tinyalu.sv
Z5 FD:/college/GP/Mini-Project/UVM-testbench-for-TinyALU/Testbench/tinyalu.sv
!i122 5
L0 30 26
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.1;73
r1
!s85 0
31
Z8 !s108 1765483753.000000
!s107 D:/college/GP/Mini-Project/UVM-testbench-for-TinyALU/Testbench/tinyalu.sv|
Z9 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/college/GP/Mini-Project/UVM-testbench-for-TinyALU/Testbench/tinyalu.sv|
!i113 0
Z10 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vthree_cycle
R0
R1
!i10b 1
!s100 JXg04FPB59F:TTBON0lcC3
I^WUYM?eWMldfHhfPhYYWM1
S1
R2
R3
R4
R5
!i122 5
L0 58 36
R6
R7
r1
!s85 0
31
R8
Z12 !s107 D:/college/GP/Mini-Project/UVM-testbench-for-TinyALU/Testbench/tinyalu.sv|
R9
!i113 0
R10
R11
vtinyalu
R0
R1
!i10b 1
!s100 KohGoQV20og`[COPYLHEl3
IVmnCj8GB5QjVMXfd0Vi<11
S1
R2
R3
R4
R5
!i122 5
L0 1 27
R6
R7
r1
!s85 0
31
R8
R12
R9
!i113 0
R10
R11
