// Seed: 501651959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_1 = (id_4 - 1) ? id_4 : 1;
  type_7(
      1, id_4
  );
  logic id_4;
  logic id_5;
  assign id_2 = id_4;
  assign id_1 = 1'b0 == id_4;
  assign id_4 = 1'b0;
  logic id_6;
endmodule
