# Ki·ªÉm Tra v√† Gi·∫£i Th√≠ch Chi Ti·∫øt Code

## üß© 1Ô∏è‚É£ M·ª•c ti√™u h·ªá th·ªëng

Ba file b·∫°n c√≥ (`char_mem.v`, `lcd.v`, `top.v`) th∆∞·ªùng ƒë∆∞·ª£c t·ªï ch·ª©c theo ki·∫øn tr√∫c ph√¢n t·∫ßng (**hierarchical design**):

| File             | Vai tr√≤                        | M√¥ t·∫£                                                                                         |
| ---------------- | ------------------------------ | --------------------------------------------------------------------------------------------- |
| **`char_mem.v`** | B·ªô nh·ªõ k√Ω t·ª±                   | L∆∞u s·∫µn c√°c k√Ω t·ª± ASCII c·∫ßn hi·ªÉn th·ªã l√™n LCD (v√≠ d·ª•: ‚ÄúHELLO‚Äù, ‚ÄúFPGA‚Äù, v.v.)                   |
| **`lcd.v`**      | B·ªô ƒëi·ªÅu khi·ªÉn LCD (LCD Driver) | X·ª≠ l√Ω giao ti·∫øp 4-bit v·ªõi LCD1602: g·ª≠i l·ªánh (command) v√† d·ªØ li·ªáu theo ƒë√∫ng timing c·ªßa HD44780 |
| **`top.v`**      | Module c·∫•p cao nh·∫•t            | K·∫øt n·ªëi t·∫•t c·∫£: clock/reset,`char_mem`, `lcd.v` v√† c√°c t√≠n hi·ªáu I/O th·ª±c t·∫ø ra LCD            |

## ‚öôÔ∏è 2Ô∏è‚É£ S∆° ƒë·ªì t·ªïng qu√°t

```plaintext
                +-----------------------------+
                |          top.v              |
                |                             |
                |   +---------------------+   |
                |   |                     |---|--> lcd_rs
Clock --------> |-->|   LCD Controller    |---|--> lcd_rw
                |   |     (lcd.v)         |---|--> lcd_en
                |   +---------------------+   |
                |             ‚Üì               |
                |   +---------------------+   |
                |   |   Char Memory       |   |
                |   |   (char_mem.v)      |---|--> lcd_d[3:0]
                |   +---------------------+   |
                +-----------------------------+
```

| LCD Pin | FPGA Signal  | Ghi ch√∫                         |
| ------- | ------------ | ------------------------------- |
| D4‚ÄìD7   | `lcd_d[3:0]` | Bus d·ªØ li·ªáu 4-bit               |
| RS      | `lcd_rs`     | Ch·ªçn: 0 = Command, 1 = Data     |
| RW      | `lcd_rw`     | Lu√¥n n·ªëi xu·ªëng GND (Write only) |
| EN      | `lcd_en`     | Xung k√≠ch ho·∫°t (Enable)         |
| VDD     | +5V          | Ngu·ªìn                           |

## üß† 3Ô∏è‚É£ Lu·ªìng d·ªØ li·ªáu gi·ªØa 3 module

| Module           | Input                | Output                   | Vai tr√≤                                              |
| ---------------- | -------------------- | ------------------------ | ---------------------------------------------------- |
| **`char_mem.v`** | index (v·ªã tr√≠ k√Ω t·ª±) | ASCII code (8-bit)       | Gi·ªØ n·ªôi dung hi·ªÉn th·ªã                                |
| **`lcd.v`**      | clk, rst, data_in    | lcd_rs, lcd_en, lcd_data | ƒêi·ªÅu khi·ªÉn timing v√† giao ti·∫øp 4-bit                 |
| **`top.v`**      | clk, rst             | lcd\_\*                  | G·ªçi `char_mem` v√† `lcd`, t·∫°o FSM hi·ªÉn th·ªã t·ª´ng k√Ω t·ª± |

**Lu·ªìng d·ªØ li·ªáu:**

```plaintext
top.v FSM ‚Üí ch·ªçn ƒë·ªãa ch·ªâ k√Ω t·ª± ‚Üí char_mem.v ‚Üí tr·∫£ v·ªÅ ASCII
                  ‚Üì
                 lcd.v  ‚Üí t√°ch nibble cao / th·∫•p (1 ¬µs)
                        ‚Üí ph√°t xung E (1 ¬µs)
                        ‚Üí truy·ªÅn RS=1 (data)
                        ‚Üí g·ª≠i ra D7‚ÄìD4

ƒë·ª£i th·ªùi gian x·ª≠ l√Ω l·ªánh / k√Ω t·ª± (40 ¬µs ‚Äì 2 ms) ƒë√∫ng chu·∫©n HD44780.
```

## üí° 4Ô∏è‚É£ C√°ch hi·ªÉn th·ªã tr√™n LCD 1602

1. LCD kh·ªüi t·∫°o b·∫±ng chu·ªói l·ªánh:
    1. Function Set (`0x28`)
    2. Display On (`0x0C`)
    3. Clear Display (`0x01`)
    4. Entry Mode (`0x06`)
2. Sau ƒë√≥, `top.v` g·ª≠i tu·∫ßn t·ª± k√Ω t·ª± t·ª´ `char_mem.v` qua `lcd.v`.
3. `lcd.v` t√°ch m·ªói k√Ω t·ª± 8-bit th√†nh 2 nibble:
    1. G·ª≠i nibble cao tr∆∞·ªõc, nibble th·∫•p sau.
    2. M·ªói nibble c√≥ **Enable pulse ‚â• 450ns**.
    3. Gi·ªØa m·ªói l·ªánh c√≥ delay ~40 ¬µs.
4. LCD t·ª± ƒë·ªông hi·ªÉn th·ªã k√Ω t·ª± t·∫°i v·ªã tr√≠ con tr·ªè, sau ƒë√≥ t·ª± di chuy·ªÉn sang ph·∫£i.

| B∆∞·ªõc                                              | M·ª•c ƒë√≠ch            | File ch·ªãu tr√°ch nhi·ªám |
| ------------------------------------------------- | ------------------- | --------------------- |
| Kh·ªüi t·∫°o LCD (Function Set, Display ON, Clear...) | G·ª≠i command         | `lcd.v`               |
| Ch·ªçn k√Ω t·ª± hi·ªÉn th·ªã                               | L·∫•y t·ª´ ROM          | `char_mem.v`          |
| Tr√¨nh t·ª± to√†n h·ªá th·ªëng                            | FSM ƒëi·ªÅu khi·ªÉn      | `top.v`               |
| M√¥ ph·ªèng v√† test                                  | Testbench (b·ªï sung) | `tb_top.v`            |

## üìò 5Ô∏è‚É£ H∆∞·ªõng d·∫´n s·ª≠ d·ª•ng trong th·ª±c t·∫ø

### üîπ B∆∞·ªõc 1: T·ªï ch·ª©c project trong Vivado

- T·∫°o project m·ªõi: `Vivado ‚Üí Create Project ‚Üí RTL Project`
- Th√™m 3 file:

    ```plaintext
    add sources:
    ‚îú‚îÄ‚îÄ char_mem.v
    ‚îú‚îÄ‚îÄ lcd.v
    ‚îî‚îÄ‚îÄ top.v   ‚Üê module ch√≠nh
    ```

- ƒê·∫∑t `top.v` l√†m **Top Module** .
- Mapping pin constraints (`.xdc`): G√°n t√≠n hi·ªáu v·ªõi ch√¢n th·∫≠t c·ªßa LCD (v√≠ d·ª• PYNQ Z2)

    ```xml
    set_property -dict PACKAGE_PIN Y11 [get_ports lcd_rs]
    set_property -dict PACKAGE_PIN Y12 [get_ports lcd_en]
    set_property -dict PACKAGE_PIN W11 [get_ports {lcd_data[0]}]
    set_property -dict PACKAGE_PIN V11 [get_ports {lcd_data[1]}]
    set_property -dict PACKAGE_PIN T5  [get_ports {lcd_data[2]}]
    set_property -dict PACKAGE_PIN U10 [get_ports {lcd_data[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports *]
    ```

### üîπ B∆∞·ªõc 2: M√¥ ph·ªèng (Simulation)

N·∫øu b·∫°n mu·ªën **ki·ªÉm tra logic v√† timing** tr∆∞·ªõc khi n·∫°p v√†o FPGA, h√£y t·∫°o file testbench:
Quan s√°t c√°c t√≠n hi·ªáu:

- lcd_en c√≥ c√°c xung ƒë·ªÅu ƒë·∫∑n,
- lcd_rs thay ƒë·ªïi gi·ªØa command/data,
- lcd_data truy·ªÅn t·ª´ng nibble 4-bit,
- th·ªùi gian delay (40 ¬µs ‚Äì 2 ms) ƒë√∫ng chu·∫©n HD44780.
