$date
	Fri Sep 17 01:01:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_unsigned_tb $end
$var wire 8 ! outP [7:0] $end
$var reg 8 " inpA [7:0] $end
$var reg 8 # inpB [7:0] $end
$var reg 3 $ select [2:0] $end
$var integer 32 % ii [31:0] $end
$var integer 32 & jj [31:0] $end
$var integer 32 ' seed [31:0] $end
$scope module DUT $end
$var wire 3 ( alu_operation [2:0] $end
$var wire 8 ) rf_A [7:0] $end
$var wire 8 * rf_B [7:0] $end
$var reg 8 + to_shifter [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000 +
b101100 *
b110000 )
b0 (
b1101001100101011110101010111 '
b1000 &
b0 %
b0 $
b101100 #
b110000 "
b110000 !
$end
#10
b10000100 !
b10000100 +
b10010100 #
b10010100 *
b10000111 "
b10000111 )
b1000010110111001101001011000111 '
b1000 &
b1 $
b1 (
b1 %
#20
b11110011 !
b11110011 +
b1100001 #
b1100001 *
b11010010 "
b11010010 )
b100001000101010100010000110111 '
b1000 &
b10 $
b10 (
b10 %
#30
b1111000 !
b1111000 +
b10100001 #
b10100001 *
b10000111 "
b10000111 )
b10111101101100110001000110100111 '
b1000 &
b11 $
b11 (
b11 %
#40
b111011 !
b111011 +
b100001 "
b100001 )
b11010 #
b11010 *
b110100010011010011101100010111 '
b1000 &
b100 $
b100 (
b100 %
#50
b1110 !
b1110 +
b1110011 "
b1110011 )
b1100101 #
b1100101 *
b10110001110101100000010000111 '
b1000 &
b101 $
b101 (
b101 %
#60
b11111001 !
b11111001 +
b10101101 #
b10101101 *
b11111000 "
b11111000 )
b11011010100100101010000111110111 '
b1000 &
b110 $
b110 (
b110 %
#70
b11100110 !
b11100110 +
b10010 #
b10010 *
b11100111 "
b11100111 )
b1001110001010111101111101100111 '
b1000 &
b111 $
b111 (
b111 %
#80
b1000 %
#90
