Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  8 23:48:23 2025
| Host         : DESKTOP-227SA2M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                85          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
DPIR-1     Warning           Asynchronous driver check                  4           
LUTAR-1    Warning           LUT drives async reset alert               1           
SYNTH-10   Warning           Wide multiplier                            6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (213)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (213)
--------------------------------------------------
 There are 213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.468        0.000                      0                  173        0.152        0.000                      0                  173        3.000        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.468        0.000                      0                  173        0.152        0.000                      0                  173       19.020        0.000                       0                   155  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.468ns  (required time - arrival time)
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hc_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.580ns (9.068%)  route 5.816ns (90.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         5.816     7.910    vga/Q[1]
    SLICE_X12Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.034 r  vga/hc[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     8.034    vga/hc[3]_rep_i_1_n_0
    SLICE_X12Y30         FDCE                                         r  vga/hc_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.439    41.439    vga/clk_out1
    SLICE_X12Y30         FDCE                                         r  vga/hc_reg[3]_rep/C
                         clock pessimism              0.080    41.519    
                         clock uncertainty           -0.095    41.425    
    SLICE_X12Y30         FDCE (Setup_fdce_C_D)        0.077    41.502    vga/hc_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         41.502    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                 33.468    

Slack (MET) :             33.641ns  (required time - arrival time)
  Source:                 vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.064ns (16.968%)  route 5.207ns (83.032%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.551     1.551    vga/clk_out1
    SLICE_X11Y23         FDCE                                         r  vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  vga/hc_reg[0]/Q
                         net (fo=128, routed)         3.909     5.917    vga/Q[0]
    SLICE_X13Y38         LUT5 (Prop_lut5_I2_O)        0.152     6.069 r  vga/hc[4]_i_1/O
                         net (fo=5, routed)           1.035     7.103    vga/hc[4]
    SLICE_X11Y35         LUT6 (Prop_lut6_I1_O)        0.332     7.435 r  vga/hs_i_2/O
                         net (fo=1, routed)           0.263     7.698    vga/hs_i_2_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.822 r  vga/hs_i_1/O
                         net (fo=1, routed)           0.000     7.822    vga/hs_i_1_n_0
    SLICE_X11Y35         FDCE                                         r  vga/hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.446    41.446    vga/clk_out1
    SLICE_X11Y35         FDCE                                         r  vga/hs_reg/C
                         clock pessimism              0.080    41.526    
                         clock uncertainty           -0.095    41.432    
    SLICE_X11Y35         FDCE (Setup_fdce_C_D)        0.031    41.463    vga/hs_reg
  -------------------------------------------------------------------
                         required time                         41.463    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                 33.641    

Slack (MET) :             33.742ns  (required time - arrival time)
  Source:                 vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hc_reg[4]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.608ns (10.362%)  route 5.260ns (89.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.551     1.551    vga/clk_out1
    SLICE_X11Y23         FDCE                                         r  vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  vga/hc_reg[0]/Q
                         net (fo=128, routed)         3.909     5.917    vga/Q[0]
    SLICE_X13Y38         LUT5 (Prop_lut5_I2_O)        0.152     6.069 r  vga/hc[4]_i_1/O
                         net (fo=5, routed)           1.350     7.419    vga/hc[4]
    SLICE_X8Y37          FDCE                                         r  vga/hc_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.446    41.446    vga/clk_out1
    SLICE_X8Y37          FDCE                                         r  vga/hc_reg[4]_rep__0/C
                         clock pessimism              0.080    41.526    
                         clock uncertainty           -0.095    41.432    
    SLICE_X8Y37          FDCE (Setup_fdce_C_D)       -0.271    41.161    vga/hc_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 33.742    

Slack (MET) :             33.746ns  (required time - arrival time)
  Source:                 vga/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.608ns (10.362%)  route 5.260ns (89.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.551     1.551    vga/clk_out1
    SLICE_X11Y23         FDCE                                         r  vga/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.456     2.007 r  vga/hc_reg[0]/Q
                         net (fo=128, routed)         3.909     5.917    vga/Q[0]
    SLICE_X13Y38         LUT5 (Prop_lut5_I2_O)        0.152     6.069 r  vga/hc[4]_i_1/O
                         net (fo=5, routed)           1.350     7.419    vga/hc[4]
    SLICE_X8Y37          FDCE                                         r  vga/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.446    41.446    vga/clk_out1
    SLICE_X8Y37          FDCE                                         r  vga/hc_reg[4]/C
                         clock pessimism              0.080    41.526    
                         clock uncertainty           -0.095    41.432    
    SLICE_X8Y37          FDCE (Setup_fdce_C_D)       -0.267    41.165    vga/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         41.165    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 33.746    

Slack (MET) :             34.237ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.704ns (13.074%)  route 4.681ns (86.926%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.635     1.635    vga/clk_out1
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     2.091 r  vga/hc_reg[3]/Q
                         net (fo=160, routed)         3.026     5.117    vga/DrawX[3]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.241 r  vga/hc[7]_i_2/O
                         net (fo=2, routed)           0.701     5.942    vga/hc[7]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  vga/vc[9]_i_1/O
                         net (fo=12, routed)          0.954     7.020    vga/vc
    SLICE_X12Y31         FDCE                                         r  vga/vc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.440    41.440    vga/clk_out1
    SLICE_X12Y31         FDCE                                         r  vga/vc_reg[0]/C
                         clock pessimism              0.080    41.520    
                         clock uncertainty           -0.095    41.426    
    SLICE_X12Y31         FDCE (Setup_fdce_C_CE)      -0.169    41.257    vga/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 34.237    

Slack (MET) :             34.237ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 0.704ns (13.074%)  route 4.681ns (86.926%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.635     1.635    vga/clk_out1
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     2.091 r  vga/hc_reg[3]/Q
                         net (fo=160, routed)         3.026     5.117    vga/DrawX[3]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.241 r  vga/hc[7]_i_2/O
                         net (fo=2, routed)           0.701     5.942    vga/hc[7]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  vga/vc[9]_i_1/O
                         net (fo=12, routed)          0.954     7.020    vga/vc
    SLICE_X12Y31         FDCE                                         r  vga/vc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.440    41.440    vga/clk_out1
    SLICE_X12Y31         FDCE                                         r  vga/vc_reg[5]/C
                         clock pessimism              0.080    41.520    
                         clock uncertainty           -0.095    41.426    
    SLICE_X12Y31         FDCE (Setup_fdce_C_CE)      -0.169    41.257    vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         41.257    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                 34.237    

Slack (MET) :             34.295ns  (required time - arrival time)
  Source:                 vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.462ns (43.364%)  route 3.215ns (56.636%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.551     1.551    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y23          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     3.179 r  vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.457     4.637    vga_to_hdmi/inst/encb/data_o[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.150     4.787 f  vga_to_hdmi/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           0.812     5.599    vga_to_hdmi/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.352     5.951 f  vga_to_hdmi/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.946     6.897    vga_to_hdmi/inst/encb/dout[6]_i_2_n_0
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.332     7.229 r  vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.229    vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.509    41.509    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y18          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.080    41.589    
                         clock uncertainty           -0.095    41.495    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.029    41.524    vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         41.524    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                 34.295    

Slack (MET) :             34.347ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.704ns (13.430%)  route 4.538ns (86.570%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.635     1.635    vga/clk_out1
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     2.091 r  vga/hc_reg[3]/Q
                         net (fo=160, routed)         3.026     5.117    vga/DrawX[3]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.241 r  vga/hc[7]_i_2/O
                         net (fo=2, routed)           0.701     5.942    vga/hc[7]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  vga/vc[9]_i_1/O
                         net (fo=12, routed)          0.811     6.877    vga/vc
    SLICE_X13Y33         FDCE                                         r  vga/vc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.443    41.443    vga/clk_out1
    SLICE_X13Y33         FDCE                                         r  vga/vc_reg[2]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.095    41.429    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.205    41.224    vga/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                 34.347    

Slack (MET) :             34.347ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.704ns (13.430%)  route 4.538ns (86.570%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.635     1.635    vga/clk_out1
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     2.091 r  vga/hc_reg[3]/Q
                         net (fo=160, routed)         3.026     5.117    vga/DrawX[3]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.241 r  vga/hc[7]_i_2/O
                         net (fo=2, routed)           0.701     5.942    vga/hc[7]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  vga/vc[9]_i_1/O
                         net (fo=12, routed)          0.811     6.877    vga/vc
    SLICE_X13Y33         FDCE                                         r  vga/vc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.443    41.443    vga/clk_out1
    SLICE_X13Y33         FDCE                                         r  vga/vc_reg[3]/C
                         clock pessimism              0.080    41.523    
                         clock uncertainty           -0.095    41.429    
    SLICE_X13Y33         FDCE (Setup_fdce_C_CE)      -0.205    41.224    vga/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                 34.347    

Slack (MET) :             34.359ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 0.704ns (13.454%)  route 4.529ns (86.546%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.635     1.635    vga/clk_out1
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456     2.091 r  vga/hc_reg[3]/Q
                         net (fo=160, routed)         3.026     5.117    vga/DrawX[3]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.241 r  vga/hc[7]_i_2/O
                         net (fo=2, routed)           0.701     5.942    vga/hc[7]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124     6.066 r  vga/vc[9]_i_1/O
                         net (fo=12, routed)          0.802     6.868    vga/vc
    SLICE_X15Y37         FDCE                                         r  vga/vc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457    41.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.446    41.446    vga/clk_out1
    SLICE_X15Y37         FDCE                                         r  vga/vc_reg[1]/C
                         clock pessimism              0.080    41.526    
                         clock uncertainty           -0.095    41.432    
    SLICE_X15Y37         FDCE (Setup_fdce_C_CE)      -0.205    41.227    vga/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         41.227    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 34.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.586     0.586    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDRE                                         r  vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  vga_to_hdmi/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.100     0.826    vga_to_hdmi/inst/encg/p_0_in1_in
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.045     0.871 r  vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    vga_to_hdmi/inst/encg/q_m_6
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.855     0.855    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     0.720    vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.586     0.586    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDRE                                         r  vga_to_hdmi/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  vga_to_hdmi/inst/encg/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.102     0.828    vga_to_hdmi/inst/encg/p_0_in1_in
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.045     0.873 r  vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.873    vga_to_hdmi/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.855     0.855    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism             -0.256     0.599    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     0.719    vga_to_hdmi/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.588     0.588    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.097     0.825    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[6]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.870 r  vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.870    vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.857     0.857    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y18          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.091     0.692    vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.756%)  route 0.131ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.582     0.582    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y25          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.131     0.853    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X1Y24          LUT3 (Prop_lut3_I1_O)        0.045     0.898 r  vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.898    vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.850     0.850    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092     0.708    vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.584%)  route 0.155ns (52.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.586     0.586    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDRE                                         r  vga_to_hdmi/inst/encg/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  vga_to_hdmi/inst/encg/vdin_q_reg[4]/Q
                         net (fo=8, routed)           0.155     0.882    vga_to_hdmi/inst/encg/p_0_in2_in
    SLICE_X1Y20          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.855     0.855    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y20          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.070     0.670    vga_to_hdmi/inst/encg/q_m_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.451%)  route 0.138ns (49.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.585     0.585    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y21          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.138     0.864    vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X1Y21          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y21          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.255     0.599    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.047     0.646    vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.074%)  route 0.117ns (35.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.582     0.582    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y25          FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.746 r  vga_to_hdmi/inst/encr/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.117     0.863    vga_to_hdmi/inst/encr/p_0_in0_in
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.045     0.908 r  vga_to_hdmi/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.908    vga_to_hdmi/inst/encr/q_m_6
    SLICE_X1Y25          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.850     0.850    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y25          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092     0.687    vga_to_hdmi/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.634%)  route 0.119ns (36.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.588     0.588    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y18          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     0.752 r  vga_to_hdmi/inst/encb/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.119     0.871    vga_to_hdmi/inst/encb/p_0_in0_in
    SLICE_X1Y18          LUT3 (Prop_lut3_I2_O)        0.045     0.916 r  vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.916    vga_to_hdmi/inst/encb/q_m_6
    SLICE_X1Y18          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.857     0.857    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091     0.693    vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.845%)  route 0.156ns (45.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.156     0.889    vga/Q[2]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.048     0.937 r  vga/hc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.937    vga/hc[3]
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.864     0.864    vga/clk_out1
    SLICE_X4Y45          FDCE                                         r  vga/hc_reg[3]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.105     0.711    vga/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.583     0.583    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y23          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga_to_hdmi/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.146     0.870    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.045     0.915 r  vga_to_hdmi/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.915    vga_to_hdmi/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.851     0.851    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.091     0.687    vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y23      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y23      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y23      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y23      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y23      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y28      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.016ns  (logic 3.304ns (15.007%)  route 18.712ns (84.993%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  button_sync[1]/q_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[1]/q_reg/Q
                         net (fo=18, routed)          2.009     2.465    button_sync[2]/p_0_in
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.124     2.589 r  button_sync[2]/Red[2]_i_16/O
                         net (fo=7, routed)           1.124     3.713    vga/curr_state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     3.837 f  vga/g0_b0_i_205/O
                         net (fo=2, routed)           1.061     4.898    vga/g0_b0_i_205_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.124     5.022 r  vga/g0_b0_i_113/O
                         net (fo=8, routed)           0.906     5.927    vga/g0_b0_i_113_n_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.150     6.077 r  vga/g0_b0_i_42/O
                         net (fo=3, routed)           1.173     7.250    vga/g0_b0_i_42_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.354     7.604 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978     8.582    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332     8.914 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    12.650    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.774 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    13.753    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.877 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    14.773    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.897 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    14.897    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    15.138 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    17.173    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    17.471 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    18.142    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    18.266 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    19.215    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    19.339 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.136    20.474    vga/graphics_inst/Start_Green[2]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.149    20.623 r  vga/Red[3]_i_6/O
                         net (fo=2, routed)           1.060    21.684    button_sync[0]/Start_Red[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I1_O)        0.332    22.016 r  button_sync[0]/Red[2]_i_1/O
                         net (fo=1, routed)           0.000    22.016    graphics_inst/D[2]
    SLICE_X0Y40          FDRE                                         r  graphics_inst/Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.008ns  (logic 3.304ns (15.013%)  route 18.704ns (84.987%))
  Logic Levels:           16  (FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  button_sync[1]/q_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[1]/q_reg/Q
                         net (fo=18, routed)          2.009     2.465    button_sync[2]/p_0_in
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.124     2.589 r  button_sync[2]/Red[2]_i_16/O
                         net (fo=7, routed)           1.124     3.713    vga/curr_state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     3.837 f  vga/g0_b0_i_205/O
                         net (fo=2, routed)           1.061     4.898    vga/g0_b0_i_205_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.124     5.022 r  vga/g0_b0_i_113/O
                         net (fo=8, routed)           0.906     5.927    vga/g0_b0_i_113_n_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.150     6.077 r  vga/g0_b0_i_42/O
                         net (fo=3, routed)           1.173     7.250    vga/g0_b0_i_42_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.354     7.604 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978     8.582    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332     8.914 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    12.650    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.774 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    13.753    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.877 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    14.773    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.897 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    14.897    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    15.138 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    17.173    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    17.471 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    18.142    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    18.266 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    19.215    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    19.339 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.488    20.826    vga/graphics_inst/Start_Green[2]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.149    20.975 f  vga/Red[1]_i_5/O
                         net (fo=2, routed)           0.701    21.676    vga/Red[1]_i_5_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.332    22.008 r  vga/Red[0]_i_1/O
                         net (fo=1, routed)           0.000    22.008    graphics_inst/D[0]
    SLICE_X1Y40          FDRE                                         r  graphics_inst/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.999ns  (logic 3.167ns (14.396%)  route 18.832ns (85.604%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=2 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[2]/q_reg/Q
                         net (fo=18, routed)          1.861     2.317    vga/p_1_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.124     2.441 f  vga/Red[3]_i_60/O
                         net (fo=1, routed)           0.731     3.172    vga/Red[3]_i_60_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga/Red[3]_i_22/O
                         net (fo=18, routed)          1.022     4.318    vga/Red[3]_i_22_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.442 r  vga/g0_b0_i_325/O
                         net (fo=1, routed)           1.088     5.530    vga/g0_b0_i_325_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  vga/g0_b0_i_226/O
                         net (fo=1, routed)           1.091     6.745    vga/g0_b0_i_226_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  vga/g0_b0_i_124/O
                         net (fo=1, routed)           0.663     7.533    vga/graphics_inst/game_screen/money_font_address[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  vga/g0_b0_i_53/O
                         net (fo=1, routed)           0.753     8.410    vga/g0_b0_i_53_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  vga/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     8.534    vga/g0_b0_i_18_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.748 r  vga/g0_b0_i_4/O
                         net (fo=232, routed)         3.532    12.280    vga/sel[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.323    12.603 f  vga/g19_b0/O
                         net (fo=1, routed)           0.845    13.448    vga/g19_b0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.326    13.774 f  vga/Red[0]_i_34/O
                         net (fo=1, routed)           1.021    14.794    vga/Red[0]_i_34_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.918 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    16.978    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    17.130 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    18.611    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    18.943 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    19.768    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    19.892 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    20.636    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    20.760 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           1.115    21.875    vga/Red[1]_i_3_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I0_O)        0.124    21.999 r  vga/Green[0]_i_1/O
                         net (fo=1, routed)           0.000    21.999    graphics_inst/Green_reg[0]_0
    SLICE_X1Y39          FDRE                                         r  graphics_inst/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.847ns  (logic 3.167ns (14.496%)  route 18.680ns (85.504%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[2]/q_reg/Q
                         net (fo=18, routed)          1.861     2.317    vga/p_1_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.124     2.441 f  vga/Red[3]_i_60/O
                         net (fo=1, routed)           0.731     3.172    vga/Red[3]_i_60_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga/Red[3]_i_22/O
                         net (fo=18, routed)          1.022     4.318    vga/Red[3]_i_22_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.442 r  vga/g0_b0_i_325/O
                         net (fo=1, routed)           1.088     5.530    vga/g0_b0_i_325_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  vga/g0_b0_i_226/O
                         net (fo=1, routed)           1.091     6.745    vga/g0_b0_i_226_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  vga/g0_b0_i_124/O
                         net (fo=1, routed)           0.663     7.533    vga/graphics_inst/game_screen/money_font_address[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  vga/g0_b0_i_53/O
                         net (fo=1, routed)           0.753     8.410    vga/g0_b0_i_53_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  vga/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     8.534    vga/g0_b0_i_18_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.748 r  vga/g0_b0_i_4/O
                         net (fo=232, routed)         3.532    12.280    vga/sel[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.323    12.603 f  vga/g19_b0/O
                         net (fo=1, routed)           0.845    13.448    vga/g19_b0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.326    13.774 f  vga/Red[0]_i_34/O
                         net (fo=1, routed)           1.021    14.794    vga/Red[0]_i_34_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.918 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    16.978    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    17.130 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    18.611    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    18.943 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    19.768    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    19.892 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    20.636    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    20.760 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.963    21.723    vga/Red[1]_i_3_n_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.124    21.847 r  vga/Green[2]_i_1/O
                         net (fo=1, routed)           0.000    21.847    graphics_inst/Green_reg[2]_1[1]
    SLICE_X3Y40          FDRE                                         r  graphics_inst/Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.774ns  (logic 3.167ns (14.545%)  route 18.607ns (85.455%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[2]/q_reg/Q
                         net (fo=18, routed)          1.861     2.317    vga/p_1_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.124     2.441 f  vga/Red[3]_i_60/O
                         net (fo=1, routed)           0.731     3.172    vga/Red[3]_i_60_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga/Red[3]_i_22/O
                         net (fo=18, routed)          1.022     4.318    vga/Red[3]_i_22_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.442 r  vga/g0_b0_i_325/O
                         net (fo=1, routed)           1.088     5.530    vga/g0_b0_i_325_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  vga/g0_b0_i_226/O
                         net (fo=1, routed)           1.091     6.745    vga/g0_b0_i_226_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  vga/g0_b0_i_124/O
                         net (fo=1, routed)           0.663     7.533    vga/graphics_inst/game_screen/money_font_address[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  vga/g0_b0_i_53/O
                         net (fo=1, routed)           0.753     8.410    vga/g0_b0_i_53_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  vga/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     8.534    vga/g0_b0_i_18_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.748 r  vga/g0_b0_i_4/O
                         net (fo=232, routed)         3.532    12.280    vga/sel[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.323    12.603 f  vga/g19_b0/O
                         net (fo=1, routed)           0.845    13.448    vga/g19_b0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.326    13.774 f  vga/Red[0]_i_34/O
                         net (fo=1, routed)           1.021    14.794    vga/Red[0]_i_34_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.918 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    16.978    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    17.130 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    18.611    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    18.943 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    19.768    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    19.892 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    20.636    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    20.760 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.890    21.650    vga/Red[1]_i_3_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.124    21.774 r  vga/Red[1]_i_1/O
                         net (fo=1, routed)           0.000    21.774    graphics_inst/D[1]
    SLICE_X1Y39          FDRE                                         r  graphics_inst/Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.736ns  (logic 3.167ns (14.570%)  route 18.569ns (85.430%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[2]/q_reg/Q
                         net (fo=18, routed)          1.861     2.317    vga/p_1_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.124     2.441 f  vga/Red[3]_i_60/O
                         net (fo=1, routed)           0.731     3.172    vga/Red[3]_i_60_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga/Red[3]_i_22/O
                         net (fo=18, routed)          1.022     4.318    vga/Red[3]_i_22_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.442 r  vga/g0_b0_i_325/O
                         net (fo=1, routed)           1.088     5.530    vga/g0_b0_i_325_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  vga/g0_b0_i_226/O
                         net (fo=1, routed)           1.091     6.745    vga/g0_b0_i_226_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  vga/g0_b0_i_124/O
                         net (fo=1, routed)           0.663     7.533    vga/graphics_inst/game_screen/money_font_address[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  vga/g0_b0_i_53/O
                         net (fo=1, routed)           0.753     8.410    vga/g0_b0_i_53_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  vga/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     8.534    vga/g0_b0_i_18_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.748 r  vga/g0_b0_i_4/O
                         net (fo=232, routed)         3.532    12.280    vga/sel[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.323    12.603 f  vga/g19_b0/O
                         net (fo=1, routed)           0.845    13.448    vga/g19_b0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.326    13.774 f  vga/Red[0]_i_34/O
                         net (fo=1, routed)           1.021    14.794    vga/Red[0]_i_34_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.918 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    16.978    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    17.130 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    18.611    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    18.943 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.967    19.910    vga/Red[3]_i_36_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I1_O)        0.124    20.034 r  vga/Red[3]_i_14/O
                         net (fo=2, routed)           0.656    20.690    vga/Red[3]_i_14_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124    20.814 r  vga/Green[1]_i_3/O
                         net (fo=2, routed)           0.798    21.613    vga/Green[1]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    21.737 r  vga/Green[1]_i_1/O
                         net (fo=1, routed)           0.000    21.737    graphics_inst/Green_reg[2]_1[0]
    SLICE_X3Y43          FDRE                                         r  graphics_inst/Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.543ns  (logic 3.304ns (15.337%)  route 18.239ns (84.663%))
  Logic Levels:           16  (FDRE=1 LUT2=1 LUT4=3 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  button_sync[1]/q_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[1]/q_reg/Q
                         net (fo=18, routed)          2.009     2.465    button_sync[2]/p_0_in
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.124     2.589 r  button_sync[2]/Red[2]_i_16/O
                         net (fo=7, routed)           1.124     3.713    vga/curr_state[0]
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     3.837 f  vga/g0_b0_i_205/O
                         net (fo=2, routed)           1.061     4.898    vga/g0_b0_i_205_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.124     5.022 r  vga/g0_b0_i_113/O
                         net (fo=8, routed)           0.906     5.927    vga/g0_b0_i_113_n_0
    SLICE_X9Y38          LUT2 (Prop_lut2_I1_O)        0.150     6.077 r  vga/g0_b0_i_42/O
                         net (fo=3, routed)           1.173     7.250    vga/g0_b0_i_42_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I2_O)        0.354     7.604 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978     8.582    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332     8.914 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    12.650    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    12.774 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    13.753    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.877 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    14.773    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.897 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    14.897    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    15.138 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    17.173    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    17.471 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    18.142    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    18.266 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    19.215    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    19.339 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.136    20.474    vga/graphics_inst/Start_Green[2]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.149    20.623 r  vga/Red[3]_i_6/O
                         net (fo=2, routed)           0.587    21.211    vga/Start_Red[0]
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.332    21.543 r  vga/Red[3]_i_1/O
                         net (fo=1, routed)           0.000    21.543    graphics_inst/D[3]
    SLICE_X2Y43          FDRE                                         r  graphics_inst/Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.395ns  (logic 3.167ns (14.803%)  route 18.228ns (85.197%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[2]/q_reg/Q
                         net (fo=18, routed)          1.861     2.317    vga/p_1_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.124     2.441 f  vga/Red[3]_i_60/O
                         net (fo=1, routed)           0.731     3.172    vga/Red[3]_i_60_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga/Red[3]_i_22/O
                         net (fo=18, routed)          1.022     4.318    vga/Red[3]_i_22_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.442 r  vga/g0_b0_i_325/O
                         net (fo=1, routed)           1.088     5.530    vga/g0_b0_i_325_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  vga/g0_b0_i_226/O
                         net (fo=1, routed)           1.091     6.745    vga/g0_b0_i_226_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  vga/g0_b0_i_124/O
                         net (fo=1, routed)           0.663     7.533    vga/graphics_inst/game_screen/money_font_address[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  vga/g0_b0_i_53/O
                         net (fo=1, routed)           0.753     8.410    vga/g0_b0_i_53_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  vga/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     8.534    vga/g0_b0_i_18_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.748 r  vga/g0_b0_i_4/O
                         net (fo=232, routed)         3.532    12.280    vga/sel[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.323    12.603 f  vga/g19_b0/O
                         net (fo=1, routed)           0.845    13.448    vga/g19_b0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.326    13.774 f  vga/Red[0]_i_34/O
                         net (fo=1, routed)           1.021    14.794    vga/Red[0]_i_34_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.918 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    16.978    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    17.130 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.189    18.319    vga/Green[1]_i_26_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.332    18.651 f  vga/Red[3]_i_23/O
                         net (fo=2, routed)           0.871    19.522    vga/Red[3]_i_23_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.124    19.646 r  vga/Red[3]_i_8/O
                         net (fo=1, routed)           0.810    20.456    vga/Red[3]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.124    20.580 r  vga/Red[3]_i_3/O
                         net (fo=2, routed)           0.691    21.271    vga/Red[3]_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    21.395 r  vga/Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    21.395    graphics_inst/Blue_reg[1]_0
    SLICE_X2Y43          FDRE                                         r  graphics_inst/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_inst/Green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.341ns  (logic 3.167ns (14.840%)  route 18.174ns (85.160%))
  Logic Levels:           17  (FDRE=1 LUT3=1 LUT5=1 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/q_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  button_sync[2]/q_reg/Q
                         net (fo=18, routed)          1.861     2.317    vga/p_1_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.124     2.441 f  vga/Red[3]_i_60/O
                         net (fo=1, routed)           0.731     3.172    vga/Red[3]_i_60_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga/Red[3]_i_22/O
                         net (fo=18, routed)          1.022     4.318    vga/Red[3]_i_22_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.442 r  vga/g0_b0_i_325/O
                         net (fo=1, routed)           1.088     5.530    vga/g0_b0_i_325_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  vga/g0_b0_i_226/O
                         net (fo=1, routed)           1.091     6.745    vga/g0_b0_i_226_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.869 r  vga/g0_b0_i_124/O
                         net (fo=1, routed)           0.663     7.533    vga/graphics_inst/game_screen/money_font_address[3]
    SLICE_X9Y38          LUT6 (Prop_lut6_I4_O)        0.124     7.657 r  vga/g0_b0_i_53/O
                         net (fo=1, routed)           0.753     8.410    vga/g0_b0_i_53_n_0
    SLICE_X12Y38         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  vga/g0_b0_i_18/O
                         net (fo=1, routed)           0.000     8.534    vga/g0_b0_i_18_n_0
    SLICE_X12Y38         MUXF7 (Prop_muxf7_I1_O)      0.214     8.748 r  vga/g0_b0_i_4/O
                         net (fo=232, routed)         3.532    12.280    vga/sel[3]
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.323    12.603 f  vga/g19_b0/O
                         net (fo=1, routed)           0.845    13.448    vga/g19_b0_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.326    13.774 f  vga/Red[0]_i_34/O
                         net (fo=1, routed)           1.021    14.794    vga/Red[0]_i_34_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I1_O)        0.124    14.918 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    16.978    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    17.130 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    18.611    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    18.943 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    19.768    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    19.892 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    20.636    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    20.760 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.457    21.217    vga/Red[1]_i_3_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124    21.341 r  vga/Green[3]_i_1/O
                         net (fo=1, routed)           0.000    21.341    graphics_inst/Green_reg[3]_0
    SLICE_X3Y40          FDRE                                         r  graphics_inst/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.108ns  (logic 1.325ns (32.261%)  route 2.783ns (67.739%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           2.783     4.108    button_sync[2]/btn_IBUF[0]
    SLICE_X1Y58          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[1]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  button_sync[1]/ff1_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.148     0.276    button_sync[1]/ff1
    SLICE_X0Y53          FDRE                                         r  button_sync[1]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[2]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  button_sync[2]/ff1_reg/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.085     0.213    button_sync[2]/ff1
    SLICE_X1Y58          LUT4 (Prop_lut4_I1_O)        0.099     0.312 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.312    button_sync[2]/q_i_1__1_n_0
    SLICE_X1Y58          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[1]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  button_sync[1]/ff1_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.090     0.218    button_sync[1]/ff1
    SLICE_X0Y53          LUT4 (Prop_lut4_I1_O)        0.099     0.317 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    button_sync[1]/q_i_1__0_n_0
    SLICE_X0Y53          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE                         0.000     0.000 r  button_sync[0]/ff2_reg/C
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     0.222    button_sync[0]/ff2
    SLICE_X2Y49          LUT4 (Prop_lut4_I2_O)        0.098     0.320 r  button_sync[0]/q_i_1/O
                         net (fo=1, routed)           0.000     0.320    button_sync[0]/q_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.080%)  route 0.202ns (58.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE                         0.000     0.000 r  button_sync[0]/ff1_reg/C
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.202     0.343    button_sync[0]/ff1
    SLICE_X2Y49          FDRE                                         r  button_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE                         0.000     0.000 r  button_sync[0]/counter_reg[11]/C
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[0]/counter_reg_n_0_[11]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[0]/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[0]/counter_reg[8]_i_1__2_n_4
    SLICE_X3Y48          FDRE                                         r  button_sync[0]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  button_sync[0]/counter_reg[3]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[0]/counter_reg_n_0_[3]
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[0]/counter_reg[0]_i_3__2/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[0]/counter_reg[0]_i_3__2_n_4
    SLICE_X3Y46          FDRE                                         r  button_sync[0]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[0]/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE                         0.000     0.000 r  button_sync[0]/counter_reg[7]/C
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[0]/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[0]/counter_reg_n_0_[7]
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[0]/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[0]/counter_reg[4]_i_1__2_n_4
    SLICE_X3Y47          FDRE                                         r  button_sync[0]/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[1]/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  button_sync[1]/counter_reg[11]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[1]/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[1]/counter_reg_n_0_[11]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[1]/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[1]/counter_reg[8]_i_1__1_n_4
    SLICE_X1Y56          FDRE                                         r  button_sync[1]/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_sync[1]/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  button_sync[1]/counter_reg[3]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_sync[1]/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    button_sync[1]/counter_reg_n_0_[3]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  button_sync[1]/counter_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     0.357    button_sync[1]/counter_reg[0]_i_3__1_n_4
    SLICE_X1Y54          FDRE                                         r  button_sync[1]/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.679ns  (logic 12.981ns (31.911%)  route 27.698ns (68.089%))
  Logic Levels:           28  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    34.055    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    34.179 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    35.074    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.198 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    35.198    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    35.439 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    37.475    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    37.773 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    38.443    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    38.567 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    39.516    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    39.640 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.136    40.776    vga/graphics_inst/Start_Green[2]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.149    40.925 r  vga/Red[3]_i_6/O
                         net (fo=2, routed)           1.060    41.985    button_sync[0]/Start_Red[0]
    SLICE_X0Y40          LUT6 (Prop_lut6_I1_O)        0.332    42.317 r  button_sync[0]/Red[2]_i_1/O
                         net (fo=1, routed)           0.000    42.317    graphics_inst/D[2]
    SLICE_X0Y40          FDRE                                         r  graphics_inst/Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.671ns  (logic 12.981ns (31.917%)  route 27.690ns (68.083%))
  Logic Levels:           28  (CARRY4=9 DSP48E1=2 LUT2=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    34.055    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    34.179 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    35.074    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.198 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    35.198    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    35.439 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    37.475    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    37.773 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    38.443    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    38.567 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    39.516    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    39.640 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.488    41.128    vga/graphics_inst/Start_Green[2]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.149    41.277 f  vga/Red[1]_i_5/O
                         net (fo=2, routed)           0.701    41.978    vga/Red[1]_i_5_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I2_O)        0.332    42.310 r  vga/Red[0]_i_1/O
                         net (fo=1, routed)           0.000    42.310    graphics_inst/D[0]
    SLICE_X1Y40          FDRE                                         r  graphics_inst/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.472ns  (logic 12.569ns (31.056%)  route 27.903ns (68.944%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           1.108    34.183    vga/g10_b7_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.124    34.307 f  vga/Red[0]_i_35/O
                         net (fo=1, routed)           0.599    34.906    vga/Red[0]_i_35_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.124    35.030 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    37.090    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    37.242 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    38.722    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    39.055 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    39.880    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    40.004 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    40.748    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    40.872 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           1.115    41.987    vga/Red[1]_i_3_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I0_O)        0.124    42.111 r  vga/Green[0]_i_1/O
                         net (fo=1, routed)           0.000    42.111    graphics_inst/Green_reg[0]_0
    SLICE_X1Y39          FDRE                                         r  graphics_inst/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.321ns  (logic 12.569ns (31.173%)  route 27.752ns (68.827%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           1.108    34.183    vga/g10_b7_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.124    34.307 f  vga/Red[0]_i_35/O
                         net (fo=1, routed)           0.599    34.906    vga/Red[0]_i_35_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.124    35.030 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    37.090    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    37.242 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    38.722    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    39.055 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    39.880    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    40.004 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    40.748    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    40.872 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.963    41.835    vga/Red[1]_i_3_n_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.124    41.959 r  vga/Green[2]_i_1/O
                         net (fo=1, routed)           0.000    41.959    graphics_inst/Green_reg[2]_1[1]
    SLICE_X3Y40          FDRE                                         r  graphics_inst/Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.289ns  (logic 12.981ns (32.220%)  route 27.308ns (67.780%))
  Logic Levels:           28  (CARRY4=9 DSP48E1=2 LUT2=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    34.055    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    34.179 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    35.074    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.198 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    35.198    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    35.439 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    37.475    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    37.773 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    38.443    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    38.567 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    39.516    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    39.640 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.488    41.128    vga/graphics_inst/Start_Green[2]
    SLICE_X1Y40          LUT2 (Prop_lut2_I0_O)        0.149    41.277 f  vga/Red[1]_i_5/O
                         net (fo=2, routed)           0.319    41.595    vga/Red[1]_i_5_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.332    41.927 r  vga/Red[1]_i_1/O
                         net (fo=1, routed)           0.000    41.927    graphics_inst/D[1]
    SLICE_X1Y39          FDRE                                         r  graphics_inst/Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.210ns  (logic 12.569ns (31.259%)  route 27.641ns (68.741%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           1.108    34.183    vga/g10_b7_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.124    34.307 f  vga/Red[0]_i_35/O
                         net (fo=1, routed)           0.599    34.906    vga/Red[0]_i_35_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.124    35.030 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    37.090    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    37.242 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    38.722    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    39.055 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.967    40.022    vga/Red[3]_i_36_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I1_O)        0.124    40.146 r  vga/Red[3]_i_14/O
                         net (fo=2, routed)           0.656    40.802    vga/Red[3]_i_14_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124    40.926 r  vga/Green[1]_i_3/O
                         net (fo=2, routed)           0.798    41.724    vga/Green[1]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    41.848 r  vga/Green[1]_i_1/O
                         net (fo=1, routed)           0.000    41.848    graphics_inst/Green_reg[2]_1[0]
    SLICE_X3Y43          FDRE                                         r  graphics_inst/Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.206ns  (logic 12.981ns (32.286%)  route 27.225ns (67.714%))
  Logic Levels:           28  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           0.980    34.055    vga/g10_b7_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.124    34.179 f  vga/Red[0]_i_111/O
                         net (fo=1, routed)           0.896    35.074    vga/Red[0]_i_111_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.124    35.198 f  vga/Red[0]_i_43/O
                         net (fo=1, routed)           0.000    35.198    vga/Red[0]_i_43_n_0
    SLICE_X10Y46         MUXF7 (Prop_muxf7_I0_O)      0.241    35.439 f  vga/Red_reg[0]_i_16/O
                         net (fo=14, routed)          2.035    37.475    vga/graphics_inst/font_data[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.298    37.773 r  vga/Green[1]_i_12/O
                         net (fo=1, routed)           0.670    38.443    vga/Green[1]_i_12_n_0
    SLICE_X4Y40          LUT4 (Prop_lut4_I1_O)        0.124    38.567 r  vga/Green[1]_i_4/O
                         net (fo=1, routed)           0.949    39.516    vga/Green[1]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.124    39.640 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           1.136    40.776    vga/graphics_inst/Start_Green[2]
    SLICE_X3Y40          LUT4 (Prop_lut4_I3_O)        0.149    40.925 r  vga/Red[3]_i_6/O
                         net (fo=2, routed)           0.587    41.512    vga/Start_Red[0]
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.332    41.844 r  vga/Red[3]_i_1/O
                         net (fo=1, routed)           0.000    41.844    graphics_inst/D[3]
    SLICE_X2Y43          FDRE                                         r  graphics_inst/Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.868ns  (logic 12.569ns (31.526%)  route 27.299ns (68.474%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           1.108    34.183    vga/g10_b7_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.124    34.307 f  vga/Red[0]_i_35/O
                         net (fo=1, routed)           0.599    34.906    vga/Red[0]_i_35_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.124    35.030 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    37.090    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    37.242 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.189    38.431    vga/Green[1]_i_26_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I3_O)        0.332    38.763 f  vga/Red[3]_i_23/O
                         net (fo=2, routed)           0.871    39.633    vga/Red[3]_i_23_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.124    39.757 r  vga/Red[3]_i_8/O
                         net (fo=1, routed)           0.810    40.568    vga/Red[3]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.124    40.692 r  vga/Red[3]_i_3/O
                         net (fo=2, routed)           0.691    41.383    vga/Red[3]_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    41.507 r  vga/Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    41.507    graphics_inst/Blue_reg[1]_0
    SLICE_X2Y43          FDRE                                         r  graphics_inst/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.815ns  (logic 12.569ns (31.569%)  route 27.246ns (68.431%))
  Logic Levels:           27  (CARRY4=9 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.638     1.638    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.456     2.094 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         6.274     8.368    vga/Q[1]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.024 r  vga/text_on3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.024    vga/text_on3__2_i_3_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  vga/text_on3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.138    vga/text_on3__2_i_2_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.472 r  vga/text_on3__2_i_1/O[1]
                         net (fo=64, routed)          1.998    11.470    graphics_inst/game_screen/money/text_on3__3_0[10]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    15.685 r  graphics_inst/game_screen/money/text_on3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.687    graphics_inst/game_screen/money/text_on3__3_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.205 r  graphics_inst/game_screen/money/text_on3__4/P[1]
                         net (fo=2, routed)           1.032    18.237    graphics_inst/game_screen/money/text_on3__4_n_104
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124    18.361 r  graphics_inst/game_screen/money/Red[3]_i_144/O
                         net (fo=1, routed)           0.000    18.361    graphics_inst/game_screen/money/Red[3]_i_144_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.741 r  graphics_inst/game_screen/money/Red_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000    18.741    graphics_inst/game_screen/money/Red_reg[3]_i_114_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.064 r  graphics_inst/game_screen/money/Red_reg[3]_i_109/O[1]
                         net (fo=2, routed)           0.960    20.024    graphics_inst_n_67
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.306    20.330 r  Red[3]_i_112/O
                         net (fo=1, routed)           0.000    20.330    graphics_inst/game_screen/money/Red[3]_i_65[1]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.880 r  graphics_inst/game_screen/money/Red_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000    20.880    graphics_inst/game_screen/money/Red_reg[3]_i_88_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.994 r  graphics_inst/game_screen/money/Red_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    20.994    graphics_inst/game_screen/money/Red_reg[3]_i_67_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.328 f  graphics_inst/game_screen/money/Red_reg[3]_i_25/O[1]
                         net (fo=1, routed)           0.815    22.143    graphics_inst/money/dist_sq[29]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.303    22.446 r  graphics_inst/Red[3]_i_27/O
                         net (fo=1, routed)           0.000    22.446    graphics_inst/Red[3]_i_27_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    23.020 r  graphics_inst/Red_reg[3]_i_9/CO[2]
                         net (fo=5, routed)           1.374    24.394    vga/Blue_reg[1][0]
    SLICE_X9Y41          LUT5 (Prop_lut5_I2_O)        0.310    24.704 r  vga/Red[3]_i_34/O
                         net (fo=12, routed)          1.611    26.315    vga/Red[3]_i_34_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124    26.439 f  vga/g0_b0_i_108/O
                         net (fo=1, routed)           0.614    27.053    vga/graphics_inst/game_screen/money_font_address[1]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.124    27.177 f  vga/g0_b0_i_40/O
                         net (fo=1, routed)           0.579    27.756    vga/g0_b0_i_40_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.150    27.906 r  vga/g0_b0_i_14/O
                         net (fo=1, routed)           0.978    28.884    vga/g0_b0_i_14_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I5_O)        0.332    29.216 f  vga/g0_b0_i_2/O
                         net (fo=232, routed)         3.736    32.951    vga/sel[1]
    SLICE_X12Y50         LUT6 (Prop_lut6_I1_O)        0.124    33.075 f  vga/g10_b7/O
                         net (fo=2, routed)           1.108    34.183    vga/g10_b7_n_0
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.124    34.307 f  vga/Red[0]_i_35/O
                         net (fo=1, routed)           0.599    34.906    vga/Red[0]_i_35_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.124    35.030 f  vga/Red[0]_i_12/O
                         net (fo=14, routed)          2.060    37.090    vga/graphics_inst/font_data[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.152    37.242 f  vga/Green[1]_i_26/O
                         net (fo=10, routed)          1.481    38.722    vga/Green[1]_i_26_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.332    39.055 r  vga/Red[3]_i_36/O
                         net (fo=3, routed)           0.825    39.880    vga/Red[3]_i_36_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    40.004 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.744    40.748    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124    40.872 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.457    41.329    vga/Red[1]_i_3_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124    41.453 r  vga/Green[3]_i_1/O
                         net (fo=1, routed)           0.000    41.453    graphics_inst/Green_reg[3]_0
    SLICE_X3Y40          FDRE                                         r  graphics_inst/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.276ns (32.276%)  route 0.579ns (67.724%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.349     1.083    vga/Q[2]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.128 r  vga/Red[3]_i_13/O
                         net (fo=5, routed)           0.131     1.259    vga/Red[3]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.304 r  vga/Red[3]_i_5/O
                         net (fo=1, routed)           0.099     1.403    vga/Red[3]_i_5_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.448 r  vga/Red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.448    graphics_inst/D[3]
    SLICE_X2Y43          FDRE                                         r  graphics_inst/Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.276ns (31.891%)  route 0.589ns (68.109%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.349     1.083    vga/Q[2]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.128 r  vga/Red[3]_i_13/O
                         net (fo=5, routed)           0.130     1.258    vga/Red[3]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.303 r  vga/Green[1]_i_3/O
                         net (fo=2, routed)           0.110     1.413    vga/Green[1]_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.458 r  vga/Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.458    graphics_inst/Blue_reg[1]_0
    SLICE_X2Y43          FDRE                                         r  graphics_inst/Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.276ns (28.754%)  route 0.684ns (71.246%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.595     0.595    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     0.736 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         0.333     1.069    vga/Q[1]
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.114 f  vga/Green[1]_i_6/O
                         net (fo=1, routed)           0.135     1.249    vga/Green[1]_i_6_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.045     1.294 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           0.216     1.509    vga/graphics_inst/Start_Green[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.554 r  vga/Green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.554    graphics_inst/Green_reg[2]_1[0]
    SLICE_X3Y43          FDRE                                         r  graphics_inst/Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.276ns (25.590%)  route 0.803ns (74.410%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.379     1.113    vga/Q[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.158 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.282     1.440    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.485 r  vga/Red[0]_i_4/O
                         net (fo=1, routed)           0.142     1.626    vga/Red[0]_i_4_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.045     1.671 r  vga/Red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.671    graphics_inst/D[0]
    SLICE_X1Y40          FDRE                                         r  graphics_inst/Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.276ns (25.247%)  route 0.817ns (74.753%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.379     1.113    vga/Q[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.158 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.273     1.430    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.475 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.165     1.641    vga/Red[1]_i_3_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.045     1.686 r  vga/Green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.686    graphics_inst/Green_reg[3]_0
    SLICE_X3Y40          FDRE                                         r  graphics_inst/Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.140ns  (logic 0.276ns (24.201%)  route 0.864ns (75.799%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.595     0.595    vga/clk_out1
    SLICE_X3Y44          FDCE                                         r  vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     0.736 r  vga/hc_reg[1]/Q
                         net (fo=157, routed)         0.333     1.069    vga/Q[1]
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.114 f  vga/Green[1]_i_6/O
                         net (fo=1, routed)           0.135     1.249    vga/Green[1]_i_6_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.045     1.294 r  vga/Green[1]_i_2/O
                         net (fo=7, routed)           0.396     1.690    vga/graphics_inst/Start_Green[2]
    SLICE_X1Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.735 r  vga/Green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    graphics_inst/Green_reg[0]_0
    SLICE_X1Y39          FDRE                                         r  graphics_inst/Green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.188ns  (logic 0.276ns (23.231%)  route 0.912ns (76.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.379     1.113    vga/Q[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.158 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.194     1.352    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.397 r  vga/Red[2]_i_4/O
                         net (fo=1, routed)           0.339     1.736    button_sync[0]/Red_reg[2]_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  button_sync[0]/Red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    graphics_inst/D[2]
    SLICE_X0Y40          FDRE                                         r  graphics_inst/Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.231ns  (logic 0.276ns (22.428%)  route 0.955ns (77.572%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.379     1.113    vga/Q[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.158 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.273     1.430    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.475 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.303     1.778    vga/Red[1]_i_3_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  vga/Red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    graphics_inst/D[1]
    SLICE_X1Y39          FDRE                                         r  graphics_inst/Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            graphics_inst/Green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 0.276ns (21.849%)  route 0.987ns (78.151%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.593     0.593    vga/clk_out1
    SLICE_X5Y45          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.734 r  vga/hc_reg[2]/Q
                         net (fo=189, routed)         0.379     1.113    vga/Q[2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.158 f  vga/Red[3]_i_12/O
                         net (fo=5, routed)           0.273     1.430    vga/Red[3]_i_12_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.045     1.475 f  vga/Red[1]_i_3/O
                         net (fo=4, routed)           0.335     1.811    vga/Red[1]_i_3_n_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  vga/Green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    graphics_inst/Green_reg[2]_1[1]
    SLICE_X3Y40          FDRE                                         r  graphics_inst/Green_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.575     6.575    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.489ns  (logic 1.464ns (13.952%)  route 9.026ns (86.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.670    10.489    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y24          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y24          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.489ns  (logic 1.464ns (13.952%)  route 9.026ns (86.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.670    10.489    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.351ns  (logic 1.464ns (14.139%)  route 8.887ns (85.861%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.532    10.351    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y23          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.504     1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y23          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.203ns  (logic 1.464ns (14.344%)  route 8.739ns (85.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.383    10.203    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y22          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.505     1.505    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y22          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.192ns  (logic 1.464ns (14.359%)  route 8.729ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.373    10.192    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.192ns  (logic 1.464ns (14.359%)  route 8.729ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.373    10.192    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.192ns  (logic 1.464ns (14.359%)  route 8.729ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.373    10.192    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.192ns  (logic 1.464ns (14.359%)  route 8.729ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.373    10.192    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.502     1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.058ns  (logic 1.464ns (14.550%)  route 8.595ns (85.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.239    10.058    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.504     1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.058ns  (logic 1.464ns (14.550%)  route 8.595ns (85.450%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 f  reset_rtl_0_IBUF_inst/O
                         net (fo=31, routed)          5.356     6.695    vga_to_hdmi/inst/encr/rst
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.819 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.239    10.058    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         1.504     1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_inst/Red_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.517%)  route 0.280ns (66.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  graphics_inst/Red_reg[1]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Red_reg[1]/Q
                         net (fo=1, routed)           0.280     0.421    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Red_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.167%)  route 0.326ns (69.833%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  graphics_inst/Red_reg[0]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Red_reg[0]/Q
                         net (fo=1, routed)           0.326     0.467    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Red_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.804%)  route 0.332ns (70.196%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  graphics_inst/Red_reg[2]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Red_reg[2]/Q
                         net (fo=1, routed)           0.332     0.473    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.258%)  route 0.344ns (67.742%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE                         0.000     0.000 r  graphics_inst/Red_reg[3]/C
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  graphics_inst/Red_reg[3]/Q
                         net (fo=1, routed)           0.344     0.508    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y28          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Green_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.102%)  route 0.399ns (73.898%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  graphics_inst/Green_reg[2]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Green_reg[2]/Q
                         net (fo=1, routed)           0.399     0.540    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Green_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.725%)  route 0.453ns (76.275%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  graphics_inst/Green_reg[0]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Green_reg[0]/Q
                         net (fo=2, routed)           0.453     0.594    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X2Y19          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.856     0.856    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y19          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Green_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.645%)  route 0.455ns (76.355%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  graphics_inst/Green_reg[0]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Green_reg[0]/Q
                         net (fo=2, routed)           0.455     0.596    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Green_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.141ns (23.021%)  route 0.471ns (76.979%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  graphics_inst/Green_reg[3]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Green_reg[3]/Q
                         net (fo=3, routed)           0.471     0.612    vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X2Y19          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.856     0.856    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y19          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Green_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.582%)  route 0.483ns (77.418%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  graphics_inst/Green_reg[1]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Green_reg[1]/Q
                         net (fo=1, routed)           0.483     0.624    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 graphics_inst/Green_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.679%)  route 0.509ns (78.321%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  graphics_inst/Green_reg[3]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_inst/Green_reg[3]/Q
                         net (fo=3, routed)           0.509     0.650    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=153, routed)         0.854     0.854    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X2Y21          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK





