Checking out license 'RTL_Compiler_Ultra'... (1 second elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Reading GUI preferences file '/home/aseemg/.cadence/rc.gui'.
Finished loading tool scripts (13 seconds elapsed)

                                                       Cadence Encounter(R) RTL Compiler
                                          Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 1059 days old.
         Visit downloads.cadence.com for the latest release of RC.


===============================================================================================================================================
                                                 Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
===============================================================================================================================================

Sourcing './syn.tcl' (Fri May 17 18:10:44 -0400 2019)...

  Message Summary for Library /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb013ghp_220a/tcb013ghplt.lib:
  *********************************************************************************************************************************************************
  Could not find an attribute in the library. [LBR-436]: 915
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *********************************************************************************************************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, -40.000000) in library 'tcb013ghplt.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64' must have an output pin.
  Setting attribute of root '/': 'library' = /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb013ghp_220a/tcb013ghplt.lib

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'METAL8' [line 462 in file /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tsmc013gFsg_8lm.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'METAL1' [line 86 in file /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tsmc013gFsg_8lm.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'METAL3' [line 194 in file /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tsmc013gFsg_8lm.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'METAL5' [line 302 in file /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tsmc013gFsg_8lm.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'METAL7' [line 410 in file /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tsmc013gFsg_8lm.lef]
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcb013ghplt.lib', Total cells: 747, Unusable cells: 37.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKBXD20 CKBXD24 ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'lef_library' = /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tsmc013gFsg_8lm.lef /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/lef/tcb013ghp.lef

  According to cap_table_file, there are total 8 routing layers [ V(4) / H(4) ]

  Setting attribute of root '/': 'cap_table_file' = /home/slac_designs/PPA/cryo_v2.0/tsmc130mm/TSMCHOME/digital/Back_End/lef/tcb013ghp_211a/techfiles/t013s8mg_fsg_v2.0b.cap
  Setting attribute of root '/': 'operating_conditions' = LTCOM
Info    : Found unusable library cells. [LBR-415]
        : Library: 'tcb013ghplt.lib', Total cells: 747, Unusable cells: 37.
	List of unusable cells: 'ANTENNA BHD BUFFD20 BUFFD24 BUFTD20 BUFTD24 CKBD20 CKBD24 CKBXD20 CKBXD24 ... and others.'
Info    : Found unusable library cells. [LBR-415]
        : Library: 'physical_cells', Total cells: 7, Unusable cells: 7.
	List of unusable cells: 'FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 .'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ssp_enc12b14b_ext' from file '../../src/ssp12b14benc/ssp_enc12b14b_ext.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'ssp_enc12b14b_ext'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'SspEncoder12b14b'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'SspEncoder12b14b' with default parameters value.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'SspFramer'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'r[eof]' in module 'SspFramer_RST_POLARITY_G0_RST_ASYNC_G1_AUTO_FRAME_G1_FLOW_CTRL_EN_G0_WORD_SIZE_G12_K_SIZE_G1_SSP_IDLE_CODE_G1528_11_downto_0_SSP_IDLE_K_G1_0_to_0_SSP_SOF_CODE_G120_11_downto_0_SSP_SOF_K_G1_0_to_0_SSP_EOF_CODE_G248_11_downto_0_SSP_EOF_K_G1_0_to_0' in file '../../src/ssp12b14benc/SspFramer.vhd' on line 152.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use 'set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'r[eofLast]' in module 'SspFramer_RST_POLARITY_G0_RST_ASYNC_G1_AUTO_FRAME_G1_FLOW_CTRL_EN_G0_WORD_SIZE_G12_K_SIZE_G1_SSP_IDLE_CODE_G1528_11_downto_0_SSP_IDLE_K_G1_0_to_0_SSP_SOF_CODE_G120_11_downto_0_SSP_SOF_K_G1_0_to_0_SSP_EOF_CODE_G248_11_downto_0_SSP_EOF_K_G1_0_to_0' in file '../../src/ssp12b14benc/SspFramer.vhd' on line 152.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'r[readyIn]' in module 'SspFramer_RST_POLARITY_G0_RST_ASYNC_G1_AUTO_FRAME_G1_FLOW_CTRL_EN_G0_WORD_SIZE_G12_K_SIZE_G1_SSP_IDLE_CODE_G1528_11_downto_0_SSP_IDLE_K_G1_0_to_0_SSP_SOF_CODE_G120_11_downto_0_SSP_SOF_K_G1_0_to_0_SSP_EOF_CODE_G248_11_downto_0_SSP_EOF_K_G1_0_to_0' in file '../../src/ssp12b14benc/SspFramer.vhd' on line 152.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'Encoder12b14b'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'Encoder12b14b_RST_POLARITY_G0_RST_ASYNC_G1_DEBUG_DISP_G0_FLOW_CTRL_EN_G0_code12b14bpkg_disparityControl_compliment_0_code12b14bpkg' in file '../../src/ssp12b14benc/Encoder12b14b.vhd' on line 88.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'r[readyIn]' in module 'Encoder12b14b_RST_POLARITY_G0_RST_ASYNC_G1_DEBUG_DISP_G0_FLOW_CTRL_EN_G0' in file '../../src/ssp12b14benc/Encoder12b14b.vhd' on line 111.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ssp_enc12b14b_ext'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.68 ohm (from cap_table_file)
Site size           : 4.15 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         1.00        0.000271  
M2              V         1.00        0.000282  
M3              H         1.00        0.000282  
M4              V         1.00        0.000282  
M5              H         1.00        0.000282  
M6              V         1.00        0.000282  
M7              H         1.00        0.000281  
M8              V         1.00        0.000312  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         1.00         0.617500  
M2              V         1.00         0.313500  
M3              H         1.00         0.313500  
M4              V         1.00         0.313500  
M5              H         1.00         0.313500  
M6              V         1.00         0.313500  
M7              H         1.00         0.313500  
M8              V         1.00         0.062000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
METAL1          H         1.00         0.160000  
METAL2          V         1.00         0.200000  
METAL3          H         1.00         0.200000  
METAL4          V         1.00         0.200000  
METAL5          H         1.00         0.200000  
METAL6          V         1.00         0.200000  
METAL7          H         1.00         0.200000  
METAL8          V         1.00         0.400000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ssp_enc12b14b_ext' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'ssp_enc12b14b_ext' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'Encoder12b14b_RST_POLARITY_G0_RST_ASYNC_G1_DEBUG_DISP_G0_FLOW_CTRL_EN_G0' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'Encoder12b14b_RST_POLARITY_G0_RST_ASYNC_G1_DEBUG_DISP_G0_FLOW_CTRL_EN_G0'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 16 carry-save groups in module 'Encoder12b14b_RST_POLARITY_G0_RST_ASYNC_G1_DEBUG_DISP_G0_FLOW_CTRL_EN_G0'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'ssp_enc12b14b_ext' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'ssp_enc12b14b_ext'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'ssp_enc12b14b_ext'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'ssp_enc12b14b_ext'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ssp_enc12b14b_ext' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'ssp_enc12b14b_ext' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 80 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:   299 ps
Target path end-point (Pin: U_SspEncoder12b14b/Encoder12b14b_1/r_reg[dispOut][0]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 80 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                12887        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
         clk_i               299     5805    10000 

 
Global incremental target info
==============================
Cost Group 'clk_i' target slack:   200 ps
Target path end-point (Pin: U_SspEncoder12b14b/Encoder12b14b_1/r_reg[dispOut][0]/D (DFCNQD2/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               12713        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
         clk_i               200     5751    10000 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'ssp_enc12b14b_ext' in file 'fv/ssp_enc12b14b_ext/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ssp_enc12b14b_ext'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ssp_enc12b14b_ext' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 12713        0         0         0        0
 const_prop                12686        0         0         0        0
 simp_cc_inputs            12680        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                12680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  12680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  12680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 12680        0         0         0        0
 rem_buf                   12661        0         0         0        0
 merge_bi                  12653        0         0         0        0
 rem_inv_qb                12650        0         0         0        0
 io_phase                  12649        0         0         0        0
 gate_comp                 12633        0         0         0        0
 glob_area                 12621        0         0         0        0
 area_down                 12601        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         2  (        2 /        2 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         3  (        2 /        2 )  0.01
        io_phase         5  (        1 /        1 )  0.01
       gate_comp         4  (        2 /        2 )  0.08
       gcomp_mog         0  (        0 /        0 )  0.09
       glob_area        40  (        4 /       40 )  0.06
       area_down        17  (        4 /        4 )  0.08
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                12601        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  12601        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 12601        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         4  (        0 /        0 )  0.01
       gate_comp         2  (        0 /        0 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.08
       glob_area        40  (        0 /       40 )  0.05
       area_down        15  (        0 /        0 )  0.06
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ssp_enc12b14b_ext'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ssp_enc12b14b_ext'.
        : Use 'report timing -lint' for more information.
Exporting design data for 'ssp_enc12b14b_ext' to rc_enc_des/rc...
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.
No loop breaker instances found (cdn_loop_breaker).
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : File has been generated. [MM_FE-53]
        : File name is: 'rc_enc_des/rc.mmode.tcl'.
** To load the database source rc_enc_des/rc.enc_setup.tcl in an Encounter session.
** To load the database source rc_enc_des/rc.rc_setup.tcl in an RTL Compiler session.
Finished exporting design data for 'ssp_enc12b14b_ext' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
rc:/designs/ssp_enc12b14b_ext> exi tError   : One of the following options must be specified. [TUI-14] [external_delay]
        : The options are: '-input', and '-output'.
        : At least one option must be specified.
  external_delay: specifies delay that is outside the design 

Usage: external_delay  ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> ) [-mode <mode>] [-clock <clock>+]
           [ -edge_rise |
             -edge_fall ] [-level_sensitive] [-accumulate] [-name <string>] <pin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>+]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|port>+:
        object(s) 
1
rc:/designs/ssp_enc12b14b_ext> exitNormal exit.