// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed Mar 10 10:06:22 2021
// Host        : 350D running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_PS_Interface_TOP_0_0_stub.v
// Design      : design_1_PS_Interface_TOP_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "PS_Interface_TOP,Vivado 2020.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(adc_0, adc_1, adc_2, adc_3, adc_4, adc_5, adc_6, adc_7, 
  adc_8, adc_9, adc_10, adc_11, adc_12, adc_13, adc_14, adc_15, adc_16, adc_17, adc_18, adc_19, adc_20, 
  adc_21, adc_22, adc_23, adc_24, adc_25, adc_26, adc_27, adc_28, adc_29, adc_30, adc_31, adc_32, adc_33, 
  adc_34, adc_35, adc_36, adc_37, adc_38, adc_39, adc_40, adc_41, adc_42, adc_43, adc_44, adc_45, adc_46, 
  adc_47, clk, PS_IN, PS_OUT, toMod1, toMod2)
/* synthesis syn_black_box black_box_pad_pin="adc_0[13:0],adc_1[13:0],adc_2[13:0],adc_3[13:0],adc_4[13:0],adc_5[13:0],adc_6[13:0],adc_7[13:0],adc_8[13:0],adc_9[13:0],adc_10[13:0],adc_11[13:0],adc_12[13:0],adc_13[13:0],adc_14[13:0],adc_15[13:0],adc_16[13:0],adc_17[13:0],adc_18[13:0],adc_19[13:0],adc_20[13:0],adc_21[13:0],adc_22[13:0],adc_23[13:0],adc_24[13:0],adc_25[13:0],adc_26[13:0],adc_27[13:0],adc_28[13:0],adc_29[13:0],adc_30[13:0],adc_31[13:0],adc_32[13:0],adc_33[13:0],adc_34[13:0],adc_35[13:0],adc_36[13:0],adc_37[13:0],adc_38[13:0],adc_39[13:0],adc_40[13:0],adc_41[13:0],adc_42[13:0],adc_43[13:0],adc_44[13:0],adc_45[13:0],adc_46[13:0],adc_47[13:0],clk,PS_IN[63:0],PS_OUT[63:0],toMod1[31:0],toMod2[31:0]" */;
  input [13:0]adc_0;
  input [13:0]adc_1;
  input [13:0]adc_2;
  input [13:0]adc_3;
  input [13:0]adc_4;
  input [13:0]adc_5;
  input [13:0]adc_6;
  input [13:0]adc_7;
  input [13:0]adc_8;
  input [13:0]adc_9;
  input [13:0]adc_10;
  input [13:0]adc_11;
  input [13:0]adc_12;
  input [13:0]adc_13;
  input [13:0]adc_14;
  input [13:0]adc_15;
  input [13:0]adc_16;
  input [13:0]adc_17;
  input [13:0]adc_18;
  input [13:0]adc_19;
  input [13:0]adc_20;
  input [13:0]adc_21;
  input [13:0]adc_22;
  input [13:0]adc_23;
  input [13:0]adc_24;
  input [13:0]adc_25;
  input [13:0]adc_26;
  input [13:0]adc_27;
  input [13:0]adc_28;
  input [13:0]adc_29;
  input [13:0]adc_30;
  input [13:0]adc_31;
  input [13:0]adc_32;
  input [13:0]adc_33;
  input [13:0]adc_34;
  input [13:0]adc_35;
  input [13:0]adc_36;
  input [13:0]adc_37;
  input [13:0]adc_38;
  input [13:0]adc_39;
  input [13:0]adc_40;
  input [13:0]adc_41;
  input [13:0]adc_42;
  input [13:0]adc_43;
  input [13:0]adc_44;
  input [13:0]adc_45;
  input [13:0]adc_46;
  input [13:0]adc_47;
  input clk;
  output [63:0]PS_IN;
  input [63:0]PS_OUT;
  output [31:0]toMod1;
  output [31:0]toMod2;
endmodule
