

================================================================
== Vivado HLS Report for 'CMFfixMult2'
================================================================
* Date:           Sun Aug 16 11:54:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMFfixmult2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.180|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %EntradaA1_V), !map !63"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %EntradaA2_V), !map !69"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %SaidaA1_V), !map !73"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %SaidaA2_V), !map !79"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %SaidaB1_V), !map !83"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @CMFfixMult2_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%EntradaA2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %EntradaA2_V)" [CMFfixmult2.cpp:8]   --->   Operation 8 'read' 'EntradaA2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%EntradaA1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %EntradaA1_V)" [CMFfixmult2.cpp:8]   --->   Operation 9 'read' 'EntradaA1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_V_cast = sext i18 %EntradaA1_V_read to i30" [CMFfixmult2.cpp:14]   --->   Operation 10 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_cast = sext i18 %EntradaA2_V_read to i30" [CMFfixmult2.cpp:14]   --->   Operation 11 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V = mul i30 %tmp_cast, %r_V_cast" [CMFfixmult2.cpp:14]   --->   Operation 12 'mul' 'r_V' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_PartSelect.i18.i30.i32.i32(i30 %r_V, i32 12, i32 29)" [CMFfixmult2.cpp:14]   --->   Operation 13 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %SaidaA1_V, i18 %tmp_3)" [CMFfixmult2.cpp:14]   --->   Operation 14 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %SaidaA2_V, i18 %tmp_3)" [CMFfixmult2.cpp:15]   --->   Operation 15 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i9P(i9* %SaidaB1_V, i9 -159)" [CMFfixmult2.cpp:17]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [CMFfixmult2.cpp:19]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ EntradaA1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EntradaA2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SaidaA1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ SaidaA2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ SaidaB1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2       (specbitsmap  ) [ 00]
StgValue_3       (specbitsmap  ) [ 00]
StgValue_4       (specbitsmap  ) [ 00]
StgValue_5       (specbitsmap  ) [ 00]
StgValue_6       (specbitsmap  ) [ 00]
StgValue_7       (spectopmodule) [ 00]
EntradaA2_V_read (read         ) [ 00]
EntradaA1_V_read (read         ) [ 00]
r_V_cast         (sext         ) [ 00]
tmp_cast         (sext         ) [ 00]
r_V              (mul          ) [ 00]
tmp_3            (partselect   ) [ 00]
StgValue_14      (write        ) [ 00]
StgValue_15      (write        ) [ 00]
StgValue_16      (write        ) [ 00]
StgValue_17      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="EntradaA1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntradaA1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="EntradaA2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntradaA2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SaidaA1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaidaA1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SaidaA2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaidaA2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="SaidaB1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaidaB1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMFfixMult2_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i9P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="EntradaA2_V_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="18" slack="0"/>
<pin id="32" dir="0" index="1" bw="18" slack="0"/>
<pin id="33" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EntradaA2_V_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="EntradaA1_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="18" slack="0"/>
<pin id="38" dir="0" index="1" bw="18" slack="0"/>
<pin id="39" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EntradaA1_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="StgValue_14_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="18" slack="0"/>
<pin id="45" dir="0" index="2" bw="18" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="StgValue_15_write_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="0" slack="0"/>
<pin id="51" dir="0" index="1" bw="18" slack="0"/>
<pin id="52" dir="0" index="2" bw="18" slack="0"/>
<pin id="53" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_16_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="9" slack="0"/>
<pin id="59" dir="0" index="2" bw="9" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="r_V_cast_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="18" slack="0"/>
<pin id="70" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="30" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="83" class="1007" name="r_V_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="18" slack="0"/>
<pin id="85" dir="0" index="1" bw="18" slack="0"/>
<pin id="86" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="16" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="36" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="81"><net_src comp="72" pin="4"/><net_sink comp="42" pin=2"/></net>

<net id="82"><net_src comp="72" pin="4"/><net_sink comp="49" pin=2"/></net>

<net id="87"><net_src comp="68" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="64" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="83" pin="2"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SaidaA1_V | {1 }
	Port: SaidaA2_V | {1 }
	Port: SaidaB1_V | {1 }
 - Input state : 
	Port: CMFfixMult2 : EntradaA1_V | {1 }
	Port: CMFfixMult2 : EntradaA2_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		tmp_3 : 2
		StgValue_14 : 3
		StgValue_15 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|
| Operation|       Functional Unit       |  DSP48E |
|----------|-----------------------------|---------|
|    mul   |          r_V_fu_83          |    1    |
|----------|-----------------------------|---------|
|   read   | EntradaA2_V_read_read_fu_30 |    0    |
|          | EntradaA1_V_read_read_fu_36 |    0    |
|----------|-----------------------------|---------|
|          |   StgValue_14_write_fu_42   |    0    |
|   write  |   StgValue_15_write_fu_49   |    0    |
|          |   StgValue_16_write_fu_56   |    0    |
|----------|-----------------------------|---------|
|   sext   |        r_V_cast_fu_64       |    0    |
|          |        tmp_cast_fu_68       |    0    |
|----------|-----------------------------|---------|
|partselect|         tmp_3_fu_72         |    0    |
|----------|-----------------------------|---------|
|   Total  |                             |    1    |
|----------|-----------------------------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           | DSP48E |
+-----------+--------+
|  Function |    1   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    -   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
