<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-fau.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-fau.h</h1><a href="cvmx-fau_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2010  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 <span class="comment"></span>
<a name="l00040"></a>00040 <span class="comment">/**</span>
<a name="l00041"></a>00041 <span class="comment"> * @file</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Interface to the hardware Fetch and Add Unit.</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> */</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#ifndef __CVMX_FAU_H__</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_FAU_H__</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="cvmx-hwfau_8h.html" title="Interface to the hardware Fetch and Add Unit.">cvmx-hwfau.h</a>&quot;</span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00054"></a>00054 <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00055"></a>00055 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#endif</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 <span class="keyword">extern</span> <a class="code" href="cvmx-platform_8h.html#a5675abf7dca3430de4da5c27d78780d3">CVMX_TLS</a> uint8_t* <a class="code" href="cvmx-fau-compat_8c.html#aa8602e3bf625279c0a929b0df5755764">cvmx_fau_regs_ptr</a>;
<a name="l00059"></a>00059 <span class="comment"></span>
<a name="l00060"></a>00060 <span class="comment">/**</span>
<a name="l00061"></a>00061 <span class="comment"> * Initializes fau, on devices with FAU hw this is a noop.</span>
<a name="l00062"></a>00062 <span class="comment"> */</span>
<a name="l00063"></a>00063 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau-compat_8c.html#a455e39172084b9de380b1790b9283a73" title="Initializes FAU region for devices without FAU unit.">cvmx_fau_init</a>(<span class="keywordtype">void</span>);
<a name="l00064"></a>00064 <span class="comment"></span>
<a name="l00065"></a>00065 <span class="comment">/**</span>
<a name="l00066"></a>00066 <span class="comment"> * Return the location of emulated FAU register</span>
<a name="l00067"></a>00067 <span class="comment"> */</span>
<a name="l00068"></a><a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90">00068</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint8_t* <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(<span class="keywordtype">int</span> reg)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (<a class="code" href="cvmx-utils_8h.html#a3923c29d957d55949021630348297e03">cvmx_unlikely</a>(cvmx_fau_regs_ptr == NULL))
<a name="l00071"></a>00071         <a class="code" href="cvmx-fau-compat_8c.html#a455e39172084b9de380b1790b9283a73" title="Initializes FAU region for devices without FAU unit.">cvmx_fau_init</a>();
<a name="l00072"></a>00072     <span class="keywordflow">return</span> (cvmx_fau_regs_ptr + reg);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">/**</span>
<a name="l00076"></a>00076 <span class="comment"> * Perform an atomic 64 bit add</span>
<a name="l00077"></a>00077 <span class="comment"> *</span>
<a name="l00078"></a>00078 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00079"></a>00079 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00080"></a>00080 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00081"></a>00081 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00082"></a>00082 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00083"></a>00083 <span class="comment"> */</span>
<a name="l00084"></a><a class="code" href="cvmx-fau_8h.html#ac24323aaa5195cacf101aff8adcf90dc">00084</a> <span class="keyword">static</span> <span class="keyword">inline</span> int64_t <a class="code" href="cvmx-fau_8h.html#ac24323aaa5195cacf101aff8adcf90dc" title="Perform an atomic 64 bit add.">cvmx_fau_fetch_and_add64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00085"></a>00085 {
<a name="l00086"></a>00086     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00087"></a>00087         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#abc9635a6bafd8e51153623ea44e23e1f" title="Perform an atomic 64 bit add.">cvmx_hwfau_fetch_and_add64</a>(reg, value);
<a name="l00088"></a>00088 
<a name="l00089"></a>00089     <span class="keywordflow">return</span> __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int64_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00090"></a>00090                   value, __ATOMIC_SEQ_CST);
<a name="l00091"></a>00091 }
<a name="l00092"></a>00092 <span class="comment"></span>
<a name="l00093"></a>00093 <span class="comment">/**</span>
<a name="l00094"></a>00094 <span class="comment"> * Perform an atomic 32 bit add</span>
<a name="l00095"></a>00095 <span class="comment"> *</span>
<a name="l00096"></a>00096 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00097"></a>00097 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00098"></a>00098 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00099"></a>00099 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00100"></a>00100 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00101"></a>00101 <span class="comment"> */</span>
<a name="l00102"></a><a class="code" href="cvmx-fau_8h.html#a9f330650e11946c3e7b24dbd7376cbfd">00102</a> <span class="keyword">static</span> <span class="keyword">inline</span> int32_t <a class="code" href="cvmx-fau_8h.html#a9f330650e11946c3e7b24dbd7376cbfd" title="Perform an atomic 32 bit add.">cvmx_fau_fetch_and_add32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00103"></a>00103 {
<a name="l00104"></a>00104     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00105"></a>00105         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#ac1d8f66e29a8f4018fcac31031a36f32" title="Perform an atomic 32 bit add.">cvmx_hwfau_fetch_and_add32</a>(reg, value);
<a name="l00106"></a>00106 
<a name="l00107"></a>00107     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00108"></a>00108     <span class="keywordflow">return</span> __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int32_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00109"></a>00109                   value, __ATOMIC_SEQ_CST);
<a name="l00110"></a>00110 }
<a name="l00111"></a>00111 <span class="comment"></span>
<a name="l00112"></a>00112 <span class="comment">/**</span>
<a name="l00113"></a>00113 <span class="comment"> * Perform an atomic 16 bit add</span>
<a name="l00114"></a>00114 <span class="comment"> *</span>
<a name="l00115"></a>00115 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00116"></a>00116 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00117"></a>00117 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00118"></a>00118 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00119"></a>00119 <span class="comment"> */</span>
<a name="l00120"></a><a class="code" href="cvmx-fau_8h.html#a997f7cf811b1497741dfb9ff275daf6a">00120</a> <span class="keyword">static</span> <span class="keyword">inline</span> int16_t <a class="code" href="cvmx-fau_8h.html#a997f7cf811b1497741dfb9ff275daf6a" title="Perform an atomic 16 bit add.">cvmx_fau_fetch_and_add16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00121"></a>00121 {
<a name="l00122"></a>00122     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00123"></a>00123         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#aa18c9e999b7d78c69e91633d99f04a75" title="Perform an atomic 16 bit add.">cvmx_hwfau_fetch_and_add16</a>(reg, value);
<a name="l00124"></a>00124 
<a name="l00125"></a>00125     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00126"></a>00126     <span class="keywordflow">return</span> __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int16_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00127"></a>00127                   value, __ATOMIC_SEQ_CST);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="comment"></span>
<a name="l00130"></a>00130 <span class="comment">/**</span>
<a name="l00131"></a>00131 <span class="comment"> * Perform an atomic 8 bit add</span>
<a name="l00132"></a>00132 <span class="comment"> *</span>
<a name="l00133"></a>00133 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00134"></a>00134 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00135"></a>00135 <span class="comment"> * @return Value of the register before the update</span>
<a name="l00136"></a>00136 <span class="comment"> */</span>
<a name="l00137"></a><a class="code" href="cvmx-fau_8h.html#a0aa67b543271608852f3893422183ab0">00137</a> <span class="keyword">static</span> <span class="keyword">inline</span> int8_t <a class="code" href="cvmx-fau_8h.html#a0aa67b543271608852f3893422183ab0" title="Perform an atomic 8 bit add.">cvmx_fau_fetch_and_add8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00138"></a>00138 {
<a name="l00139"></a>00139     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00140"></a>00140         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#afc39aeb299152c0310563f07a2e9a5eb" title="Perform an atomic 8 bit add.">cvmx_hwfau_fetch_and_add8</a>(reg, value);
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00143"></a>00143     <span class="keywordflow">return</span> __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int8_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00144"></a>00144                   value, __ATOMIC_SEQ_CST);
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 <span class="comment"></span>
<a name="l00147"></a>00147 <span class="comment">/**</span>
<a name="l00148"></a>00148 <span class="comment"> * Perform an atomic 64 bit add after the current tag switch</span>
<a name="l00149"></a>00149 <span class="comment"> * completes</span>
<a name="l00150"></a>00150 <span class="comment"> *</span>
<a name="l00151"></a>00151 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00152"></a>00152 <span class="comment"> *               - Step by 8 for 64 bit access.</span>
<a name="l00153"></a>00153 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00154"></a>00154 <span class="comment"> *               Note: Only the low 22 bits are available.</span>
<a name="l00155"></a>00155 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00156"></a>00156 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00157"></a>00157 <span class="comment"> *         returned</span>
<a name="l00158"></a>00158 <span class="comment"> */</span>
<a name="l00159"></a><a class="code" href="cvmx-fau_8h.html#a714a497618bc806521848c563f41311c">00159</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait64__t.html" title="Tagwait return definition.">cvmx_fau_tagwait64_t</a> <a class="code" href="cvmx-fau_8h.html#a714a497618bc806521848c563f41311c" title="Perform an atomic 64 bit add after the current tag switch completes.">cvmx_fau_tagwait_fetch_and_add64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00160"></a>00160 {
<a name="l00161"></a>00161     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00162"></a>00162         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#a0e86a2396820007227adb034478d94e7" title="Perform an atomic 64 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add64</a>(reg, value);
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     <span class="comment">/* not implemented yet.*/</span>
<a name="l00165"></a>00165     <span class="keywordflow">return</span> (<a class="code" href="structcvmx__fau__tagwait64__t.html" title="Tagwait return definition.">cvmx_fau_tagwait64_t</a>){1, 0};
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 <span class="comment"></span>
<a name="l00168"></a>00168 <span class="comment">/**</span>
<a name="l00169"></a>00169 <span class="comment"> * Perform an atomic 32 bit add after the current tag switch</span>
<a name="l00170"></a>00170 <span class="comment"> * completes</span>
<a name="l00171"></a>00171 <span class="comment"> *</span>
<a name="l00172"></a>00172 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00173"></a>00173 <span class="comment"> *               - Step by 4 for 32 bit access.</span>
<a name="l00174"></a>00174 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00175"></a>00175 <span class="comment"> *               Note: Only the low 22 bits are available.</span>
<a name="l00176"></a>00176 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00177"></a>00177 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00178"></a>00178 <span class="comment"> *         returned</span>
<a name="l00179"></a>00179 <span class="comment"> */</span>
<a name="l00180"></a><a class="code" href="cvmx-fau_8h.html#a881ceb4bd28ef8106080b3f46d1bcf31">00180</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait32__t.html" title="Tagwait return definition.">cvmx_fau_tagwait32_t</a> <a class="code" href="cvmx-fau_8h.html#a881ceb4bd28ef8106080b3f46d1bcf31" title="Perform an atomic 32 bit add after the current tag switch completes.">cvmx_fau_tagwait_fetch_and_add32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00183"></a>00183         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#a04cffc85063ba00e56bc6c685141a098" title="Perform an atomic 32 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add32</a>(reg, value);
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     <span class="comment">/* not implemented yet.*/</span>
<a name="l00186"></a>00186     <span class="keywordflow">return</span> (<a class="code" href="structcvmx__fau__tagwait32__t.html" title="Tagwait return definition.">cvmx_fau_tagwait32_t</a>){1, 0};
<a name="l00187"></a>00187 }
<a name="l00188"></a>00188 <span class="comment"></span>
<a name="l00189"></a>00189 <span class="comment">/**</span>
<a name="l00190"></a>00190 <span class="comment"> * Perform an atomic 16 bit add after the current tag switch</span>
<a name="l00191"></a>00191 <span class="comment"> * completes</span>
<a name="l00192"></a>00192 <span class="comment"> *</span>
<a name="l00193"></a>00193 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00194"></a>00194 <span class="comment"> *               - Step by 2 for 16 bit access.</span>
<a name="l00195"></a>00195 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00196"></a>00196 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00197"></a>00197 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00198"></a>00198 <span class="comment"> *         returned</span>
<a name="l00199"></a>00199 <span class="comment"> */</span>
<a name="l00200"></a><a class="code" href="cvmx-fau_8h.html#a68bbb8ade8c948c1a7cca829e8893693">00200</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait16__t.html" title="Tagwait return definition.">cvmx_fau_tagwait16_t</a> <a class="code" href="cvmx-fau_8h.html#a68bbb8ade8c948c1a7cca829e8893693" title="Perform an atomic 16 bit add after the current tag switch completes.">cvmx_fau_tagwait_fetch_and_add16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00203"></a>00203         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#acff6e06d215b17ee7aa1d5c271fbd93e" title="Perform an atomic 16 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add16</a>(reg, value);
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <span class="comment">/* not implemented yet.*/</span>
<a name="l00206"></a>00206     <span class="keywordflow">return</span> (<a class="code" href="structcvmx__fau__tagwait16__t.html" title="Tagwait return definition.">cvmx_fau_tagwait16_t</a>){1, 0};
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="comment"></span>
<a name="l00209"></a>00209 <span class="comment">/**</span>
<a name="l00210"></a>00210 <span class="comment"> * Perform an atomic 8 bit add after the current tag switch</span>
<a name="l00211"></a>00211 <span class="comment"> * completes</span>
<a name="l00212"></a>00212 <span class="comment"> *</span>
<a name="l00213"></a>00213 <span class="comment"> * @param reg    FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00214"></a>00214 <span class="comment"> * @param value  Signed value to add.</span>
<a name="l00215"></a>00215 <span class="comment"> * @return If a timeout occurs, the error bit will be set. Otherwise</span>
<a name="l00216"></a>00216 <span class="comment"> *         the value of the register before the update will be</span>
<a name="l00217"></a>00217 <span class="comment"> *         returned</span>
<a name="l00218"></a>00218 <span class="comment"> */</span>
<a name="l00219"></a><a class="code" href="cvmx-fau_8h.html#a544dcb6d7883071d637b3e076403d2ce">00219</a> <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structcvmx__fau__tagwait8__t.html" title="Tagwait return definition.">cvmx_fau_tagwait8_t</a> <a class="code" href="cvmx-fau_8h.html#a544dcb6d7883071d637b3e076403d2ce" title="Perform an atomic 8 bit add after the current tag switch completes.">cvmx_fau_tagwait_fetch_and_add8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00220"></a>00220 {
<a name="l00221"></a>00221     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>))
<a name="l00222"></a>00222         <span class="keywordflow">return</span> <a class="code" href="cvmx-hwfau_8h.html#aea8d3e3ae81b2e29a4b0702294ed63d8" title="Perform an atomic 8 bit add after the current tag switch completes.">cvmx_hwfau_tagwait_fetch_and_add8</a>(reg, value);
<a name="l00223"></a>00223 
<a name="l00224"></a>00224     <span class="comment">/* not implemented yet.*/</span>
<a name="l00225"></a>00225     <span class="keywordflow">return</span> (<a class="code" href="structcvmx__fau__tagwait8__t.html" title="Tagwait return definition.">cvmx_fau_tagwait8_t</a>){1, 0};
<a name="l00226"></a>00226 }
<a name="l00227"></a>00227 <span class="comment"></span>
<a name="l00228"></a>00228 <span class="comment">/**</span>
<a name="l00229"></a>00229 <span class="comment"> * Perform an async atomic 64 bit add. The old value is</span>
<a name="l00230"></a>00230 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00231"></a>00231 <span class="comment"> *</span>
<a name="l00232"></a>00232 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00233"></a>00233 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00234"></a>00234 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00235"></a>00235 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00236"></a>00236 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00237"></a>00237 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00238"></a>00238 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00239"></a>00239 <span class="comment"> */</span>
<a name="l00240"></a><a class="code" href="cvmx-fau_8h.html#aea2f9d0935e8825f69f483dc84cd8c39">00240</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#aea2f9d0935e8825f69f483dc84cd8c39" title="Perform an async atomic 64 bit add.">cvmx_fau_async_fetch_and_add64</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00241"></a>00241 {
<a name="l00242"></a>00242     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00243"></a>00243         <a class="code" href="cvmx-hwfau_8h.html#a73081f0ee2c72f9b11e26a8fe71976ed" title="Perform an async atomic 64 bit add.">cvmx_hwfau_async_fetch_and_add64</a>(scraddr, reg, value);
<a name="l00244"></a>00244         <span class="keywordflow">return</span>;
<a name="l00245"></a>00245     }
<a name="l00246"></a>00246     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int64_t,
<a name="l00247"></a>00247                                  <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00248"></a>00248                              value, __ATOMIC_SEQ_CST));
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="comment"></span>
<a name="l00251"></a>00251 <span class="comment">/**</span>
<a name="l00252"></a>00252 <span class="comment"> * Perform an async atomic 32 bit add. The old value is</span>
<a name="l00253"></a>00253 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00254"></a>00254 <span class="comment"> *</span>
<a name="l00255"></a>00255 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00256"></a>00256 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00257"></a>00257 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00258"></a>00258 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00259"></a>00259 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00260"></a>00260 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00261"></a>00261 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00262"></a>00262 <span class="comment"> */</span>
<a name="l00263"></a><a class="code" href="cvmx-fau_8h.html#aba781ca21f14c6ae692798eea92ee58b">00263</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#aba781ca21f14c6ae692798eea92ee58b" title="Perform an async atomic 32 bit add.">cvmx_fau_async_fetch_and_add32</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00264"></a>00264 {
<a name="l00265"></a>00265     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00266"></a>00266         <a class="code" href="cvmx-hwfau_8h.html#a9b8efbca5231906bb01501fe7879887e" title="Perform an async atomic 32 bit add.">cvmx_hwfau_async_fetch_and_add32</a>(scraddr, reg, value);
<a name="l00267"></a>00267         <span class="keywordflow">return</span>;
<a name="l00268"></a>00268     }
<a name="l00269"></a>00269     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int32_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00270"></a>00270                                value, __ATOMIC_SEQ_CST));
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="comment"></span>
<a name="l00273"></a>00273 <span class="comment">/**</span>
<a name="l00274"></a>00274 <span class="comment"> * Perform an async atomic 16 bit add. The old value is</span>
<a name="l00275"></a>00275 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00276"></a>00276 <span class="comment"> *</span>
<a name="l00277"></a>00277 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00278"></a>00278 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00279"></a>00279 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00280"></a>00280 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00281"></a>00281 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00282"></a>00282 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00283"></a>00283 <span class="comment"> */</span>
<a name="l00284"></a><a class="code" href="cvmx-fau_8h.html#a7106a550071db7ef3d8863b1c024d49e">00284</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a7106a550071db7ef3d8863b1c024d49e" title="Perform an async atomic 16 bit add.">cvmx_fau_async_fetch_and_add16</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00285"></a>00285 {
<a name="l00286"></a>00286     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00287"></a>00287         <a class="code" href="cvmx-hwfau_8h.html#a7686bb40e4af3fe200f5f649a024099d" title="Perform an async atomic 16 bit add.">cvmx_hwfau_async_fetch_and_add16</a>(scraddr, reg, value);
<a name="l00288"></a>00288         <span class="keywordflow">return</span>;
<a name="l00289"></a>00289     }
<a name="l00290"></a>00290     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int16_t,
<a name="l00291"></a>00291                                  <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00292"></a>00292                              value, __ATOMIC_SEQ_CST));
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="comment"></span>
<a name="l00295"></a>00295 <span class="comment">/**</span>
<a name="l00296"></a>00296 <span class="comment"> * Perform an async atomic 8 bit add. The old value is</span>
<a name="l00297"></a>00297 <span class="comment"> * placed in the scratch memory at byte address scraddr.</span>
<a name="l00298"></a>00298 <span class="comment"> *</span>
<a name="l00299"></a>00299 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00300"></a>00300 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00301"></a>00301 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00302"></a>00302 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00303"></a>00303 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00304"></a>00304 <span class="comment"> */</span>
<a name="l00305"></a><a class="code" href="cvmx-fau_8h.html#a1bbf770365f7a2b557d8d91ae978f4f6">00305</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a1bbf770365f7a2b557d8d91ae978f4f6" title="Perform an async atomic 8 bit add.">cvmx_fau_async_fetch_and_add8</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00308"></a>00308         <a class="code" href="cvmx-hwfau_8h.html#a46e88cb1493a2c645b743fd5e21182cd" title="Perform an async atomic 8 bit add.">cvmx_hwfau_async_fetch_and_add8</a>(scraddr, reg, value);
<a name="l00309"></a>00309         <span class="keywordflow">return</span>;
<a name="l00310"></a>00310     }
<a name="l00311"></a>00311     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int8_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00312"></a>00312                              value, __ATOMIC_SEQ_CST));
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 <span class="comment"></span>
<a name="l00315"></a>00315 <span class="comment">/**</span>
<a name="l00316"></a>00316 <span class="comment"> * Perform an async atomic 64 bit add after the current tag</span>
<a name="l00317"></a>00317 <span class="comment"> * switch completes.</span>
<a name="l00318"></a>00318 <span class="comment"> *</span>
<a name="l00319"></a>00319 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00320"></a>00320 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00321"></a>00321 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00322"></a>00322 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00323"></a>00323 <span class="comment"> *                returned</span>
<a name="l00324"></a>00324 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00325"></a>00325 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00326"></a>00326 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00327"></a>00327 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00328"></a>00328 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00329"></a>00329 <span class="comment"> */</span>
<a name="l00330"></a><a class="code" href="cvmx-fau_8h.html#aefb4092490b9fa3303e83145e9914e4e">00330</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#aefb4092490b9fa3303e83145e9914e4e" title="Perform an async atomic 64 bit add after the current tag switch completes.">cvmx_fau_async_tagwait_fetch_and_add64</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00331"></a>00331 {
<a name="l00332"></a>00332     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00333"></a>00333         <a class="code" href="cvmx-hwfau_8h.html#a490f67bfdd755181d8ffecc26693b6a3" title="Perform an async atomic 64 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add64</a>(scraddr, reg, value);
<a name="l00334"></a>00334         <span class="keywordflow">return</span>;
<a name="l00335"></a>00335     }
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     <span class="comment">/* Broken.  Where is the tag wait? */</span>
<a name="l00338"></a>00338     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int64_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00339"></a>00339                              value, __ATOMIC_SEQ_CST));
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 <span class="comment"></span>
<a name="l00342"></a>00342 <span class="comment">/**</span>
<a name="l00343"></a>00343 <span class="comment"> * Perform an async atomic 32 bit add after the current tag</span>
<a name="l00344"></a>00344 <span class="comment"> * switch completes.</span>
<a name="l00345"></a>00345 <span class="comment"> *</span>
<a name="l00346"></a>00346 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00347"></a>00347 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00348"></a>00348 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00349"></a>00349 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00350"></a>00350 <span class="comment"> *                returned</span>
<a name="l00351"></a>00351 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00352"></a>00352 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00353"></a>00353 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00354"></a>00354 <span class="comment"> *                Note: Only the low 22 bits are available.</span>
<a name="l00355"></a>00355 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00356"></a>00356 <span class="comment"> */</span>
<a name="l00357"></a><a class="code" href="cvmx-fau_8h.html#a04bb7bb9ca90ad66d322a6332a4561e0">00357</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a04bb7bb9ca90ad66d322a6332a4561e0" title="Perform an async atomic 32 bit add after the current tag switch completes.">cvmx_fau_async_tagwait_fetch_and_add32</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00360"></a>00360         <a class="code" href="cvmx-hwfau_8h.html#a69592d6f1548a63680a2e7a426ca4a8c" title="Perform an async atomic 32 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add32</a>(scraddr, reg, value);
<a name="l00361"></a>00361         <span class="keywordflow">return</span>;
<a name="l00362"></a>00362     }
<a name="l00363"></a>00363     <span class="comment">/* Broken.  Where is the tag wait? */</span>
<a name="l00364"></a>00364     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int32_t,
<a name="l00365"></a>00365                                  <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00366"></a>00366                              value, __ATOMIC_SEQ_CST));
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 <span class="comment"></span>
<a name="l00369"></a>00369 <span class="comment">/**</span>
<a name="l00370"></a>00370 <span class="comment"> * Perform an async atomic 16 bit add after the current tag</span>
<a name="l00371"></a>00371 <span class="comment"> * switch completes.</span>
<a name="l00372"></a>00372 <span class="comment"> *</span>
<a name="l00373"></a>00373 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00374"></a>00374 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00375"></a>00375 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00376"></a>00376 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00377"></a>00377 <span class="comment"> *                returned</span>
<a name="l00378"></a>00378 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00379"></a>00379 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00380"></a>00380 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00381"></a>00381 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00382"></a>00382 <span class="comment"> */</span>
<a name="l00383"></a><a class="code" href="cvmx-fau_8h.html#ae8f37a6204791cdeb6e5c9c874c978c5">00383</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#ae8f37a6204791cdeb6e5c9c874c978c5" title="Perform an async atomic 16 bit add after the current tag switch completes.">cvmx_fau_async_tagwait_fetch_and_add16</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00384"></a>00384 {
<a name="l00385"></a>00385     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00386"></a>00386         <a class="code" href="cvmx-hwfau_8h.html#a8e3e31180dfec9cc2a97541f588c1d5f" title="Perform an async atomic 16 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add16</a>(scraddr, reg, value);
<a name="l00387"></a>00387         <span class="keywordflow">return</span>;
<a name="l00388"></a>00388     }
<a name="l00389"></a>00389     <span class="comment">/* Broken.  Where is the tag wait? */</span>
<a name="l00390"></a>00390     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int16_t,
<a name="l00391"></a>00391                                  <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00392"></a>00392                              value, __ATOMIC_SEQ_CST));
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 <span class="comment"></span>
<a name="l00395"></a>00395 <span class="comment">/**</span>
<a name="l00396"></a>00396 <span class="comment"> * Perform an async atomic 8 bit add after the current tag</span>
<a name="l00397"></a>00397 <span class="comment"> * switch completes.</span>
<a name="l00398"></a>00398 <span class="comment"> *</span>
<a name="l00399"></a>00399 <span class="comment"> * @param scraddr Scratch memory byte address to put response in.</span>
<a name="l00400"></a>00400 <span class="comment"> *                Must be 8 byte aligned.</span>
<a name="l00401"></a>00401 <span class="comment"> *                If a timeout occurs, the error bit (63) will be set. Otherwise</span>
<a name="l00402"></a>00402 <span class="comment"> *                the value of the register before the update will be</span>
<a name="l00403"></a>00403 <span class="comment"> *                returned</span>
<a name="l00404"></a>00404 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00405"></a>00405 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00406"></a>00406 <span class="comment"> * @return Placed in the scratch pad register</span>
<a name="l00407"></a>00407 <span class="comment"> */</span>
<a name="l00408"></a><a class="code" href="cvmx-fau_8h.html#a71626dda78af9c5fbae151249f86552d">00408</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a71626dda78af9c5fbae151249f86552d" title="Perform an async atomic 8 bit add after the current tag switch completes.">cvmx_fau_async_tagwait_fetch_and_add8</a>(uint64_t scraddr, <a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00411"></a>00411         <a class="code" href="cvmx-hwfau_8h.html#a690f4a001dd6fd34c6c3d39f5b6837e1" title="Perform an async atomic 8 bit add after the current tag switch completes.">cvmx_hwfau_async_tagwait_fetch_and_add8</a>(scraddr, reg, value);
<a name="l00412"></a>00412         <span class="keywordflow">return</span>;
<a name="l00413"></a>00413     }
<a name="l00414"></a>00414     <span class="comment">/* Broken.  Where is the tag wait? */</span>
<a name="l00415"></a>00415     <a class="code" href="cvmx-scratch_8h.html#a5b29a93454bcbe1ddb47fdb880e7706f" title="Writes a 64 bit value to the processor local scratchpad memory.">cvmx_scratch_write64</a>(scraddr, __atomic_fetch_add(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int8_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00416"></a>00416                              value, __ATOMIC_SEQ_CST));
<a name="l00417"></a>00417 }
<a name="l00418"></a>00418 <span class="comment"></span>
<a name="l00419"></a>00419 <span class="comment">/**</span>
<a name="l00420"></a>00420 <span class="comment"> * Perform an atomic 64 bit add</span>
<a name="l00421"></a>00421 <span class="comment"> *</span>
<a name="l00422"></a>00422 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00423"></a>00423 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00424"></a>00424 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00425"></a>00425 <span class="comment"> */</span>
<a name="l00426"></a><a class="code" href="cvmx-fau_8h.html#a0e0e0eeee65ad4a931158727c2731300">00426</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a0e0e0eeee65ad4a931158727c2731300" title="Perform an atomic 64 bit add.">cvmx_fau_atomic_add64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00427"></a>00427 {
<a name="l00428"></a>00428     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00429"></a>00429         <a class="code" href="cvmx-hwfau_8h.html#acfc955468215efbcceb6f8bb53ac2139" title="Perform an atomic 64 bit add.">cvmx_hwfau_atomic_add64</a>(reg, value);
<a name="l00430"></a>00430         <span class="keywordflow">return</span>;
<a name="l00431"></a>00431     }
<a name="l00432"></a>00432     <span class="comment">/* Ignored fetch values should be optimized away */</span>
<a name="l00433"></a>00433     __atomic_add_fetch(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int64_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00434"></a>00434                value, __ATOMIC_SEQ_CST);
<a name="l00435"></a>00435 }
<a name="l00436"></a>00436 <span class="comment"></span>
<a name="l00437"></a>00437 <span class="comment">/**</span>
<a name="l00438"></a>00438 <span class="comment"> * Perform an atomic 32 bit add</span>
<a name="l00439"></a>00439 <span class="comment"> *</span>
<a name="l00440"></a>00440 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00441"></a>00441 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00442"></a>00442 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00443"></a>00443 <span class="comment"> */</span>
<a name="l00444"></a><a class="code" href="cvmx-fau_8h.html#a3e07130c3f15d5ef37c32da6176733fc">00444</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a3e07130c3f15d5ef37c32da6176733fc" title="Perform an atomic 32 bit add.">cvmx_fau_atomic_add32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00445"></a>00445 {
<a name="l00446"></a>00446     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00447"></a>00447         <a class="code" href="cvmx-hwfau_8h.html#a9683b9580ec02d32ac4a38e933d3d5d3" title="Perform an atomic 32 bit add.">cvmx_hwfau_atomic_add32</a>(reg, value);
<a name="l00448"></a>00448         <span class="keywordflow">return</span>;
<a name="l00449"></a>00449     }
<a name="l00450"></a>00450     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00451"></a>00451     <span class="comment">/* Ignored fetch values should be optimized away */</span>
<a name="l00452"></a>00452     __atomic_add_fetch(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int32_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00453"></a>00453                value, __ATOMIC_SEQ_CST);
<a name="l00454"></a>00454 }
<a name="l00455"></a>00455 <span class="comment"></span>
<a name="l00456"></a>00456 <span class="comment">/**</span>
<a name="l00457"></a>00457 <span class="comment"> * Perform an atomic 16 bit add</span>
<a name="l00458"></a>00458 <span class="comment"> *</span>
<a name="l00459"></a>00459 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00460"></a>00460 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00461"></a>00461 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00462"></a>00462 <span class="comment"> */</span>
<a name="l00463"></a><a class="code" href="cvmx-fau_8h.html#acbe4ea7e27e029f412b1596d077af530">00463</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#acbe4ea7e27e029f412b1596d077af530" title="Perform an atomic 16 bit add.">cvmx_fau_atomic_add16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00466"></a>00466         <a class="code" href="cvmx-hwfau_8h.html#a02b37987b3ac86df0f0452eca2b24aef" title="Perform an atomic 16 bit add.">cvmx_hwfau_atomic_add16</a>(reg, value);
<a name="l00467"></a>00467         <span class="keywordflow">return</span>;
<a name="l00468"></a>00468     }
<a name="l00469"></a>00469     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00470"></a>00470     <span class="comment">/* Ignored fetch values should be optimized away */</span>
<a name="l00471"></a>00471     __atomic_add_fetch(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int16_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00472"></a>00472                value, __ATOMIC_SEQ_CST);
<a name="l00473"></a>00473 }
<a name="l00474"></a>00474 <span class="comment"></span>
<a name="l00475"></a>00475 <span class="comment">/**</span>
<a name="l00476"></a>00476 <span class="comment"> * Perform an atomic 8 bit add</span>
<a name="l00477"></a>00477 <span class="comment"> *</span>
<a name="l00478"></a>00478 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00479"></a>00479 <span class="comment"> * @param value   Signed value to add.</span>
<a name="l00480"></a>00480 <span class="comment"> */</span>
<a name="l00481"></a><a class="code" href="cvmx-fau_8h.html#a266a049bc6b7bb8c9a85e4efc51036ec">00481</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a266a049bc6b7bb8c9a85e4efc51036ec" title="Perform an atomic 8 bit add.">cvmx_fau_atomic_add8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00482"></a>00482 {
<a name="l00483"></a>00483     <span class="keywordflow">if</span> (<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00484"></a>00484         <a class="code" href="cvmx-hwfau_8h.html#aef0d8350322fdcd13e6841884e6fa712" title="Perform an atomic 8 bit add.">cvmx_hwfau_atomic_add8</a>(reg, value);
<a name="l00485"></a>00485         <span class="keywordflow">return</span>;
<a name="l00486"></a>00486     }
<a name="l00487"></a>00487     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00488"></a>00488     <span class="comment">/* Ignored fetch values should be optimized away */</span>
<a name="l00489"></a>00489     __atomic_add_fetch(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int8_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00490"></a>00490                value, __ATOMIC_SEQ_CST);
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="comment"></span>
<a name="l00493"></a>00493 <span class="comment">/**</span>
<a name="l00494"></a>00494 <span class="comment"> * Perform an atomic 64 bit write</span>
<a name="l00495"></a>00495 <span class="comment"> *</span>
<a name="l00496"></a>00496 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00497"></a>00497 <span class="comment"> *                - Step by 8 for 64 bit access.</span>
<a name="l00498"></a>00498 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00499"></a>00499 <span class="comment"> */</span>
<a name="l00500"></a><a class="code" href="cvmx-fau_8h.html#a0d75fae24a7c9e53f178c9ad22b8d004">00500</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a0d75fae24a7c9e53f178c9ad22b8d004" title="Perform an atomic 64 bit write.">cvmx_fau_atomic_write64</a>(<a class="code" href="cvmx-hwfau_8h.html#a3465c3c7d4e2ad221ea653738a750192">cvmx_fau_reg64_t</a> reg, int64_t value)
<a name="l00501"></a>00501 {
<a name="l00502"></a>00502     <span class="keywordflow">if</span>(<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00503"></a>00503         <a class="code" href="cvmx-hwfau_8h.html#aa8005397918b5e63de30579c6c8643ef" title="Perform an atomic 64 bit write.">cvmx_hwfau_atomic_write64</a>(reg, value);
<a name="l00504"></a>00504         <span class="keywordflow">return</span>;
<a name="l00505"></a>00505     }
<a name="l00506"></a>00506     __atomic_store_n(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int64_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00507"></a>00507              value, __ATOMIC_SEQ_CST);
<a name="l00508"></a>00508 }
<a name="l00509"></a>00509 <span class="comment"></span>
<a name="l00510"></a>00510 <span class="comment">/**</span>
<a name="l00511"></a>00511 <span class="comment"> * Perform an atomic 32 bit write</span>
<a name="l00512"></a>00512 <span class="comment"> *</span>
<a name="l00513"></a>00513 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00514"></a>00514 <span class="comment"> *                - Step by 4 for 32 bit access.</span>
<a name="l00515"></a>00515 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00516"></a>00516 <span class="comment"> */</span>
<a name="l00517"></a><a class="code" href="cvmx-fau_8h.html#a89d5b3785ca20f9a6a0eba88872b0bbf">00517</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#a89d5b3785ca20f9a6a0eba88872b0bbf" title="Perform an atomic 32 bit write.">cvmx_fau_atomic_write32</a>(<a class="code" href="cvmx-hwfau_8h.html#a3a150398b7be73063c36a8f346dac05f">cvmx_fau_reg32_t</a> reg, int32_t value)
<a name="l00518"></a>00518 {
<a name="l00519"></a>00519     <span class="keywordflow">if</span>(<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00520"></a>00520         <a class="code" href="cvmx-hwfau_8h.html#a0012664a88d76311a6628eee2f91f522" title="Perform an atomic 32 bit write.">cvmx_hwfau_atomic_write32</a>(reg, value);
<a name="l00521"></a>00521         <span class="keywordflow">return</span>;
<a name="l00522"></a>00522     }
<a name="l00523"></a>00523     reg ^= <a class="code" href="cvmx-hwfau_8h.html#ab39a1e2a3afe6ceb0ef77a40551f4a5b">SWIZZLE_32</a>;
<a name="l00524"></a>00524     __atomic_store_n(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int32_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00525"></a>00525              value, __ATOMIC_SEQ_CST);
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 <span class="comment"></span>
<a name="l00528"></a>00528 <span class="comment">/**</span>
<a name="l00529"></a>00529 <span class="comment"> * Perform an atomic 16 bit write</span>
<a name="l00530"></a>00530 <span class="comment"> *</span>
<a name="l00531"></a>00531 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00532"></a>00532 <span class="comment"> *                - Step by 2 for 16 bit access.</span>
<a name="l00533"></a>00533 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00534"></a>00534 <span class="comment"> */</span>
<a name="l00535"></a><a class="code" href="cvmx-fau_8h.html#ae067cf7e1fdab38bbacf7f3ba42597b3">00535</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#ae067cf7e1fdab38bbacf7f3ba42597b3" title="Perform an atomic 16 bit write.">cvmx_fau_atomic_write16</a>(<a class="code" href="cvmx-hwfau_8h.html#ade6a077fdd26b61ed33f4e8ce904b265">cvmx_fau_reg16_t</a> reg, int16_t value)
<a name="l00536"></a>00536 {
<a name="l00537"></a>00537     <span class="keywordflow">if</span>(<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00538"></a>00538         <a class="code" href="cvmx-hwfau_8h.html#a5d5db5378c68de1e298453548807960a" title="Perform an atomic 16 bit write.">cvmx_hwfau_atomic_write16</a>(reg, value);
<a name="l00539"></a>00539         <span class="keywordflow">return</span>;
<a name="l00540"></a>00540     }
<a name="l00541"></a>00541     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a4e8b4bae3f12c4653c76f7a83dee9ce8">SWIZZLE_16</a>;
<a name="l00542"></a>00542     __atomic_store_n(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int16_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00543"></a>00543              value, __ATOMIC_SEQ_CST);
<a name="l00544"></a>00544 }
<a name="l00545"></a>00545 <span class="comment"></span>
<a name="l00546"></a>00546 <span class="comment">/**</span>
<a name="l00547"></a>00547 <span class="comment"> * Perform an atomic 8 bit write</span>
<a name="l00548"></a>00548 <span class="comment"> *</span>
<a name="l00549"></a>00549 <span class="comment"> * @param reg     FAU atomic register to access. 0 &lt;= reg &lt; 2048.</span>
<a name="l00550"></a>00550 <span class="comment"> * @param value   Signed value to write.</span>
<a name="l00551"></a>00551 <span class="comment"> */</span>
<a name="l00552"></a><a class="code" href="cvmx-fau_8h.html#aa576a2f7e45e460010cdc33fd33740ff">00552</a> <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8h.html#aa576a2f7e45e460010cdc33fd33740ff" title="Perform an atomic 8 bit write.">cvmx_fau_atomic_write8</a>(<a class="code" href="cvmx-hwfau_8h.html#a48f33dfa7cba07ea5e58029ddb1a8801">cvmx_fau_reg8_t</a> reg, int8_t value)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">if</span>(<a class="code" href="octeon-feature_8h.html#aff993843ac5c34fbf4ce933f7274e2f9">octeon_has_feature</a>(<a class="code" href="octeon-feature_8h.html#ae50822e9c863ca2dea27ff57d39ba3d7ada287fbdeade62371841fe1936568880" title="Octeon has FAU.">OCTEON_FEATURE_FAU</a>)) {
<a name="l00555"></a>00555         <a class="code" href="cvmx-hwfau_8h.html#ac64997e3f22a7bfe6383f2e8ebef0a04" title="Perform an atomic 8 bit write.">cvmx_hwfau_atomic_write8</a>(reg, value);
<a name="l00556"></a>00556         <span class="keywordflow">return</span>;
<a name="l00557"></a>00557     }
<a name="l00558"></a>00558     reg ^= <a class="code" href="cvmx-hwfau_8h.html#a0e9a0c4ed2ad2e5948694715c4c3d640">SWIZZLE_8</a>;
<a name="l00559"></a>00559     __atomic_store_n(<a class="code" href="cvmx-utils_8h.html#ab0cdb5ad9bb99418a4360d9cdb4d623a">CASTPTR</a>(int8_t, <a class="code" href="cvmx-fau_8h.html#a6e240ef8a48d4421b6c95ef34724fc90" title="Return the location of emulated FAU register.">__cvmx_fau_sw_addr</a>(reg)),
<a name="l00560"></a>00560              value, __ATOMIC_SEQ_CST);
<a name="l00561"></a>00561 }
<a name="l00562"></a>00562 <span class="comment"></span>
<a name="l00563"></a>00563 <span class="comment">/** Allocates 64bit FAU register.</span>
<a name="l00564"></a>00564 <span class="comment"> *  @param reserve base address to reserve</span>
<a name="l00565"></a>00565 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00566"></a>00566 <span class="comment"> */</span>
<a name="l00567"></a>00567 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a4b97159bd1d90db3541c9d2428d81014" title="Allocates 64bit FAU register.">cvmx_fau64_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00568"></a>00568 <span class="comment"></span>
<a name="l00569"></a>00569 <span class="comment">/** Allocates 32bit FAU register.</span>
<a name="l00570"></a>00570 <span class="comment"> *  @param reserve base address to reserve</span>
<a name="l00571"></a>00571 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00572"></a>00572 <span class="comment"> */</span>
<a name="l00573"></a>00573 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a4c4e30a93f2d9d0417972ccecb7d0c6e" title="Allocates 32bit FAU register.">cvmx_fau32_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00574"></a>00574 <span class="comment"></span>
<a name="l00575"></a>00575 <span class="comment">/** Allocates 16bit FAU register.</span>
<a name="l00576"></a>00576 <span class="comment"> *  @param reserve base address to reserve</span>
<a name="l00577"></a>00577 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00578"></a>00578 <span class="comment"> */</span>
<a name="l00579"></a>00579 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a3871a274913e1ad0f427dc80d63e5ab3" title="Allocates 16bit FAU register.">cvmx_fau16_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00580"></a>00580 <span class="comment"></span>
<a name="l00581"></a>00581 <span class="comment">/** Allocates 8bit FAU register.</span>
<a name="l00582"></a>00582 <span class="comment"> *  @param reserve base address to reserve</span>
<a name="l00583"></a>00583 <span class="comment"> *  @return value is the base address of allocated FAU register</span>
<a name="l00584"></a>00584 <span class="comment"> */</span>
<a name="l00585"></a>00585 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#a9a9999564cb93a941bf9ed44c9575755" title="Allocates 8bit FAU register.">cvmx_fau8_alloc</a>(<span class="keywordtype">int</span> reserve);
<a name="l00586"></a>00586 <span class="comment"></span>
<a name="l00587"></a>00587 <span class="comment">/** Frees the specified FAU register.</span>
<a name="l00588"></a>00588 <span class="comment"> *  @param address base address of register to release.</span>
<a name="l00589"></a>00589 <span class="comment"> *  @return 0 on success; -1 on failure</span>
<a name="l00590"></a>00590 <span class="comment"> */</span>
<a name="l00591"></a>00591 <span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code" href="cvmx-fau_8c.html#adddc6f33c92c7587f3ac816d3ebf7503" title="Frees the specified FAU register.">cvmx_fau_free</a>(<span class="keywordtype">int</span> address);
<a name="l00592"></a>00592 <span class="comment"></span>
<a name="l00593"></a>00593 <span class="comment">/** Display the fau registers array</span>
<a name="l00594"></a>00594 <span class="comment"> */</span>
<a name="l00595"></a>00595 <span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="cvmx-fau_8c.html#a89cad4095641d3e73b62b9bcb6bb0fec" title="Display the fau registers array.">cvmx_fau_show</a>(<span class="keywordtype">void</span>);
<a name="l00596"></a>00596 
<a name="l00597"></a>00597 <span class="preprocessor">#ifdef  __cplusplus</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="comment">/* *INDENT-OFF* */</span>
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 <span class="comment">/* *INDENT-ON* */</span>
<a name="l00601"></a>00601 <span class="preprocessor">#endif</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span>
<a name="l00603"></a>00603 <span class="preprocessor">#endif </span><span class="comment">/* __CVMX_FAU_H__ */</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
