// Seed: 313359608
module module_0 (
    output wand id_0
);
  module_2(); timeunit 1ps;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    output tri id_7
);
  id_9 :
  assert property (@(1 or id_9) id_1)
  else;
  module_0(
      id_0
  );
  wire id_10;
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_26;
  wand id_27 = id_20 && 1;
  assign id_15 = id_12 - id_25;
  module_2();
endmodule
