# Hybrid-ATPG-Compression-A-Novel-Approach-for-Efficient-Test-Data-Reduction.
Hybrid ATPG Compression Model integrating RLE, Dictionary Encoding, and X-Filling for optimized test data storage and fault coverage in VLSI circuits. Implemented in Verilog and synthesized in Vivado for efficient FPGA utilization.
