// Seed: 3957983138
`define pp_18 0
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4
    , id_18,
    output id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input logic id_9
    , id_19,
    input logic id_10,
    output logic id_11,
    input logic id_12,
    input id_13
    , id_20,
    output logic id_14,
    output logic id_15,
    input id_16,
    output logic id_17
);
  assign id_15 = id_9;
  logic id_22;
  assign id_11 = 1;
  reg id_23 = id_6;
  type_36 id_24 (
      .id_0(1 - id_11),
      .id_1(id_17),
      .id_2(id_14 - id_12)
  );
  assign id_2 = 1;
  always begin
    id_8 <= id_6;
  end
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5
);
  assign id_15 = id_16;
endmodule
`define pp_19 0
