/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 2.1.8
 * XML versions: pp6110:1.0
 *
 * Copyright (C) 2013 by Amaury Pouly
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN__PP6110__DEVICE__H__
#define __HEADERGEN__PP6110__DEVICE__H__
#include "regs-macro.h"

#define REGS_DEVICE_BASE (0x70000000)

#define REGS_DEVICE_VERSION "1.0"

/**
 * Register: HW_DEVICE_VER1
 * Address: 0
 * SCT: no
 */
#define HW_DEVICE_VER1              (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x0))
/* Field: LOW_ID
 * Description: Low part of the chip ID */
#define BP_DEVICE_VER1_LOW_ID       16
#define BM_DEVICE_VER1_LOW_ID       0xffff0000
#define BV_DEVICE_VER1_LOW_ID__10   0x3130
#define BF_DEVICE_VER1_LOW_ID(v)    (((v) << 16) & 0xffff0000)
#define BF_DEVICE_VER1_LOW_ID_V(v)  ((BV_DEVICE_VER1_LOW_ID__##v << 16) & 0xffff0000)
/* Field: REV
 * Description: Chip revision */
#define BP_DEVICE_VER1_REV          0
#define BM_DEVICE_VER1_REV          0xffff
#define BV_DEVICE_VER1_REV__B1      0x4231
#define BF_DEVICE_VER1_REV(v)       (((v) << 0) & 0xffff)
#define BF_DEVICE_VER1_REV_V(v)     ((BV_DEVICE_VER1_REV__##v << 0) & 0xffff)

/**
 * Register: HW_DEVICE_VER2
 * Address: 0x4
 * SCT: no
 */
#define HW_DEVICE_VER2              (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x4))
#define BP_DEVICE_VER2_PP           16
#define BM_DEVICE_VER2_PP           0xffff0000
#define BV_DEVICE_VER2_PP__PP       0x5050
#define BF_DEVICE_VER2_PP(v)        (((v) << 16) & 0xffff0000)
#define BF_DEVICE_VER2_PP_V(v)      ((BV_DEVICE_VER2_PP__##v << 16) & 0xffff0000)
/* Field: HIGH_ID
 * Description: High part of the chip ID */
#define BP_DEVICE_VER2_HIGH_ID      0
#define BM_DEVICE_VER2_HIGH_ID      0xffff
#define BV_DEVICE_VER2_HIGH_ID__61  0x3631
#define BF_DEVICE_VER2_HIGH_ID(v)   (((v) << 0) & 0xffff)
#define BF_DEVICE_VER2_HIGH_ID_V(v) ((BV_DEVICE_VER2_HIGH_ID__##v << 0) & 0xffff)

/**
 * Register: HW_DEVICE_STRAP_OPT_A
 * Address: 0x8
 * SCT: no
 */
#define HW_DEVICE_STRAP_OPT_A   (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x8))

/**
 * Register: HW_DEVICE_STRAP_OPT_B
 * Address: 0xc
 * SCT: no
 */
#define HW_DEVICE_STRAP_OPT_B   (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0xc))

/**
 * Register: HW_DEVICE_INIT1
 * Address: 0x10
 * SCT: no
 */
#define HW_DEVICE_INIT1 (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x10))

/**
 * Register: HW_DEVICE_INIT3
 * Address: 0x14
 * SCT: no
 */
#define HW_DEVICE_INIT3 (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x14))

/**
 * Register: HW_DEVICE_INIT4
 * Address: 0x18
 * SCT: no
 */
#define HW_DEVICE_INIT4         (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x18))
/* Field: PLL2
 * Description: unsure */
#define BP_DEVICE_INIT4_PLL2    4
#define BM_DEVICE_INIT4_PLL2    0x10
#define BF_DEVICE_INIT4_PLL2(v) (((v) << 4) & 0x10)

/**
 * Register: HW_DEVICE_INIT2
 * Address: 0x20
 * SCT: no
 */
#define HW_DEVICE_INIT2         (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x20))
#define BP_DEVICE_INIT2_USB     31
#define BM_DEVICE_INIT2_USB     0x80000000
#define BF_DEVICE_INIT2_USB(v)  (((v) << 31) & 0x80000000)
#define BP_DEVICE_INIT2_PLL     30
#define BM_DEVICE_INIT2_PLL     0x40000000
#define BF_DEVICE_INIT2_PLL(v)  (((v) << 30) & 0x40000000)

/**
 * Register: HW_DEVICE_USB
 * Address: 0x28
 * SCT: no
 */
#define HW_DEVICE_USB           (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x28))
#define BP_DEVICE_USB_RESET     11
#define BM_DEVICE_USB_RESET     0x800
#define BF_DEVICE_USB_RESET(v)  (((v) << 11) & 0x800)
#define BP_DEVICE_USB_READY     7
#define BM_DEVICE_USB_READY     0x80
#define BF_DEVICE_USB_READY(v)  (((v) << 7) & 0x80)
#define BP_DEVICE_USB_UNK1      1
#define BM_DEVICE_USB_UNK1      0x2
#define BF_DEVICE_USB_UNK1(v)   (((v) << 1) & 0x2)
#define BP_DEVICE_USB_UNK0      0
#define BM_DEVICE_USB_UNK0      0x1
#define BF_DEVICE_USB_UNK0(v)   (((v) << 0) & 0x1)

/**
 * Register: HW_DEVICE_INIT6
 * Address: 0x30
 * SCT: no
 */
#define HW_DEVICE_INIT6 (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x30))

/**
 * Register: HW_DEVICE_TIMING
 * Address: 0x34
 * SCT: no
 */
#define HW_DEVICE_TIMING    (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x34))

/**
 * Register: HW_DEVICE_NOR_CFG
 * Address: 0x38
 * SCT: no
 */
#define HW_DEVICE_NOR_CFG   (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x38))

/**
 * Register: HW_DEVICE_RAM_CFG
 * Address: 0x3c
 * SCT: no
 */
#define HW_DEVICE_RAM_CFG   (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x3c))

/**
 * Register: HW_DEVICE_INIT7
 * Address: 0x48
 * SCT: no
 */
#define HW_DEVICE_INIT7             (*(volatile unsigned long *)(REGS_DEVICE_BASE + 0x48))
#define BP_DEVICE_INIT7_UNK7_0      0
#define BM_DEVICE_INIT7_UNK7_0      0xff
#define BF_DEVICE_INIT7_UNK7_0(v)   (((v) << 0) & 0xff)

#endif /* __HEADERGEN__PP6110__DEVICE__H__ */
