# 32-bit Single Cycle MIPS CPU
## Introduction
* Block diagrm:

  <img src="https://github.com/user-attachments/assets/aed70956-0f8c-42c5-8242-2ac2c080d888" width="60%" height="60%">

* Supported instructions: 
  ```
  add, sub, and, or, addi, andi, ori, lw, sw, beq, bne, j
  ```

* Test data and their address

  <img src="https://github.com/user-attachments/assets/24cfe2d1-3121-4791-b400-51360d2ddc5d" width="40%" height="40%">


## Simulation Result
<img src="https://github.com/user-attachments/assets/de88ded4-e3e3-4a3c-957f-56b02909b4ea" width="100%" height="100%">


