$date
	Sun Sep 17 14:25:20 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux4_test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 2 & control [1:0] $end
$scope module m4 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 2 + control [1:0] $end
$var wire 1 , o1 $end
$var wire 1 - o2 $end
$var wire 1 ! out $end
$scope module m1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 . control $end
$var wire 1 / not_control $end
$var wire 1 , out $end
$var wire 1 0 wA $end
$var wire 1 1 wB $end
$upscope $end
$scope module m2 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 2 control $end
$var wire 1 3 not_control $end
$var wire 1 - out $end
$var wire 1 4 wA $end
$var wire 1 5 wB $end
$upscope $end
$scope module m3 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 6 control $end
$var wire 1 7 not_control $end
$var wire 1 ! out $end
$var wire 1 8 wA $end
$var wire 1 9 wB $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
08
17
06
05
04
13
02
01
00
1/
0.
0-
0,
b0 +
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
18
1,
10
1"
1'
#2
0!
08
0,
00
0"
0'
1#
1(
#3
1!
18
1,
10
1"
1'
#4
0!
08
0,
1-
00
14
0"
0'
0#
0(
1$
1)
#5
1!
18
1,
10
1"
1'
#6
0!
08
0,
00
0"
0'
1#
1(
#7
1!
18
1,
10
1"
1'
#8
0!
08
0,
0-
00
04
0"
0'
0#
0(
0$
0)
1%
1*
#9
1!
18
1,
10
1"
1'
#10
0!
08
0,
00
0"
0'
1#
1(
#11
1!
18
1,
10
1"
1'
#12
0!
08
0,
1-
00
14
0"
0'
0#
0(
1$
1)
#13
1!
18
1,
10
1"
1'
#14
0!
08
0,
00
0"
0'
1#
1(
#15
1!
18
1,
10
1"
1'
#16
0!
08
0,
0-
0/
03
00
04
1.
12
0"
0'
0#
0(
0$
0)
0%
0*
b1 &
b1 +
#17
1"
1'
#18
1!
18
1,
11
0"
0'
1#
1(
#19
1"
1'
#20
0!
08
0,
01
0"
0'
0#
0(
1$
1)
#21
1"
1'
#22
1!
18
1,
11
0"
0'
1#
1(
#23
1"
1'
#24
0!
08
0,
1-
01
15
0"
0'
0#
0(
0$
0)
1%
1*
#25
1"
1'
#26
1!
18
1,
11
0"
0'
1#
1(
#27
1"
1'
#28
0!
08
0,
01
0"
0'
0#
0(
1$
1)
#29
1"
1'
#30
1!
18
1,
11
0"
0'
1#
1(
#31
1"
1'
#32
0!
08
0,
0-
1/
13
07
09
01
05
0.
02
16
0"
0'
0#
0(
0$
0)
0%
0*
b10 &
b10 +
#33
1,
10
1"
1'
#34
0,
00
0"
0'
1#
1(
#35
1,
10
1"
1'
#36
1!
19
0,
1-
00
14
0"
0'
0#
0(
1$
1)
#37
1,
10
1"
1'
#38
0,
00
0"
0'
1#
1(
#39
1,
10
1"
1'
#40
0!
09
0,
0-
00
04
0"
0'
0#
0(
0$
0)
1%
1*
#41
1,
10
1"
1'
#42
0,
00
0"
0'
1#
1(
#43
1,
10
1"
1'
#44
1!
19
0,
1-
00
14
0"
0'
0#
0(
1$
1)
#45
1,
10
1"
1'
#46
0,
00
0"
0'
1#
1(
#47
1,
10
1"
1'
#48
0!
09
0,
0-
0/
03
00
04
1.
12
0"
0'
0#
0(
0$
0)
0%
0*
b11 &
b11 +
#49
1"
1'
#50
1,
11
0"
0'
1#
1(
#51
1"
1'
#52
0,
01
0"
0'
0#
0(
1$
1)
#53
1"
1'
#54
1,
11
0"
0'
1#
1(
#55
1"
1'
#56
1!
19
0,
1-
01
15
0"
0'
0#
0(
0$
0)
1%
1*
#57
1"
1'
#58
1,
11
0"
0'
1#
1(
#59
1"
1'
#60
0,
01
0"
0'
0#
0(
1$
1)
#61
1"
1'
#62
1,
11
0"
0'
1#
1(
#63
1"
1'
#64
0!
09
0,
0-
01
05
0"
0'
0#
0(
0$
0)
0%
0*
