\doxysubsubsubsection{ADC Direct Memory Access Mode For Multi Mode}
\hypertarget{group__ADCEx__Direct__memory__access__mode__for__multi__mode}{}\label{group__ADCEx__Direct__memory__access__mode__for__multi__mode}\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{ADC\+\_\+\+DMAACCESSMODE\+\_\+1}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{ADC\+\_\+\+DMAACCESSMODE\+\_\+2}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{ADC\+\_\+\+DMAACCESSMODE\+\_\+3}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__ADCEx__Direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}\label{group__ADCEx__Direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}}
\index{ADC\_DMAACCESSMODE\_1@{ADC\_DMAACCESSMODE\_1}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_1}{ADC\_DMAACCESSMODE\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+1~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}})}

DMA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3) \Hypertarget{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}\label{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}}
\index{ADC\_DMAACCESSMODE\_2@{ADC\_DMAACCESSMODE\_2}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_2}{ADC\_DMAACCESSMODE\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+2~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}})}

DMA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2) \Hypertarget{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}\label{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}}
\index{ADC\_DMAACCESSMODE\_3@{ADC\_DMAACCESSMODE\_3}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_3}{ADC\_DMAACCESSMODE\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+3~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}})}

DMA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) \Hypertarget{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}\label{group__ADCEx__Direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795} 
\index{ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}!ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}}
\index{ADC\_DMAACCESSMODE\_DISABLED@{ADC\_DMAACCESSMODE\_DISABLED}!ADC Direct Memory Access Mode For Multi Mode@{ADC Direct Memory Access Mode For Multi Mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DMAACCESSMODE\_DISABLED}{ADC\_DMAACCESSMODE\_DISABLED}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DMAACCESSMODE\+\_\+\+DISABLED~0x00000000U}

DMA mode disabled 