* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jul 1 2025 18:43:41

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  113
    LUTs:                 292
    RAMs:                 0
    IOBs:                 85
    GBs:                  4
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 295/3520
        Combinational Logic Cells: 182      out of   3520      5.17045%
        Sequential Logic Cells:    113      out of   3520      3.21023%
        Logic Tiles:               92       out of   440       20.9091%
    Registers: 
        Logic Registers:           113      out of   3520      3.21023%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                47       out of   107       43.9252%
        Output Pins:               33       out of   107       30.8411%
        InOut Pins:                5        out of   107       4.6729%
    Global Buffers:                4        out of   8         50%
    PLLs:                          1        out of   2         50%

IO Bank Utilization:
--------------------
    Bank 3: 24       out of   28        85.7143%
    Bank 1: 25       out of   29        86.2069%
    Bank 0: 22       out of   27        81.4815%
    Bank 2: 14       out of   23        60.8696%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                                -----------   
    1           Input      SB_LVCMOS    No       3        Simple Input                               A[3]          
    2           Input      SB_LVCMOS    No       3        Simple Input                               A[28]         
    3           Input      SB_LVCMOS    No       3        Simple Input                               A[22]         
    4           Input      SB_LVCMOS    No       3        Simple Input                               A[26]         
    7           Input      SB_LVCMOS    No       3        Simple Input                               A[29]         
    8           Input      SB_LVCMOS    No       3        Simple Input                               A[24]         
    9           Input      SB_LVCMOS    No       3        Simple Input                               A[30]         
    10          Input      SB_LVCMOS    No       3        Simple Input                               A[31]         
    11          Input      SB_LVCMOS    No       3        Simple Input                               A[27]         
    12          Input      SB_LVCMOS    No       3        Simple Input                               A[25]         
    15          Input      SB_LVCMOS    No       3        Simple Input                               A[21]         
    16          Input      SB_LVCMOS    No       3        Simple Input                               A[23]         
    17          Input      SB_LVCMOS    No       3        Simple Input                               A[20]         
    18          Input      SB_LVCMOS    No       3        Simple Input                               A[4]          
    19          Input      SB_LVCMOS    No       3        Simple Input                               A[5]          
    20          Input      SB_LVCMOS    No       3        Simple Input                               A[6]          
    21          Input      SB_LVCMOS    No       3        Simple Input                               A[7]          
    26          Input      SB_LVCMOS    No       3        Simple Input                               A[12]         
    28          Input      SB_LVCMOS    No       3        Simple Input                               A[13]         
    29          Input      SB_LVCMOS    No       3        Simple Input                               A[14]         
    31          Input      SB_LVCMOS    No       3        Simple Input                               A[15]         
    32          Input      SB_LVCMOS    No       3        Simple Input                               A[16]         
    33          Input      SB_LVCMOS    No       3        Simple Input                               A[17]         
    34          Input      SB_LVCMOS    No       3        Simple Input                               A[18]         
    37          Input      SB_LVCMOS    No       2        Simple Input                               A[19]         
    52          Input      SB_LVCMOS    No       2        Simple Input                               CLK6          
    62          Input      SB_LVCMOS    No       2        Simple Input                               RESETn        
    83          Input      SB_LVCMOS    No       1        Simple Input                               OVL           
    93          Input      SB_LVCMOS    No       1        Simple Input                               XCLK          
    94          Input      SB_LVCMOS    No       1        Simple Input                               CLK28_IN      
    102         Input      SB_LVCMOS    No       1        Simple Input                               XCLK_ENn      
    106         Input      SB_LVCMOS    Yes      1        Simple Input                               ROM_DELAY[1]  
    107         Input      SB_LVCMOS    Yes      1        Simple Input                               ROM_DELAY[0]  
    110         Input      SB_LVCMOS    Yes      0        Simple Input                               AUTOBOOT      
    112         Input      SB_LVCMOS    Yes      0        Simple Input                               PPIO_J        
    113         Input      SB_LVCMOS    Yes      0        Simple Input                               SPIO_J        
    129         Input      SB_LVCMOS    No       0        Simple Input                               CLK40_IN      
    130         Input      SB_LVCMOS    No       0        Simple Input                               CPUCONFn      
    134         Input      SB_LVCMOS    No       0        Simple Input                               TSn           
    136         Input      SB_LVCMOS    No       0        Simple Input                               TM[0]         
    137         Input      SB_LVCMOS    No       0        Simple Input                               TM[1]         
    138         Input      SB_LVCMOS    No       0        Simple Input                               TT[0]         
    139         Input      SB_LVCMOS    No       0        Simple Input                               TT[1]         
    141         Input      SB_LVCMOS    No       0        Simple Input                               TM[2]         
    142         Input      SB_LVCMOS    No       0        Simple Input                               RnW           
    143         Input      SB_LVCMOS    No       0        Simple Input                               A[2]          
    144         Input      SB_LVCMOS    No       0        Simple Input                               A[1]          

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                                -----------   
    48          Output     SB_LVCMOS    No       2        Simple Output                              RAMSPACEn     
    55          Output     SB_LVCMOS    No       2        Simple Output                              BPRO_ENn      
    56          Output     SB_LVCMOS    No       2        Simple Output                              CONFIGENn     
    60          Output     SB_LVCMOS    No       2        Simple Output                              F_WRITEn      
    61          Output     SB_LVCMOS    No       2        Simple Output                              F_RSTn        
    63          Output     SB_LVCMOS    No       2        Simple Output                              TICK60        
    64          Output     SB_LVCMOS    No       2        Simple Output                              TICK50        
    73          Output     SB_LVCMOS    No       1        Simple Output                              PCIAT[1]      
    74          Output     SB_LVCMOS    No       1        Simple Output                              PCIAT[0]      
    75          Output     SB_LVCMOS    No       1        Simple Output                              PCS0          
    76          Output     SB_LVCMOS    No       1        Simple Output                              PCS1          
    78          Output     SB_LVCMOS    No       1        Simple Output                              SCS0          
    79          Output     SB_LVCMOS    No       1        Simple Output                              SCS1          
    80          Output     SB_LVCMOS    No       1        Simple Output                              CIACS0n       
    81          Output     SB_LVCMOS    No       1        Simple Output                              CIACS1n       
    82          Output     SB_LVCMOS    No       1        Simple Output                              RTC_ENn       
    84          Output     SB_LVCMOS    No       1        Simple Output                              F_BANK[1]     
    85          Output     SB_LVCMOS    No       1        Simple Output                              F_BANK[0]     
    87          Output     SB_LVCMOS    No       1        Simple Output                              PPIO          
    88          Output     SB_LVCMOS    No       1        Simple Output                              SPIO          
    90          Output     SB_LVCMOS    No       1        Simple Output                              ATA_ENn       
    91          Output     SB_LVCMOS    No       1        Simple Output                              BREG_ENn      
    95          Output     SB_LVCMOS    No       1        Simple Output                              F_ENn         
    96          Output     SB_LVCMOS    No       1        Simple Output                              F_READn       
    97          Output     SB_LVCMOS    No       1        Simple Output                              AGNUS_CLK     
    99          Output     SB_LVCMOS    No       1        Simple Output                              F_WPn         
    115         Output     SB_LVCMOS    No       0        Output Tristatable by Enable               TCIn          
    116         Output     SB_LVCMOS    No       0        Output Tristatable by Enable               TBIn          
    118         Output     SB_LVCMOS    No       0        Simple Output                              REGSPACEn     
    119         Output     SB_LVCMOS    No       0        Simple Output                              BUFENn        
    122         Output     SB_LVCMOS    No       0        Simple Output                              CLK_CIA       
    124         Output     SB_LVCMOS    No       0        Simple Output                              ROMENn        
    135         Output     SB_LVCMOS    No       0        Simple Output                              PORTSIZE      

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name   
    ----------  ---------  -----------  -------  -------  -----------                                -----------   
    43          InOut      SB_LVCMOS    No       2        Simple Input Output Tristatable by Enable  D[4]          
    44          InOut      SB_LVCMOS    No       2        Simple Input Output Tristatable by Enable  D[5]          
    45          InOut      SB_LVCMOS    No       2        Simple Input Output Tristatable by Enable  D[6]          
    47          InOut      SB_LVCMOS    No       2        Simple Input Output Tristatable by Enable  D[7]          
    117         InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  TACKn         

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name   
    -------------  -------  ---------  ------  -----------   
    3              2        IO         36      CLK6_c_g      
    5              1        IO         11      CLK28_IN_c_g  
    7              0        IO         20      CLK40_IN_c_g  
    4              0                   37      RESETn_c_i_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 12 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     2350 out of 146184      1.60756%
                          Span 4      538 out of  29696      1.81169%
                         Span 12      236 out of   5632      4.19034%
                  Global network        5 out of      8      62.5%
      Vertical Inter-LUT Connect       55 out of   6720      0.818452%

