// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of inputs_V
//        bit 31~0 - inputs_V[31:0] (Read/Write)
// 0x14 : reserved
// 0x78 : Data signal of result_V
//        bit 31~0 - result_V[31:0] (Read/Write)
// 0x7c : reserved
// 0x20 ~
// 0x3f : Memory 'layerWeigth_0_V' (6 * 32b)
//        Word n : bit [31:0] - layerWeigth_0_V[n]
// 0x40 ~
// 0x4f : Memory 'layerWeigth_1_V' (3 * 32b)
//        Word n : bit [31:0] - layerWeigth_1_V[n]
// 0x50 ~
// 0x5f : Memory 'bias_V' (3 * 32b)
//        Word n : bit [31:0] - bias_V[n]
// 0x60 ~
// 0x6f : Memory 'outputLayerWeigth_V' (3 * 32b)
//        Word n : bit [31:0] - outputLayerWeigth_V[n]
// 0x70 ~
// 0x77 : Memory 'outputLayerBias_V' (1 * 32b)
//        Word n : bit [31:0] - outputLayerBias_V[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XTOPANN_AXILITES_ADDR_AP_CTRL                  0x00
#define XTOPANN_AXILITES_ADDR_GIE                      0x04
#define XTOPANN_AXILITES_ADDR_IER                      0x08
#define XTOPANN_AXILITES_ADDR_ISR                      0x0c
#define XTOPANN_AXILITES_ADDR_INPUTS_V_DATA            0x10
#define XTOPANN_AXILITES_BITS_INPUTS_V_DATA            32
#define XTOPANN_AXILITES_ADDR_RESULT_V_DATA            0x78
#define XTOPANN_AXILITES_BITS_RESULT_V_DATA            32
#define XTOPANN_AXILITES_ADDR_LAYERWEIGTH_0_V_BASE     0x20
#define XTOPANN_AXILITES_ADDR_LAYERWEIGTH_0_V_HIGH     0x3f
#define XTOPANN_AXILITES_WIDTH_LAYERWEIGTH_0_V         32
#define XTOPANN_AXILITES_DEPTH_LAYERWEIGTH_0_V         6
#define XTOPANN_AXILITES_ADDR_LAYERWEIGTH_1_V_BASE     0x40
#define XTOPANN_AXILITES_ADDR_LAYERWEIGTH_1_V_HIGH     0x4f
#define XTOPANN_AXILITES_WIDTH_LAYERWEIGTH_1_V         32
#define XTOPANN_AXILITES_DEPTH_LAYERWEIGTH_1_V         3
#define XTOPANN_AXILITES_ADDR_BIAS_V_BASE              0x50
#define XTOPANN_AXILITES_ADDR_BIAS_V_HIGH              0x5f
#define XTOPANN_AXILITES_WIDTH_BIAS_V                  32
#define XTOPANN_AXILITES_DEPTH_BIAS_V                  3
#define XTOPANN_AXILITES_ADDR_OUTPUTLAYERWEIGTH_V_BASE 0x60
#define XTOPANN_AXILITES_ADDR_OUTPUTLAYERWEIGTH_V_HIGH 0x6f
#define XTOPANN_AXILITES_WIDTH_OUTPUTLAYERWEIGTH_V     32
#define XTOPANN_AXILITES_DEPTH_OUTPUTLAYERWEIGTH_V     3
#define XTOPANN_AXILITES_ADDR_OUTPUTLAYERBIAS_V_BASE   0x70
#define XTOPANN_AXILITES_ADDR_OUTPUTLAYERBIAS_V_HIGH   0x77
#define XTOPANN_AXILITES_WIDTH_OUTPUTLAYERBIAS_V       32
#define XTOPANN_AXILITES_DEPTH_OUTPUTLAYERBIAS_V       1

