// Seed: 2198410803
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    input wire id_3,
    output tri1 id_4
);
  initial assume (1 || id_1 || -1'b0);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8
    , id_14,
    output tri1 id_9,
    output uwire id_10,
    input tri id_11,
    output tri id_12
);
  assign id_14 = id_8;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_12,
      id_7,
      id_5
  );
endmodule
