{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480287568264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480287568288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:59:28 2016 " "Processing started: Sun Nov 27 20:59:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480287568288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287568288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287568288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480287569792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480287569793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_control-Behavior " "Found design unit 1: unit_control-Behavior" {  } { { "unit_control.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611597 ""} { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-Behavior " "Found design unit 1: sign_ext-Behavior" {  } { { "sign_ext.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611604 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers_file-Behavior " "Found design unit 1: registers_file-Behavior" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611611 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers_file " "Found entity 1: registers_file" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavior " "Found design unit 1: program_counter-Behavior" {  } { { "program_counter.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611619 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611626 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-Behavior " "Found design unit 1: mem_wb-Behavior" {  } { { "mem_wb.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611633 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_mem-Behavior " "Found design unit 1: instruction_mem-Behavior" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611641 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-Behavior " "Found design unit 1: if_id-Behavior" {  } { { "if_id.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611653 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-Behavior " "Found design unit 1: id_ex-Behavior" {  } { { "id_ex.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611663 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-Behavior " "Found design unit 1: ex_mem-Behavior" {  } { { "ex_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611671 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Behavior " "Found design unit 1: data_mem-Behavior" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611678 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611685 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-Behavior " "Found design unit 1: alu_control-Behavior" {  } { { "alu_control.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611700 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_component-Behavior " "Found design unit 1: alu_component-Behavior" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611707 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480287611820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "useless_output cpu.vhd(14) " "Verilog HDL or VHDL warning at cpu.vhd(14): object \"useless_output\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480287611825 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_ctrl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_ctrl\"" {  } { { "cpu.vhd" "alu_ctrl" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct alu_control.vhd(24) " "VHDL Process Statement warning at alu_control.vhd(24): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_control.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611829 "|cpu|alu_control:alu_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_component alu_component:pc_plus_four_adder " "Elaborating entity \"alu_component\" for hierarchy \"alu_component:pc_plus_four_adder\"" {  } { { "cpu.vhd" "pc_plus_four_adder" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611830 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(25) " "VHDL Process Statement warning at alu_component.vhd(25): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611833 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(25) " "VHDL Process Statement warning at alu_component.vhd(25): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611833 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(28) " "VHDL Process Statement warning at alu_component.vhd(28): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611833 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(28) " "VHDL Process Statement warning at alu_component.vhd(28): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611833 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_output_temp alu_component.vhd(30) " "VHDL Process Statement warning at alu_component.vhd(30): signal \"alu_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611834 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_output_temp alu_component.vhd(31) " "VHDL Process Statement warning at alu_component.vhd(31): signal \"alu_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611834 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(35) " "VHDL Process Statement warning at alu_component.vhd(35): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611834 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(35) " "VHDL Process Statement warning at alu_component.vhd(35): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611834 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(38) " "VHDL Process Statement warning at alu_component.vhd(38): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611834 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(38) " "VHDL Process Statement warning at alu_component.vhd(38): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611834 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(41) " "VHDL Process Statement warning at alu_component.vhd(41): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(41) " "VHDL Process Statement warning at alu_component.vhd(41): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_zero_flag alu_component.vhd(21) " "VHDL Process Statement warning at alu_component.vhd(21): inferring latch(es) for signal or variable \"alu_zero_flag\", which holds its previous value in one or more paths through the process" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_output_temp alu_component.vhd(21) " "VHDL Process Statement warning at alu_component.vhd(21): inferring latch(es) for signal or variable \"alu_output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[0\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[0\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[1\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[1\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[2\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[2\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[3\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[3\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[4\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[4\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[5\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[5\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[6\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[6\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[7\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[7\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[8\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[8\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611835 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[9\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[9\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[10\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[10\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[11\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[11\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[12\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[12\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[13\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[13\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[14\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[14\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[15\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[15\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[16\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[16\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[17\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[17\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[18\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[18\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[19\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[19\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[20\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[20\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[21\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[21\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[22\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[22\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[23\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[23\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611836 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[24\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[24\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[25\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[25\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[26\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[26\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[27\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[27\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[28\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[28\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[29\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[29\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[30\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[30\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[31\] alu_component.vhd(21) " "Inferred latch for \"alu_output_temp\[31\]\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_zero_flag alu_component.vhd(21) " "Inferred latch for \"alu_zero_flag\" at alu_component.vhd(21)" {  } { { "alu_component.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611837 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:if_to_id " "Elaborating entity \"if_id\" for hierarchy \"if_id:if_to_id\"" {  } { { "cpu.vhd" "if_to_id" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex id_ex:id_to_ex " "Elaborating entity \"id_ex\" for hierarchy \"id_ex:id_to_ex\"" {  } { { "cpu.vhd" "id_to_ex" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem ex_mem:ex_to_mem " "Elaborating entity \"ex_mem\" for hierarchy \"ex_mem:ex_to_mem\"" {  } { { "cpu.vhd" "ex_to_mem" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:mem_to_wb " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:mem_to_wb\"" {  } { { "cpu.vhd" "mem_to_wb" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:i_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:i_mem\"" {  } { { "cpu.vhd" "i_mem" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611854 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "instruction_mem.vhd(16) " "VHDL Subtype or Type Declaration warning at instruction_mem.vhd(16): subtype or type has null range" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 16 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1480287611856 "|cpu|instruction_mem:i_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_position instruction_mem.vhd(14) " "Verilog HDL or VHDL warning at instruction_mem.vhd(14): object \"mem_position\" assigned a value but never read" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480287611856 "|cpu|instruction_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:d_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:d_mem\"" {  } { { "cpu.vhd" "d_mem" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611857 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "data_mem.vhd(14) " "VHDL Subtype or Type Declaration warning at data_mem.vhd(14): subtype or type has null range" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 14 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data data_mem.vhd(20) " "VHDL Process Statement warning at data_mem.vhd(20): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mem_address data_mem.vhd(20) " "VHDL Process Statement warning at data_mem.vhd(20): signal \"data_mem_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory data_mem.vhd(22) " "VHDL Process Statement warning at data_mem.vhd(22): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mem_address data_mem.vhd(22) " "VHDL Process Statement warning at data_mem.vhd(22): signal \"data_mem_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data data_mem.vhd(17) " "VHDL Process Statement warning at data_mem.vhd(17): inferring latch(es) for signal or variable \"read_data\", which holds its previous value in one or more paths through the process" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_mem.vhd(17) " "Inferred latch for \"read_data\[0\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_mem.vhd(17) " "Inferred latch for \"read_data\[1\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_mem.vhd(17) " "Inferred latch for \"read_data\[2\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_mem.vhd(17) " "Inferred latch for \"read_data\[3\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611860 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_mem.vhd(17) " "Inferred latch for \"read_data\[4\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_mem.vhd(17) " "Inferred latch for \"read_data\[5\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_mem.vhd(17) " "Inferred latch for \"read_data\[6\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_mem.vhd(17) " "Inferred latch for \"read_data\[7\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_mem.vhd(17) " "Inferred latch for \"read_data\[8\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_mem.vhd(17) " "Inferred latch for \"read_data\[9\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_mem.vhd(17) " "Inferred latch for \"read_data\[10\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_mem.vhd(17) " "Inferred latch for \"read_data\[11\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_mem.vhd(17) " "Inferred latch for \"read_data\[12\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_mem.vhd(17) " "Inferred latch for \"read_data\[13\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_mem.vhd(17) " "Inferred latch for \"read_data\[14\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_mem.vhd(17) " "Inferred latch for \"read_data\[15\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_mem.vhd(17) " "Inferred latch for \"read_data\[16\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_mem.vhd(17) " "Inferred latch for \"read_data\[17\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_mem.vhd(17) " "Inferred latch for \"read_data\[18\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_mem.vhd(17) " "Inferred latch for \"read_data\[19\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611861 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_mem.vhd(17) " "Inferred latch for \"read_data\[20\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_mem.vhd(17) " "Inferred latch for \"read_data\[21\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_mem.vhd(17) " "Inferred latch for \"read_data\[22\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_mem.vhd(17) " "Inferred latch for \"read_data\[23\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_mem.vhd(17) " "Inferred latch for \"read_data\[24\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_mem.vhd(17) " "Inferred latch for \"read_data\[25\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_mem.vhd(17) " "Inferred latch for \"read_data\[26\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_mem.vhd(17) " "Inferred latch for \"read_data\[27\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_mem.vhd(17) " "Inferred latch for \"read_data\[28\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_mem.vhd(17) " "Inferred latch for \"read_data\[29\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_mem.vhd(17) " "Inferred latch for \"read_data\[30\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_mem.vhd(17) " "Inferred latch for \"read_data\[31\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611862 "|cpu|data_mem:d_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_file registers_file:registers " "Elaborating entity \"registers_file\" for hierarchy \"registers_file:registers\"" {  } { { "cpu.vhd" "registers" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611864 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write registers_file.vhd(22) " "VHDL Process Statement warning at registers_file.vhd(22): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611866 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_reg registers_file.vhd(23) " "VHDL Process Statement warning at registers_file.vhd(23): signal \"write_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data registers_file.vhd(24) " "VHDL Process Statement warning at registers_file.vhd(24): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_number1 registers_file.vhd(24) " "VHDL Process Statement warning at registers_file.vhd(24): signal \"reg_number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_reg1 registers_file.vhd(27) " "VHDL Process Statement warning at registers_file.vhd(27): signal \"read_reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registers_file.vhd(28) " "VHDL Process Statement warning at registers_file.vhd(28): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_number1 registers_file.vhd(28) " "VHDL Process Statement warning at registers_file.vhd(28): signal \"reg_number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_reg2 registers_file.vhd(29) " "VHDL Process Statement warning at registers_file.vhd(29): signal \"read_reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registers_file.vhd(30) " "VHDL Process Statement warning at registers_file.vhd(30): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_number2 registers_file.vhd(30) " "VHDL Process Statement warning at registers_file.vhd(30): signal \"reg_number2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611867 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_number1 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"reg_number1\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data1 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"read_data1\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_number2 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"reg_number2\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data2 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"read_data2\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[0\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[1\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[2\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[3\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611868 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[4\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[5\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[5\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[6\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[6\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[7\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[7\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[8\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[8\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[9\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[9\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[10\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[10\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[11\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[11\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[12\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[12\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[13\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[13\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[14\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[14\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[15\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[15\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[16\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[16\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[17\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[17\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[18\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[18\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611869 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[19\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[19\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[20\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[20\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[21\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[21\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[22\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[22\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[23\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[23\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[24\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[24\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[25\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[25\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[26\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[26\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[27\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[27\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[28\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[28\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[29\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[29\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[30\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[30\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[31\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[31\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611870 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[0\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[1\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[2\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[3\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[4\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[0\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[1\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[2\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[3\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[4\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[5\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[5\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[6\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[6\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[7\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[7\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[8\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[8\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[9\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[9\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[10\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[10\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[11\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[11\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611871 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[12\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[12\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[13\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[13\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[14\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[14\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[15\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[15\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[16\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[16\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[17\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[17\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[18\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[18\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[19\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[19\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[20\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[20\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[21\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[21\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[22\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[22\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[23\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[23\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[24\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[24\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[25\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[25\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[26\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[26\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[27\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[27\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611872 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[28\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[28\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[29\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[29\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[30\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[30\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[31\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[31\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[0\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[1\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[2\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[3\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[4\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287611873 "|cpu|registers_file:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "cpu.vhd" "pc" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_pc " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_pc\"" {  } { { "cpu.vhd" "mux_pc" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source0 mux2to1.vhd(17) " "VHDL Process Statement warning at mux2to1.vhd(17): signal \"mux_source0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 "|cpu|mux2to1:mux_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source1 mux2to1.vhd(19) " "VHDL Process Statement warning at mux2to1.vhd(19): signal \"mux_source1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 "|cpu|mux2to1:mux_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_reg_dest " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_reg_dest\"" {  } { { "cpu.vhd" "mux_reg_dest" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source0 mux2to1.vhd(17) " "VHDL Process Statement warning at mux2to1.vhd(17): signal \"mux_source0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 "|cpu|mux2to1:mux_reg_dest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source1 mux2to1.vhd(19) " "VHDL Process Statement warning at mux2to1.vhd(19): signal \"mux_source1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 "|cpu|mux2to1:mux_reg_dest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control unit_control:main_uc " "Elaborating entity \"unit_control\" for hierarchy \"unit_control:main_uc\"" {  } { { "cpu.vhd" "main_uc" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:sign_extend " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:sign_extend\"" {  } { { "cpu.vhd" "sign_extend" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480287611878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_left_2.vhd 2 1 " "Using design file shift_left_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-Behavior " "Found design unit 1: shift_left_2-Behavior" {  } { { "shift_left_2.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611946 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480287611946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480287611946 ""}
{ "Error" "EVRFX_VHDL_TYPE_ERROR_IN_QUALIFIED_EXPRESSION_EXPECTED_ANOTHER_TYPE" "SHIFT_LEFT std_logic_vector shift_left_2.vhd(18) " "VHDL Qualified Expression error at shift_left_2.vhd(18): SHIFT_LEFT type specified in Qualified Expression must match std_logic_vector type that is implied for expression by context" {  } { { "shift_left_2.vhd" "" { Text "C:/Users/RosangelaAparecidada/Documents/GitHub/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd" 18 0 0 } }  } 0 10511 "VHDL Qualified Expression error at %3!s!: %1!s! type specified in Qualified Expression must match %2!s! type that is implied for expression by context" 0 0 "Analysis & Synthesis" 0 -1 1480287611947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "870 " "Peak virtual memory: 870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480287612184 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 21:00:12 2016 " "Processing ended: Sun Nov 27 21:00:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480287612184 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480287612184 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480287612184 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480287612184 ""}
