Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 27 16:25:04 2023
| Host         : LAPTOP-CTGRF3O8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.700        0.000                      0                10559        0.059        0.000                      0                10559        1.100        0.000                       0                  6267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           2.659        0.000                      0                   46        0.155        0.000                      0                   46        4.232        0.000                       0                   119  
  clkout2          34.098        0.000                      0                  298        0.059        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          38.811        0.000                      0                 8699        0.086        0.000                      0                 8699       49.358        0.000                       0                  5982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.837        0.000                      0                  264        0.230        0.000                      0                  264  
clkout3       clkout0             0.700        0.000                      0                   32        1.158        0.000                      0                   32  
clkout0       clkout2             5.851        0.000                      0                   12        0.158        0.000                      0                   12  
clkout3       clkout2            15.971        0.000                      0                  135        0.286        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.733        0.000                      0                 1251        0.127        0.000                      0                 1251  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.093ns  (logic 0.739ns (35.309%)  route 1.354ns (64.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.571 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=10, routed)          0.980     4.551    vga/U12/data_buf_reg_0_3_24_29
    SLICE_X20Y143        LUT5 (Prop_lut5_I2_O)        0.043     4.594 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.374     4.968    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.627    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.091ns  (logic 0.749ns (35.813%)  route 1.342ns (64.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns = ( 2.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.468     2.874    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X10Y138        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.580 r  vga/MEMBUF_reg_0_63_0_2/RAMB/O
                         net (fo=10, routed)          0.954     4.534    vga/U12/data_buf_reg_0_3_24_29_2
    SLICE_X22Y142        LUT5 (Prop_lut5_I4_O)        0.043     4.577 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.388     4.965    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.601     7.829    
                         clock uncertainty           -0.066     7.763    
    SLICE_X14Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.651    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.651    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        2.020ns  (logic 0.743ns (36.774%)  route 1.277ns (63.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.575 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=10, routed)          0.963     4.538    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X23Y142        LUT5 (Prop_lut5_I2_O)        0.043     4.581 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.315     4.895    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.601     7.829    
                         clock uncertainty           -0.066     7.763    
    SLICE_X14Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.652    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.652    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.969ns  (logic 0.749ns (38.046%)  route 1.220ns (61.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.581 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=10, routed)          0.851     4.432    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X23Y141        LUT5 (Prop_lut5_I2_O)        0.043     4.475 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.368     4.843    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.622    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.967ns  (logic 0.739ns (37.571%)  route 1.228ns (62.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.571 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=10, routed)          0.925     4.496    vga/U12/data_buf_reg_0_3_24_29
    SLICE_X23Y141        LUT5 (Prop_lut5_I2_O)        0.043     4.539 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.303     4.842    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.666    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.666    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.935ns  (logic 0.749ns (38.706%)  route 1.186ns (61.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.581 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=10, routed)          0.823     4.403    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X13Y142        LUT5 (Prop_lut5_I2_O)        0.043     4.446 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.363     4.810    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.650    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMB/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.895ns  (logic 0.749ns (39.531%)  route 1.146ns (60.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.706     3.581 r  vga/MEMBUF_reg_128_191_0_2/RAMB/O
                         net (fo=10, routed)          0.872     4.452    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X14Y143        LUT5 (Prop_lut5_I2_O)        0.043     4.495 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.274     4.770    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.601     7.829    
                         clock uncertainty           -0.066     7.763    
    SLICE_X14Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.623    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.851ns  (logic 0.743ns (40.135%)  route 1.108ns (59.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.126ns = ( 2.874 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.468     2.874    vga/MEMBUF_reg_0_63_0_2/WCLK
    SLICE_X10Y138        RAMD64E                                      r  vga/MEMBUF_reg_0_63_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.574 r  vga/MEMBUF_reg_0_63_0_2/RAMC/O
                         net (fo=10, routed)          0.693     4.267    vga/U12/data_buf_reg_0_3_24_29_4
    SLICE_X11Y142        LUT5 (Prop_lut5_I4_O)        0.043     4.310 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.415     4.725    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.601     7.829    
                         clock uncertainty           -0.066     7.763    
    SLICE_X14Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.616    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.616    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMA/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.880ns  (logic 0.739ns (39.300%)  route 1.141ns (60.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.696     3.571 r  vga/MEMBUF_reg_128_191_0_2/RAMA/O
                         net (fo=10, routed)          0.783     4.354    vga/U12/data_buf_reg_0_3_24_29
    SLICE_X10Y143        LUT5 (Prop_lut5_I2_O)        0.043     4.397 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.358     4.755    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X10Y141        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y141        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.579     7.851    
                         clock uncertainty           -0.066     7.785    
    SLICE_X10Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.650    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 vga/MEMBUF_reg_128_191_0_2/RAMC/CLK
                            (falling edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        1.844ns  (logic 0.743ns (40.287%)  route 1.101ns (59.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns = ( 2.875 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.469     2.875    vga/MEMBUF_reg_128_191_0_2/WCLK
    SLICE_X10Y139        RAMD64E                                      r  vga/MEMBUF_reg_128_191_0_2/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.700     3.575 r  vga/MEMBUF_reg_128_191_0_2/RAMC/O
                         net (fo=10, routed)          0.718     4.293    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X12Y142        LUT5 (Prop_lut5_I2_O)        0.043     4.336 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.383     4.719    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.615    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  2.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.118ns (31.971%)  route 0.251ns (68.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.251    -0.096    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.066%)  route 0.284ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X7Y94          FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.284    -0.082    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.539%)  route 0.281ns (70.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X6Y94          FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.281    -0.066    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.118ns (29.336%)  route 0.284ns (70.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.284    -0.063    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.118ns (29.242%)  route 0.286ns (70.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.286    -0.062    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.118ns (27.067%)  route 0.318ns (72.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.318    -0.030    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.118ns (22.467%)  route 0.407ns (77.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.407     0.060    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.434    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.251    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 vga/strdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.202ns (27.678%)  route 0.528ns (72.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X6Y101         FDRE                                         r  vga/strdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.118    -0.400 r  vga/strdata_reg[14]/Q
                         net (fo=1, routed)           0.078    -0.322    vga/U12/strdata__0[13]
    SLICE_X7Y101         LUT6 (Prop_lut6_I4_O)        0.028    -0.294 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=1, routed)           0.093    -0.201    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.028    -0.173 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.357     0.184    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.028     0.212 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.212    vga/U12_n_85
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.238    -0.254    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.087    -0.167    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vga/strdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.202ns (26.656%)  route 0.556ns (73.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X6Y103         FDRE                                         r  vga/strdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.118    -0.401 r  vga/strdata_reg[41]/Q
                         net (fo=1, routed)           0.178    -0.223    vga/U12/strdata__0[36]
    SLICE_X6Y99          LUT5 (Prop_lut5_I3_O)        0.028    -0.195 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.128    -0.067    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X6Y99          LUT4 (Prop_lut4_I2_O)        0.028    -0.039 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.250     0.211    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.028     0.239 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.239    vga/U12_n_90
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.238    -0.254    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.087    -0.167    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 vga/strdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.202ns (26.540%)  route 0.559ns (73.460%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X6Y102         FDRE                                         r  vga/strdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.118    -0.400 f  vga/strdata_reg[24]/Q
                         net (fo=1, routed)           0.139    -0.261    vga/U12/strdata__0[21]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.028    -0.233 f  vga/U12/ascii_code[0]_inv_i_6/O
                         net (fo=1, routed)           0.167    -0.066    vga/U12/ascii_code[0]_inv_i_6_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.028    -0.038 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.253     0.216    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I1_O)        0.028     0.244 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.244    vga/U12_n_91
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.238    -0.254    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.087    -0.167    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y38     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y100    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y102     vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y104     vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X7Y100     vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X7Y101     vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y101     vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y99     vga/strdata_reg[48]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y138    vga/MEMBUF_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y138    vga/MEMBUF_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y138    vga/MEMBUF_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y138    vga/MEMBUF_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y141    vga/data_buf_reg_0_3_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y141    vga/data_buf_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y141    vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.098ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 0.670ns (11.728%)  route 5.043ns (88.272%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.285    -0.866    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y96          LUT4 (Prop_lut4_I1_O)        0.043    -0.823 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=73, routed)          1.667     0.843    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.051     0.894 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.452     1.347    vga/U12/R[3]_i_21_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.136     1.483 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.433     1.915    vga/U12/p_33_in
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.043     1.958 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.489     2.447    vga/U12/R[3]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.043     2.490 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.615     3.105    vga/U12/dout1__31
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.052     3.157 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.605     3.762    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.112    37.860    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.860    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                 34.098    

Slack (MET) :             34.109ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.670ns (11.752%)  route 5.031ns (88.248%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.285    -0.866    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y96          LUT4 (Prop_lut4_I1_O)        0.043    -0.823 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=73, routed)          1.667     0.843    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.051     0.894 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.452     1.347    vga/U12/R[3]_i_21_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.136     1.483 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.433     1.915    vga/U12/p_33_in
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.043     1.958 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.489     2.447    vga/U12/R[3]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.043     2.490 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.615     3.105    vga/U12/dout1__31
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.052     3.157 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.594     3.751    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.112    37.860    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.860    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 34.109    

Slack (MET) :             34.169ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.661ns (11.551%)  route 5.062ns (88.449%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.285    -0.866    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y96          LUT4 (Prop_lut4_I1_O)        0.043    -0.823 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=73, routed)          1.667     0.843    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.051     0.894 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.452     1.347    vga/U12/R[3]_i_21_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.136     1.483 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.433     1.915    vga/U12/p_33_in
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.043     1.958 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.489     2.447    vga/U12/R[3]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.043     2.490 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.615     3.105    vga/U12/dout1__31
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.043     3.148 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.624     3.772    vga/U12/B[2]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.031    37.941    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.941    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 34.169    

Slack (MET) :             34.281ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 0.669ns (12.104%)  route 4.858ns (87.896%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.285    -0.866    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y96          LUT4 (Prop_lut4_I1_O)        0.043    -0.823 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=73, routed)          1.667     0.843    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.051     0.894 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.452     1.347    vga/U12/R[3]_i_21_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.136     1.483 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.433     1.915    vga/U12/p_33_in
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.043     1.958 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.489     2.447    vga/U12/R[3]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.043     2.490 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.735     3.225    vga/U12/dout1__31
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.051     3.276 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.301     3.577    vga/U12/R[3]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.114    37.858    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                 34.281    

Slack (MET) :             34.392ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.669ns (12.351%)  route 4.748ns (87.649%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.285    -0.866    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y96          LUT4 (Prop_lut4_I1_O)        0.043    -0.823 f  vga/U12/char_index_in_page_carry_i_8/O
                         net (fo=73, routed)          1.667     0.843    vga/U12/char_index_in_page_carry_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.051     0.894 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.452     1.347    vga/U12/R[3]_i_21_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.136     1.483 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.433     1.915    vga/U12/p_33_in
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.043     1.958 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.489     2.447    vga/U12/R[3]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I1_O)        0.043     2.490 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.735     3.225    vga/U12/dout1__31
    SLICE_X2Y88          LUT2 (Prop_lut2_I0_O)        0.051     3.276 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.190     3.467    vga/U12/R[3]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.114    37.858    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.858    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 34.392    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.530ns (11.700%)  route 4.000ns (88.300%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X12Y95         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.670    -1.021    vga/U12/PRow[0]
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.047    -0.974 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.260    -0.715    vga/U12/v_count[5]_i_2_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.134    -0.581 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.759     0.178    vga/U12/G[3]_i_4_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.043     0.221 f  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         1.827     2.048    vga/U12/G[3]_i_2_0[4]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.047     2.095 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.485     2.580    vga/U12/B[3]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)       -0.101    37.871    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.871    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.298ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.526ns (11.373%)  route 4.099ns (88.627%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X12Y95         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.670    -1.021    vga/U12/PRow[0]
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.047    -0.974 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.260    -0.715    vga/U12/v_count[5]_i_2_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.134    -0.581 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.759     0.178    vga/U12/G[3]_i_4_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.043     0.221 f  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         1.750     1.971    vga/U12/G[3]_i_2_0[4]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.043     2.014 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.661     2.675    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.000    37.972    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.972    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 35.298    

Slack (MET) :             35.298ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 0.526ns (11.373%)  route 4.099ns (88.627%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X12Y95         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.670    -1.021    vga/U12/PRow[0]
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.047    -0.974 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.260    -0.715    vga/U12/v_count[5]_i_2_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.134    -0.581 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.759     0.178    vga/U12/G[3]_i_4_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.043     0.221 f  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         1.750     1.971    vga/U12/G[3]_i_2_0[4]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.043     2.014 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.661     2.675    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.000    37.972    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.972    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                 35.298    

Slack (MET) :             35.490ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.526ns (11.926%)  route 3.884ns (88.074%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X12Y95         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.670    -1.021    vga/U12/PRow[0]
    SLICE_X10Y95         LUT2 (Prop_lut2_I1_O)        0.047    -0.974 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.260    -0.715    vga/U12/v_count[5]_i_2_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.134    -0.581 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.759     0.178    vga/U12/G[3]_i_4_n_0
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.043     0.221 f  vga/U12/G[3]_i_2/O
                         net (fo=102, routed)         1.827     2.048    vga/U12/G[3]_i_2_0[4]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.043     2.091 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.370     2.460    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    38.054    
                         clock uncertainty           -0.081    37.972    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.022    37.950    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.950    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 35.490    

Slack (MET) :             35.782ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.536ns (12.902%)  route 3.618ns (87.098%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[4]/Q
                         net (fo=540, routed)         2.049     0.358    vga/U12/G[3]_i_2_0[1]
    SLICE_X11Y118        LUT2 (Prop_lut2_I0_O)        0.054     0.412 r  vga/U12/rdn_i_9/O
                         net (fo=1, routed)           1.066     1.479    vga/U12/rdn_i_9_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.137     1.616 f  vga/U12/rdn_i_8/O
                         net (fo=1, routed)           0.255     1.870    vga/U12/rdn_i_8_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.043     1.913 r  vga/U12/rdn_i_4/O
                         net (fo=1, routed)           0.248     2.161    vga/U12/rdn_i_4_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.204 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000     2.204    vga/U12/rdn_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.507    38.601    vga/U12/CLK_OUT3
    SLICE_X10Y96         FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism             -0.599    38.003    
                         clock uncertainty           -0.081    37.921    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.065    37.986    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                         37.986    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 35.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.287    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.347    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.100    -0.374 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.279    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.361    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.415%)  route 0.134ns (59.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.384 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.134    -0.249    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X6Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X6Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.397    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  DISPLAY/P2S_SEG/buff_reg[29]/Q
                         net (fo=1, routed)           0.094    -0.281    DISPLAY/P2S_SEG/buff__0[29]
    SLICE_X3Y79          LUT4 (Prop_lut4_I3_O)        0.028    -0.253 r  DISPLAY/P2S_SEG/buff[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    DISPLAY/P2S_SEG/buff[30]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism              0.040    -0.462    
    SLICE_X3Y79          FDSE (Hold_fdse_C_D)         0.061    -0.401    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.096    -0.274    DISPLAY/P2S_LED/buff[9]
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.038    -0.459    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.037    -0.422    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.647%)  route 0.144ns (61.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.144    -0.238    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X6Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.399    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.471%)  route 0.146ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.146    -0.237    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X6Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.398    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.324%)  route 0.118ns (44.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    BTN_SCAN/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/Q
                         net (fo=7, routed)           0.118    -0.266    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[5]
    SLICE_X12Y87         LUT4 (Prop_lut4_I2_O)        0.028    -0.238 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.526    BTN_SCAN/CLK_OUT3
    SLICE_X12Y87         FDRE                                         r  BTN_SCAN/result_reg[16]/C
                         clock pessimism              0.039    -0.488    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.087    -0.401    BTN_SCAN/result_reg[16]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_0/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  DISPLAY/P2S_SEG/buff_reg_r_0/Q
                         net (fo=1, routed)           0.107    -0.267    DISPLAY/P2S_SEG/buff_reg_r_0_n_0
    SLICE_X7Y79          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y79          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism              0.028    -0.475    
    SLICE_X7Y79          FDRE (Hold_fdre_C_D)         0.044    -0.431    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.115%)  route 0.119ns (44.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    BTN_SCAN/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/Q
                         net (fo=7, routed)           0.119    -0.265    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[5]
    SLICE_X12Y87         LUT4 (Prop_lut4_I2_O)        0.028    -0.237 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.526    BTN_SCAN/CLK_OUT3
    SLICE_X12Y87         FDRE                                         r  BTN_SCAN/result_reg[19]/C
                         clock pessimism              0.039    -0.488    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.087    -0.401    BTN_SCAN/result_reg[19]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y86      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y85      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y79      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y79      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y79      DISPLAY/P2S_SEG/buff_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[36]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.811ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[31][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.872ns  (logic 0.595ns (5.473%)  route 10.277ns (94.527%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        4.762     5.628    core/mem/add/c[0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I0_O)        0.123     5.751 f  core/mem/add/i___116/O
                         net (fo=86, routed)          4.663    10.414    core/mem/ram/data_reg[63][7]_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I4_O)        0.043    10.457 r  core/mem/ram/data[31][4]_i_2/O
                         net (fo=1, routed)           0.477    10.934    core/mem/ram/data[31][4]_i_2_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I2_O)        0.043    10.977 r  core/mem/ram/data[31][4]_i_1/O
                         net (fo=1, routed)           0.000    10.977    core/mem/ram/data[31][4]_i_1_n_0
    SLICE_X14Y150        FDRE                                         r  core/mem/ram/data_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.166    50.221    core/mem/ram/debug_clk
    SLICE_X14Y150        FDRE                                         r  core/mem/ram/data_reg[31][4]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.815    
                         clock uncertainty           -0.095    49.721    
    SLICE_X14Y150        FDRE (Setup_fdre_C_D)        0.067    49.788    core/mem/ram/data_reg[31][4]
  -------------------------------------------------------------------
                         required time                         49.788    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 38.811    

Slack (MET) :             38.938ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[118][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 0.552ns (5.152%)  route 10.162ns (94.848%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 f  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        4.762     5.628    core/mem/add/c[0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I0_O)        0.123     5.751 r  core/mem/add/i___116/O
                         net (fo=86, routed)          5.025    10.777    core/mem/ram/data_reg[63][7]_0
    SLICE_X19Y150        LUT6 (Prop_lut6_I1_O)        0.043    10.820 r  core/mem/ram/data[118][7]_i_1/O
                         net (fo=1, routed)           0.000    10.820    core/mem/ram/data[118][7]_i_1_n_0
    SLICE_X19Y150        FDRE                                         r  core/mem/ram/data_reg[118][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.166    50.221    core/mem/ram/debug_clk
    SLICE_X19Y150        FDRE                                         r  core/mem/ram/data_reg[118][7]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.815    
                         clock uncertainty           -0.095    49.721    
    SLICE_X19Y150        FDRE (Setup_fdre_C_D)        0.037    49.758    core/mem/ram/data_reg[118][7]
  -------------------------------------------------------------------
                         required time                         49.758    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                 38.938    

Slack (MET) :             38.946ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[31][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.737ns  (logic 0.595ns (5.542%)  route 10.142ns (94.458%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        4.762     5.628    core/mem/add/c[0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I0_O)        0.123     5.751 f  core/mem/add/i___116/O
                         net (fo=86, routed)          4.334    10.085    core/mem/add/rs1_data_reg_reg[3]_2
    SLICE_X9Y150         LUT6 (Prop_lut6_I1_O)        0.043    10.128 f  core/mem/add/i___66/O
                         net (fo=2, routed)           0.671    10.799    core/mem/ram/data_reg[31][7]_0
    SLICE_X12Y152        LUT6 (Prop_lut6_I0_O)        0.043    10.842 r  core/mem/ram/data[31][7]_i_1/O
                         net (fo=1, routed)           0.000    10.842    core/mem/ram/data[31][7]_i_1_n_0
    SLICE_X12Y152        FDRE                                         r  core/mem/ram/data_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.166    50.221    core/mem/ram/debug_clk
    SLICE_X12Y152        FDRE                                         r  core/mem/ram/data_reg[31][7]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.815    
                         clock uncertainty           -0.095    49.721    
    SLICE_X12Y152        FDRE (Setup_fdre_C_D)        0.067    49.788    core/mem/ram/data_reg[31][7]
  -------------------------------------------------------------------
                         required time                         49.788    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                 38.946    

Slack (MET) :             38.999ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[118][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 0.595ns (5.570%)  route 10.087ns (94.430%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.220ns = ( 50.220 - 50.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 f  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        4.762     5.628    core/mem/add/c[0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I0_O)        0.123     5.751 r  core/mem/add/i___116/O
                         net (fo=86, routed)          4.705    10.456    core/mem/ram/data_reg[63][7]_0
    SLICE_X8Y156         LUT6 (Prop_lut6_I4_O)        0.043    10.499 f  core/mem/ram/data[118][5]_i_2/O
                         net (fo=1, routed)           0.246    10.745    core/mem/ram/data[118][5]_i_2_n_0
    SLICE_X8Y156         LUT6 (Prop_lut6_I5_O)        0.043    10.788 r  core/mem/ram/data[118][5]_i_1/O
                         net (fo=1, routed)           0.000    10.788    core/mem/ram/data[118][5]_i_1_n_0
    SLICE_X8Y156         FDRE                                         r  core/mem/ram/data_reg[118][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.165    50.220    core/mem/ram/debug_clk
    SLICE_X8Y156         FDRE                                         r  core/mem/ram/data_reg[118][5]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.814    
                         clock uncertainty           -0.095    49.720    
    SLICE_X8Y156         FDRE (Setup_fdre_C_D)        0.067    49.787    core/mem/ram/data_reg[118][5]
  -------------------------------------------------------------------
                         required time                         49.787    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 38.999    

Slack (MET) :             39.035ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[31][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 1.211ns (11.664%)  route 9.172ns (88.336%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.470     0.106    core/mem/debug_clk
    SLICE_X20Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.236     0.342 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.342     0.685    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.124     0.809 r  core/mem/add/i___0_i_8/O
                         net (fo=1, routed)           0.000     0.809    core/mem/add/i___0_i_8_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.065 r  core/mem/add/i___0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.065    core/mem/add/i___0_i_2_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.119 r  core/mem/add/i___0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.119    core/mem/add/i___0_i_3_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.173 r  core/mem/add/data_reg[126][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.173    core/mem/add/data_reg[126][7]_i_35_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.227 r  core/mem/add/data_reg[126][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.227    core/mem/add/data_reg[126][7]_i_16_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.281 r  core/mem/add/data_reg[126][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.281    core/mem/add/data_reg[126][7]_i_5_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.335 r  core/mem/add/data_reg[126][7]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.335    core/mem/add/data_reg[126][7]_i_6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.447 f  core/mem/add/data_reg[126][7]_i_14/O[2]
                         net (fo=1, routed)           0.400     1.847    core/mem/ram/c[26]
    SLICE_X23Y147        LUT4 (Prop_lut4_I0_O)        0.127     1.974 f  core/mem/ram/data[126][7]_i_15/O
                         net (fo=1, routed)           0.278     2.252    core/mem/ram/data[126][7]_i_15_n_0
    SLICE_X23Y150        LUT5 (Prop_lut5_I4_O)        0.043     2.295 f  core/mem/ram/data[126][7]_i_4/O
                         net (fo=2, routed)           0.358     2.652    core/mem/ram/rs1_data_reg_reg[30]
    SLICE_X23Y149        LUT6 (Prop_lut6_I0_O)        0.043     2.695 r  core/mem/ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.793    10.489    core/mem/ram/data[126][7]_i_1_n_0
    SLICE_X9Y150         FDRE                                         r  core/mem/ram/data_reg[31][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.166    50.221    core/mem/ram/debug_clk
    SLICE_X9Y150         FDRE                                         r  core/mem/ram/data_reg[31][0]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.815    
                         clock uncertainty           -0.095    49.721    
    SLICE_X9Y150         FDRE (Setup_fdre_C_CE)      -0.197    49.524    core/mem/ram/data_reg[31][0]
  -------------------------------------------------------------------
                         required time                         49.524    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                 39.035    

Slack (MET) :             39.150ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[8][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 0.894ns (8.488%)  route 9.639ns (91.512%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.222ns = ( 50.222 - 50.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.470     0.106    core/mem/debug_clk
    SLICE_X20Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.236     0.342 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.342     0.685    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.124     0.809 r  core/mem/add/i___0_i_8/O
                         net (fo=1, routed)           0.000     0.809    core/mem/add/i___0_i_8_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     1.087 r  core/mem/add/i___0_i_2/O[2]
                         net (fo=1282, routed)        4.682     5.769    core/mem/ram/c[2]
    SLICE_X46Y167        LUT3 (Prop_lut3_I2_O)        0.127     5.896 r  core/mem/ram/i___36_i_1/O
                         net (fo=76, routed)          3.056     8.952    core/mem/ram/rs1_data_reg_reg[3]_1
    SLICE_X4Y164         LUT6 (Prop_lut6_I2_O)        0.043     8.995 r  core/mem/ram/data[8][7]_i_3/O
                         net (fo=8, routed)           1.191    10.186    core/mem/ram/data[8][7]_i_3_n_0
    SLICE_X10Y151        LUT6 (Prop_lut6_I1_O)        0.043    10.229 r  core/mem/ram/data[8][3]_i_2/O
                         net (fo=1, routed)           0.367    10.596    core/mem/ram/data[8][3]_i_2_n_0
    SLICE_X10Y151        LUT4 (Prop_lut4_I0_O)        0.043    10.639 r  core/mem/ram/data[8][3]_i_1/O
                         net (fo=1, routed)           0.000    10.639    core/mem/ram/data[8][3]_i_1_n_0
    SLICE_X10Y151        FDRE                                         r  core/mem/ram/data_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.167    50.222    core/mem/ram/debug_clk
    SLICE_X10Y151        FDRE                                         r  core/mem/ram/data_reg[8][3]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.816    
                         clock uncertainty           -0.095    49.722    
    SLICE_X10Y151        FDRE (Setup_fdre_C_D)        0.067    49.789    core/mem/ram/data_reg[8][3]
  -------------------------------------------------------------------
                         required time                         49.789    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                 39.150    

Slack (MET) :             39.191ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[82][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.443ns  (logic 0.595ns (5.698%)  route 9.848ns (94.302%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.203ns = ( 50.203 - 50.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        4.423     5.289    core/mem/ram/c[0]
    SLICE_X3Y166         LUT3 (Prop_lut3_I0_O)        0.123     5.412 r  core/mem/ram/i___13_i_2/O
                         net (fo=102, routed)         4.696    10.108    core/mem/ram/rs1_data_reg_reg[3]_4
    SLICE_X43Y161        LUT6 (Prop_lut6_I1_O)        0.043    10.151 r  core/mem/ram/data[82][4]_i_3/O
                         net (fo=1, routed)           0.355    10.505    core/mem/ram/data[82][4]_i_3_n_0
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.043    10.548 r  core/mem/ram/data[82][4]_i_1/O
                         net (fo=1, routed)           0.000    10.548    core/mem/ram/data[82][4]_i_1_n_0
    SLICE_X43Y161        FDRE                                         r  core/mem/ram/data_reg[82][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.148    50.203    core/mem/ram/debug_clk
    SLICE_X43Y161        FDRE                                         r  core/mem/ram/data_reg[82][4]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.797    
                         clock uncertainty           -0.095    49.703    
    SLICE_X43Y161        FDRE (Setup_fdre_C_D)        0.037    49.740    core/mem/ram/data_reg[82][4]
  -------------------------------------------------------------------
                         required time                         49.740    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 39.191    

Slack (MET) :             39.196ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[8][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.487ns  (logic 0.894ns (8.525%)  route 9.593ns (91.475%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.470     0.106    core/mem/debug_clk
    SLICE_X20Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.236     0.342 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.342     0.685    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.124     0.809 r  core/mem/add/i___0_i_8/O
                         net (fo=1, routed)           0.000     0.809    core/mem/add/i___0_i_8_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     1.087 r  core/mem/add/i___0_i_2/O[2]
                         net (fo=1282, routed)        4.682     5.769    core/mem/ram/c[2]
    SLICE_X46Y167        LUT3 (Prop_lut3_I2_O)        0.127     5.896 r  core/mem/ram/i___36_i_1/O
                         net (fo=76, routed)          3.056     8.952    core/mem/ram/rs1_data_reg_reg[3]_1
    SLICE_X4Y164         LUT6 (Prop_lut6_I2_O)        0.043     8.995 r  core/mem/ram/data[8][7]_i_3/O
                         net (fo=8, routed)           1.179    10.174    core/mem/ram/data[8][7]_i_3_n_0
    SLICE_X8Y151         LUT6 (Prop_lut6_I3_O)        0.043    10.217 r  core/mem/ram/data[8][7]_i_2/O
                         net (fo=1, routed)           0.333    10.550    core/mem/ram/data[8][7]_i_2_n_0
    SLICE_X8Y151         LUT4 (Prop_lut4_I3_O)        0.043    10.593 r  core/mem/ram/data[8][7]_i_1/O
                         net (fo=1, routed)           0.000    10.593    core/mem/ram/data[8][7]_i_1_n_0
    SLICE_X8Y151         FDRE                                         r  core/mem/ram/data_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.166    50.221    core/mem/ram/debug_clk
    SLICE_X8Y151         FDRE                                         r  core/mem/ram/data_reg[8][7]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.815    
                         clock uncertainty           -0.095    49.721    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)        0.068    49.789    core/mem/ram/data_reg[8][7]
  -------------------------------------------------------------------
                         required time                         49.789    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                 39.196    

Slack (MET) :             39.210ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[117][2]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.507ns  (logic 1.211ns (11.525%)  route 9.296ns (88.475%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.446ns = ( 50.446 - 50.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.470     0.106    core/mem/debug_clk
    SLICE_X20Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y144        FDRE (Prop_fdre_C_Q)         0.236     0.342 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.342     0.685    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.124     0.809 r  core/mem/add/i___0_i_8/O
                         net (fo=1, routed)           0.000     0.809    core/mem/add/i___0_i_8_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.065 r  core/mem/add/i___0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.065    core/mem/add/i___0_i_2_n_0
    SLICE_X22Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.119 r  core/mem/add/i___0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.119    core/mem/add/i___0_i_3_n_0
    SLICE_X22Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.173 r  core/mem/add/data_reg[126][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.173    core/mem/add/data_reg[126][7]_i_35_n_0
    SLICE_X22Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.227 r  core/mem/add/data_reg[126][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.227    core/mem/add/data_reg[126][7]_i_16_n_0
    SLICE_X22Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.281 r  core/mem/add/data_reg[126][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.281    core/mem/add/data_reg[126][7]_i_5_n_0
    SLICE_X22Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.335 r  core/mem/add/data_reg[126][7]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.335    core/mem/add/data_reg[126][7]_i_6_n_0
    SLICE_X22Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.447 f  core/mem/add/data_reg[126][7]_i_14/O[2]
                         net (fo=1, routed)           0.400     1.847    core/mem/ram/c[26]
    SLICE_X23Y147        LUT4 (Prop_lut4_I0_O)        0.127     1.974 f  core/mem/ram/data[126][7]_i_15/O
                         net (fo=1, routed)           0.278     2.252    core/mem/ram/data[126][7]_i_15_n_0
    SLICE_X23Y150        LUT5 (Prop_lut5_I4_O)        0.043     2.295 f  core/mem/ram/data[126][7]_i_4/O
                         net (fo=2, routed)           0.358     2.652    core/mem/ram/rs1_data_reg_reg[30]
    SLICE_X23Y149        LUT6 (Prop_lut6_I0_O)        0.043     2.695 r  core/mem/ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.918    10.614    core/mem/ram/data[126][7]_i_1_n_0
    SLICE_X4Y148         FDRE                                         r  core/mem/ram/data_reg[117][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.391    50.446    core/mem/ram/debug_clk
    SLICE_X4Y148         FDRE                                         r  core/mem/ram/data_reg[117][2]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.115    
                         clock uncertainty           -0.095    50.021    
    SLICE_X4Y148         FDRE (Setup_fdre_C_CE)      -0.197    49.824    core/mem/ram/data_reg[117][2]
  -------------------------------------------------------------------
                         required time                         49.824    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                 39.210    

Slack (MET) :             39.237ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[119][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 0.552ns (5.299%)  route 9.864ns (94.701%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.221ns = ( 50.221 - 50.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 f  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        4.762     5.628    core/mem/add/c[0]
    SLICE_X50Y165        LUT3 (Prop_lut3_I0_O)        0.123     5.751 r  core/mem/add/i___116/O
                         net (fo=86, routed)          4.727    10.479    core/mem/ram/data_reg[63][7]_0
    SLICE_X11Y156        LUT6 (Prop_lut6_I2_O)        0.043    10.522 r  core/mem/ram/data[119][3]_i_1/O
                         net (fo=1, routed)           0.000    10.522    core/mem/ram/data[119][3]_i_1_n_0
    SLICE_X11Y156        FDRE                                         r  core/mem/ram/data_reg[119][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.166    50.221    core/mem/ram/debug_clk
    SLICE_X11Y156        FDRE                                         r  core/mem/ram/data_reg[119][3]/C  (IS_INVERTED)
                         clock pessimism             -0.406    49.815    
                         clock uncertainty           -0.095    49.721    
    SLICE_X11Y156        FDRE (Setup_fdre_C_D)        0.038    49.759    core/mem/ram/data_reg[119][3]
  -------------------------------------------------------------------
                         required time                         49.759    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                 39.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.642     0.459    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X23Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y100        FDRE (Prop_fdre_C_Q)         0.100     0.559 f  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.056     0.614    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_32[19]
    SLICE_X22Y100        LUT1 (Prop_lut1_I0_O)        0.028     0.642 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[19]_i_1/O
                         net (fo=1, routed)           0.000     0.642    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[19]
    SLICE_X22Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.862     0.698    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X22Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.228     0.470    
    SLICE_X22Y100        FDRE (Hold_fdre_C_D)         0.087     0.557    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.019%)  route 0.150ns (55.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.694     0.511    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X22Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_fdre_C_Q)         0.118     0.629 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.150     0.779    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]_0[1]
    SLICE_X22Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.862     0.698    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X22Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.047     0.651    
    SLICE_X22Y100        FDRE (Hold_fdre_C_D)         0.042     0.693    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.320%)  route 0.154ns (56.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.695     0.512    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X20Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_fdre_C_Q)         0.118     0.630 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=1, routed)           0.154     0.784    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[14]
    SLICE_X20Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.863     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X20Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.047     0.652    
    SLICE_X20Y100        FDRE (Hold_fdre_C_D)         0.038     0.690    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 core/du/A_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.202ns (43.967%)  route 0.257ns (56.033%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.643     0.460    core/du/debug_clk
    SLICE_X17Y100        FDRE                                         r  core/du/A_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE (Prop_fdre_C_Q)         0.091     0.551 r  core/du/A_reg_reg[2]/Q
                         net (fo=1, routed)           0.257     0.808    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[2]
    SLICE_X16Y95         LUT2 (Prop_lut2_I1_O)        0.064     0.872 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.872    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_3__1_n_0
    SLICE_X16Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.919 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.919    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[2]
    SLICE_X16Y95         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.935     0.771    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X16Y95         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]/C
                         clock pessimism             -0.047     0.724    
    SLICE_X16Y95         FDRE (Hold_fdre_C_D)         0.092     0.816    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.695     0.512    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y96         FDRE (Prop_fdre_C_Q)         0.100     0.612 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.055     0.667    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/D[16]
    SLICE_X17Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.935     0.771    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.259     0.512    
    SLICE_X17Y96         FDRE (Hold_fdre_C_D)         0.049     0.561    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.904%)  route 0.162ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.693     0.510    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X23Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_fdre_C_Q)         0.091     0.601 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.162     0.763    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/D[13]
    SLICE_X20Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.863     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X20Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.047     0.652    
    SLICE_X20Y100        FDRE (Hold_fdre_C_D)         0.004     0.656    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.696     0.513    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.100     0.613 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.055     0.668    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[20]
    SLICE_X17Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.936     0.772    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.259     0.513    
    SLICE_X17Y98         FDRE (Hold_fdre_C_D)         0.047     0.560    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.683     0.500    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y84         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.100     0.600 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.055     0.655    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X33Y84         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.921     0.757    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/aclk
    SLICE_X33Y84         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.257     0.500    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.047     0.547    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.696     0.513    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.100     0.613 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.055     0.668    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[23]
    SLICE_X17Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.936     0.772    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X17Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.259     0.513    
    SLICE_X17Y98         FDRE (Hold_fdre_C_D)         0.044     0.557    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.687     0.504    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X29Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.100     0.604 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=2, routed)           0.064     0.668    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[28]
    SLICE_X29Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.928     0.764    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X29Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism             -0.260     0.504    
    SLICE_X29Y91         FDRE (Hold_fdre_C_D)         0.047     0.551    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X26Y88     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X27Y88     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X27Y90     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X8Y120     core/ju/rs1_data_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X9Y124     core/ju/rs1_data_reg_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X9Y124     core/ju/rs1_data_reg_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X9Y124     core/ju/rs1_data_reg_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y121    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X18Y121    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X6Y117     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y121    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X18Y121    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X18Y119    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 1.676ns (19.042%)  route 7.125ns (80.958%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.588     6.264    vga/U12/number__27[2]
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.126     6.390 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.327     6.717    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.134     6.851 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.851    vga/U12_n_85
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.066     7.688    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 1.581ns (18.120%)  route 7.144ns (81.880%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 f  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.588     6.264    vga/U12/number__27[2]
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.122     6.386 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.346     6.732    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.043     6.775 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.775    vga/U12_n_86
    SLICE_X6Y94          FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X6Y94          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.065     7.687    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.581ns (18.529%)  route 6.952ns (81.471%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 f  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.382     6.058    vga/U12/number__27[2]
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.122     6.180 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.359     6.539    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.043     6.582 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.582    vga/U12_n_88
    SLICE_X7Y94          FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X7Y94          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.033     7.655    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 1.680ns (19.641%)  route 6.874ns (80.359%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 f  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.382     6.058    vga/U12/number__27[2]
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.128     6.186 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.281     6.467    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.136     6.603 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.603    vga/U12_n_87
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.065     7.687    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 1.581ns (18.578%)  route 6.929ns (81.422%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.386     6.062    vga/U12/number__27[2]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.122     6.184 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.333     6.517    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.043     6.560 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.560    vga/U12_n_89
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.064     7.686    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 1.581ns (18.592%)  route 6.923ns (81.408%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.511     6.187    vga/U12/number__27[2]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.122     6.309 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.201     6.510    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.043     6.553 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.553    vga/U12_n_91
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.066     7.688    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.457ns  (logic 1.581ns (18.695%)  route 6.876ns (81.305%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[3]/Q
                         net (fo=553, routed)         0.497    -1.194    vga/U12/G[3]_i_2_0[0]
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.043    -1.151 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.349    -0.803    vga/U12/h_count[8]_i_2_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.043    -0.760 r  vga/U12/char_index_in_page_carry__0_i_8/O
                         net (fo=61, routed)          0.666    -0.094    vga/U12/col_addr__14[7]
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.051    -0.043 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.459     0.416    vga/U12/data_buf_reg_0_3_0_5_i_19_1[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.136     0.552 r  vga/U12/char_page_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.552    vga/U12_n_103
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     0.808 r  vga/char_page_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.808    vga/char_page_carry__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     0.916 r  vga/char_page_carry__1/O[0]
                         net (fo=4, routed)           0.458     1.374    vga/U12/strdata_reg[0]_0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.123     1.497 f  vga/U12/data_buf_reg_0_3_0_5_i_38/O
                         net (fo=1, routed)           0.241     1.738    vga/U12/data_buf_reg_0_3_0_5_i_38_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.043     1.781 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.320     2.102    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.043     2.145 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.674     3.819    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X18Y141        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.870 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.546     4.416    vga/U12/number0[26]
    SLICE_X11Y141        LUT6 (Prop_lut6_I0_O)        0.138     4.554 r  vga/U12/ascii_code[6]_i_41/O
                         net (fo=1, routed)           0.000     4.554    vga/U12/ascii_code[6]_i_41_n_0
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I1_O)      0.122     4.676 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           1.385     6.061    vga/U12/number__27[2]
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.122     6.183 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.281     6.464    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.043     6.507 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.507    vga/U12_n_90
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.561     8.655    vga/CLK_OUT1
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.824    
                         clock uncertainty           -0.201     7.622    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.064     7.686    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.632ns (9.786%)  route 5.826ns (90.214%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.949ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.645    -1.949    vga/U12/CLK_OUT3
    SLICE_X10Y95         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.690 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          1.123    -0.567    vga/U12/PRow[3]
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.043    -0.524 r  vga/U12/data_buf_reg_0_3_0_5_i_154/O
                         net (fo=97, routed)          3.340     2.816    core/reg_ID/data_buf_reg_0_3_6_11_i_22
    SLICE_X9Y140         LUT6 (Prop_lut6_I1_O)        0.043     2.859 r  core/reg_ID/data_buf_reg_0_3_6_11_i_48/O
                         net (fo=1, routed)           0.000     2.859    core/register/data_buf_reg_0_3_6_11_i_8
    SLICE_X9Y140         MUXF7 (Prop_muxf7_I1_O)      0.122     2.981 r  core/register/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=1, routed)           0.599     3.580    vga/U12/data_buf_reg_0_3_6_11_i_2_0
    SLICE_X12Y143        LUT6 (Prop_lut6_I3_O)        0.122     3.702 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.367     4.069    vga/U12/debug_data[6]
    SLICE_X11Y143        LUT5 (Prop_lut5_I0_O)        0.043     4.112 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.397     4.509    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X10Y141        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y141        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.598    
                         clock uncertainty           -0.201     7.396    
    SLICE_X10Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.300    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.300    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.760ns (11.794%)  route 5.684ns (88.206%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.644    -1.950    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.259    -1.691 r  vga/U12/h_count_reg[4]/Q
                         net (fo=540, routed)         4.726     3.035    core/du/ADDRA[1]
    SLICE_X20Y150        LUT6 (Prop_lut6_I2_O)        0.043     3.078 r  core/du/data_buf_reg_0_3_0_5_i_122/O
                         net (fo=1, routed)           0.000     3.078    core/mem/ram/data_buf_reg_0_3_0_5_i_27
    SLICE_X20Y150        MUXF7 (Prop_muxf7_I1_O)      0.103     3.181 r  core/mem/ram/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=1, routed)           0.442     3.623    core/ju/data_buf_reg_0_3_0_5_i_13_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.123     3.746 r  core/ju/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=1, routed)           0.000     3.746    core/register/data_buf_reg_0_3_0_5_i_3
    SLICE_X15Y143        MUXF7 (Prop_muxf7_I1_O)      0.108     3.854 r  core/register/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.234     4.088    vga/U12/data_buf_reg_0_3_0_5[0]
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.124     4.212 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.282     4.494    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.335     8.429    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.598    
                         clock uncertainty           -0.201     7.396    
    SLICE_X14Y142        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.300    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.300    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.667ns (10.718%)  route 5.556ns (89.282%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.949ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.645    -1.949    vga/U12/CLK_OUT3
    SLICE_X10Y95         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.259    -1.690 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          1.123    -0.567    vga/U12/PRow[3]
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.043    -0.524 r  vga/U12/data_buf_reg_0_3_0_5_i_154/O
                         net (fo=97, routed)          3.005     2.481    core/register/data_buf_reg_0_3_6_11_i_30_0
    SLICE_X2Y139         MUXF7 (Prop_muxf7_S_O)       0.154     2.635 r  core/register/data_buf_reg_0_3_12_17_i_40/O
                         net (fo=1, routed)           0.000     2.635    core/register/data_buf_reg_0_3_12_17_i_40_n_0
    SLICE_X2Y139         MUXF8 (Prop_muxf8_I1_O)      0.043     2.678 r  core/register/data_buf_reg_0_3_12_17_i_15/O
                         net (fo=1, routed)           0.964     3.641    vga/U12/data_buf_reg_0_3_12_17_i_1_1
    SLICE_X13Y140        LUT6 (Prop_lut6_I4_O)        0.125     3.766 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.274     4.041    vga/U12/debug_data[13]
    SLICE_X14Y140        LUT5 (Prop_lut5_I0_O)        0.043     4.084 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.190     4.274    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.201     7.395    
    SLICE_X14Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.255    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.100ns (10.446%)  route 0.857ns (89.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.697    -0.496    vga/U12/CLK_OUT3
    SLICE_X9Y97          FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.100    -0.396 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.857     0.462    vga/FONT_8X16/ADDR[0]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.048    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.231    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.174ns (21.702%)  route 0.628ns (78.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.593ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X10Y95         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.350    -0.029    vga/U12/PRow[1]
    SLICE_X10Y99         LUT6 (Prop_lut6_I2_O)        0.028    -0.001 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.278     0.277    vga/U12/strdata[4]_i_2_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I3_O)        0.028     0.305 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.305    vga/U12_n_21
    SLICE_X10Y101        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.865    -0.593    vga/CLK_OUT1
    SLICE_X10Y101        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.255    
                         clock uncertainty            0.201    -0.053    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.087     0.034    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.146ns (14.601%)  route 0.854ns (85.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X10Y95         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/v_count_reg[2]/Q
                         net (fo=27, routed)          0.305    -0.073    vga/U12/PRow[2]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.028    -0.045 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.549     0.503    vga/FONT_8X16/ADDR[6]
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.492    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.048    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.231    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.146ns (17.314%)  route 0.697ns (82.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.287     0.347    vga/ascii_code
    SLICE_X7Y94          FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X7Y94          FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X7Y94          FDRE (Hold_fdre_C_CE)        0.010     0.059    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.146ns (16.195%)  route 0.756ns (83.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.346     0.405    vga/ascii_code
    SLICE_X6Y94          FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y94          FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y94          FDRE (Hold_fdre_C_CE)        0.030     0.079    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.146ns (15.569%)  route 0.792ns (84.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.382     0.441    vga/ascii_code
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y95          FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y95          FDRE (Hold_fdre_C_CE)        0.030     0.079    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.146ns (15.357%)  route 0.805ns (84.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.395     0.454    vga/ascii_code
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y96          FDRE (Hold_fdre_C_CE)        0.030     0.079    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.146ns (15.357%)  route 0.805ns (84.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.395     0.454    vga/ascii_code
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y96          FDRE (Hold_fdre_C_CE)        0.030     0.079    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.146ns (15.357%)  route 0.805ns (84.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.395     0.454    vga/ascii_code
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y96          FDRE (Hold_fdre_C_CE)        0.030     0.079    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.146ns (15.357%)  route 0.805ns (84.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.696    -0.497    vga/U12/CLK_OUT3
    SLICE_X8Y96          FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.118    -0.379 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.410     0.031    vga/U12/h_count_reg_n_0_[2]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.028     0.059 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.395     0.454    vga/ascii_code
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.967    -0.491    vga/CLK_OUT1
    SLICE_X6Y96          FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.201     0.049    
    SLICE_X6Y96          FDRE (Hold_fdre_C_CE)        0.030     0.079    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 1.279ns (19.783%)  route 5.186ns (80.217%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.732     4.286    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X39Y137        LUT5 (Prop_lut5_I3_O)        0.126     4.412 r  core/mem/ram/Q[28]_i_1/O
                         net (fo=2, routed)           0.236     4.648    core/du/data_buf_reg_0_3_30_31_i_5_0[24]
    SLICE_X39Y137        LUT6 (Prop_lut6_I4_O)        0.043     4.691 r  core/du/data_buf_reg_0_3_24_29_i_77/O
                         net (fo=1, routed)           0.000     4.691    vga/U12/data_buf_reg_0_3_24_29_i_12_0
    SLICE_X39Y137        MUXF7 (Prop_muxf7_I0_O)      0.107     4.798 r  vga/U12/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.805     5.603    vga/U12/data_buf_reg_0_3_24_29_i_33_n_0
    SLICE_X11Y138        LUT6 (Prop_lut6_I2_O)        0.124     5.727 r  vga/U12/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.437     6.164    vga/U12/debug_data[28]
    SLICE_X13Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.207 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.363     6.571    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.270    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.290ns (20.260%)  route 5.077ns (79.740%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.657     4.211    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I4_O)        0.126     4.337 r  core/mem/ram/Q[24]_i_1/O
                         net (fo=2, routed)           0.508     4.845    core/du/data_buf_reg_0_3_30_31_i_5_0[20]
    SLICE_X37Y134        LUT6 (Prop_lut6_I4_O)        0.043     4.888 r  core/du/data_buf_reg_0_3_24_29_i_45/O
                         net (fo=1, routed)           0.000     4.888    vga/U12/data_buf_reg_0_3_24_29_i_8_0
    SLICE_X37Y134        MUXF7 (Prop_muxf7_I0_O)      0.120     5.008 r  vga/U12/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.499     5.507    vga/U12/data_buf_reg_0_3_24_29_i_17_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I2_O)        0.122     5.629 r  vga/U12/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.498     6.127    vga/U12/debug_data[24]
    SLICE_X23Y141        LUT5 (Prop_lut5_I0_O)        0.043     6.170 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.303     6.473    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.286    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.272ns (20.189%)  route 5.029ns (79.811%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.747     4.301    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X38Y137        LUT5 (Prop_lut5_I3_O)        0.126     4.427 r  core/mem/ram/Q[26]_i_1/O
                         net (fo=2, routed)           0.271     4.698    core/du/data_buf_reg_0_3_30_31_i_5_0[22]
    SLICE_X38Y135        LUT6 (Prop_lut6_I4_O)        0.043     4.741 r  core/du/data_buf_reg_0_3_24_29_i_61/O
                         net (fo=1, routed)           0.000     4.741    vga/U12/data_buf_reg_0_3_24_29_i_10_0
    SLICE_X38Y135        MUXF7 (Prop_muxf7_I0_O)      0.101     4.842 r  vga/U12/data_buf_reg_0_3_24_29_i_25/O
                         net (fo=1, routed)           0.665     5.507    vga/U12/data_buf_reg_0_3_24_29_i_25_n_0
    SLICE_X15Y136        LUT6 (Prop_lut6_I2_O)        0.123     5.630 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.372     6.002    vga/U12/debug_data[26]
    SLICE_X14Y140        LUT5 (Prop_lut5_I0_O)        0.043     6.045 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.361     6.406    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.271    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.406    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.272ns (20.304%)  route 4.993ns (79.696%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.539     4.093    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I3_O)        0.126     4.219 r  core/mem/ram/Q[21]_i_1/O
                         net (fo=2, routed)           0.594     4.813    core/du/data_buf_reg_0_3_30_31_i_5_0[17]
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.043     4.856 r  core/du/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.000     4.856    vga/U12/data_buf_reg_0_3_18_23_i_9_0
    SLICE_X12Y126        MUXF7 (Prop_muxf7_I0_O)      0.101     4.957 r  vga/U12/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.248     5.205    vga/U12/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.123     5.328 r  vga/U12/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.613     5.941    vga/U12/debug_data[21]
    SLICE_X11Y142        LUT5 (Prop_lut5_I0_O)        0.043     5.984 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.386     6.370    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X16Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X16Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.247    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.272ns (20.458%)  route 4.946ns (79.542%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.748     4.302    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X38Y137        LUT5 (Prop_lut5_I1_O)        0.126     4.428 r  core/mem/ram/Q[31]_i_1/O
                         net (fo=2, routed)           0.680     5.108    core/du/data_buf_reg_0_3_30_31_i_5_0[27]
    SLICE_X14Y133        LUT6 (Prop_lut6_I4_O)        0.043     5.151 r  core/du/data_buf_reg_0_3_30_31_i_13/O
                         net (fo=1, routed)           0.000     5.151    vga/U12/data_buf_reg_0_3_30_31_i_3_0
    SLICE_X14Y133        MUXF7 (Prop_muxf7_I0_O)      0.101     5.252 r  vga/U12/data_buf_reg_0_3_30_31_i_5/O
                         net (fo=1, routed)           0.244     5.496    vga/U12/data_buf_reg_0_3_30_31_i_5_n_0
    SLICE_X14Y133        LUT6 (Prop_lut6_I2_O)        0.123     5.619 r  vga/U12/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.255     5.873    vga/U12/debug_data[31]
    SLICE_X14Y133        LUT5 (Prop_lut5_I0_O)        0.043     5.916 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.407     6.323    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X16Y137        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.332     8.426    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y137        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.832     7.595    
                         clock uncertainty           -0.215     7.380    
    SLICE_X16Y137        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.240    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.285ns (20.755%)  route 4.906ns (79.245%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.471     4.025    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X18Y145        LUT5 (Prop_lut5_I3_O)        0.126     4.151 r  core/mem/ram/Q[22]_i_1/O
                         net (fo=2, routed)           0.476     4.628    core/du/data_buf_reg_0_3_30_31_i_5_0[18]
    SLICE_X12Y140        LUT6 (Prop_lut6_I4_O)        0.043     4.671 r  core/du/data_buf_reg_0_3_18_23_i_77/O
                         net (fo=1, routed)           0.000     4.671    vga/U12/data_buf_reg_0_3_18_23_i_12_0
    SLICE_X12Y140        MUXF7 (Prop_muxf7_I0_O)      0.115     4.786 r  vga/U12/data_buf_reg_0_3_18_23_i_33/O
                         net (fo=1, routed)           0.510     5.296    vga/U12/data_buf_reg_0_3_18_23_i_33_n_0
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.122     5.418 r  vga/U12/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.554     5.972    vga/U12/debug_data[22]
    SLICE_X16Y142        LUT5 (Prop_lut5_I0_O)        0.043     6.015 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.282     6.297    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X16Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X16Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.270    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.279ns (20.713%)  route 4.896ns (79.287%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.658     4.212    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X36Y139        LUT5 (Prop_lut5_I2_O)        0.126     4.338 r  core/mem/ram/Q[12]_i_1/O
                         net (fo=2, routed)           0.721     5.059    core/du/data_buf_reg_0_3_30_31_i_5_0[9]
    SLICE_X17Y142        LUT6 (Prop_lut6_I4_O)        0.043     5.102 r  core/du/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.000     5.102    vga/U12/data_buf_reg_0_3_12_17_i_8_0
    SLICE_X17Y142        MUXF7 (Prop_muxf7_I0_O)      0.107     5.209 r  vga/U12/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.315     5.524    vga/U12/data_buf_reg_0_3_12_17_i_17_n_0
    SLICE_X9Y141         LUT6 (Prop_lut6_I2_O)        0.124     5.648 r  vga/U12/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.203     5.851    vga/U12/debug_data[12]
    SLICE_X10Y142        LUT5 (Prop_lut5_I0_O)        0.043     5.894 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.386     6.280    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X14Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.286    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.386ns (22.810%)  route 4.690ns (77.190%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.412     3.966    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X21Y144        LUT5 (Prop_lut5_I3_O)        0.134     4.100 r  core/mem/ram/Q[25]_i_1/O
                         net (fo=2, routed)           0.616     4.715    core/du/data_buf_reg_0_3_30_31_i_5_0[21]
    SLICE_X22Y133        LUT6 (Prop_lut6_I4_O)        0.136     4.851 r  core/du/data_buf_reg_0_3_24_29_i_37/O
                         net (fo=1, routed)           0.000     4.851    vga/U12/data_buf_reg_0_3_24_29_i_7_0
    SLICE_X22Y133        MUXF7 (Prop_muxf7_I0_O)      0.115     4.966 r  vga/U12/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.241     5.207    vga/U12/data_buf_reg_0_3_24_29_i_13_n_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I2_O)        0.122     5.329 r  vga/U12/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.441     5.770    vga/U12/debug_data[25]
    SLICE_X23Y141        LUT5 (Prop_lut5_I0_O)        0.043     5.813 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.368     6.182    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X18Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.242    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.242    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.323ns (21.797%)  route 4.747ns (78.203%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.451     4.005    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X23Y142        LUT6 (Prop_lut6_I4_O)        0.126     4.131 r  core/mem/ram/Q[16]_i_1/O
                         net (fo=2, routed)           0.505     4.637    core/reg_ID/data_buf_reg_0_3_12_17_i_80_2[2]
    SLICE_X11Y138        LUT6 (Prop_lut6_I0_O)        0.043     4.680 r  core/reg_ID/data_buf_reg_0_3_12_17_i_145/O
                         net (fo=1, routed)           0.324     5.004    core/reg_ID/data_buf_reg_0_3_12_17_i_145_n_0
    SLICE_X11Y135        LUT5 (Prop_lut5_I4_O)        0.043     5.047 r  core/reg_ID/data_buf_reg_0_3_12_17_i_80/O
                         net (fo=1, routed)           0.231     5.278    vga/U12/data_buf_reg_0_3_12_17_i_12_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.043     5.321 r  vga/U12/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.000     5.321    vga/U12/data_buf_reg_0_3_12_17_i_34_n_0
    SLICE_X11Y135        MUXF7 (Prop_muxf7_I1_O)      0.108     5.429 r  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.425     5.854    vga/U12/debug_data[16]
    SLICE_X12Y142        LUT5 (Prop_lut5_I0_O)        0.124     5.978 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.197     6.175    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X14Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.270    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.290ns (21.734%)  route 4.645ns (78.266%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.469     0.105    core/mem/debug_clk
    SLICE_X23Y144        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y144        FDRE (Prop_fdre_C_Q)         0.223     0.328 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.375     0.703    core/mem/add/data_reg[126][7]_i_7_0[0]
    SLICE_X22Y144        LUT2 (Prop_lut2_I0_O)        0.043     0.746 r  core/mem/add/i___0_i_9/O
                         net (fo=1, routed)           0.000     0.746    core/mem/add/i___0_i_9_n_0
    SLICE_X22Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.866 r  core/mem/add/i___0_i_2/O[0]
                         net (fo=2185, routed)        1.020     1.886    core/mem/ram/c[0]
    SLICE_X42Y140        LUT3 (Prop_lut3_I1_O)        0.125     2.011 r  core/mem/ram/Q[31]_i_73/O
                         net (fo=1, routed)           0.548     2.559    core/mem/ram/Q[31]_i_73_n_0
    SLICE_X36Y141        LUT6 (Prop_lut6_I0_O)        0.132     2.691 f  core/mem/ram/Q[31]_i_29/O
                         net (fo=1, routed)           0.670     3.361    core/mem/ram/Q[31]_i_29_n_0
    SLICE_X23Y144        LUT6 (Prop_lut6_I0_O)        0.043     3.404 r  core/mem/ram/Q[31]_i_11/O
                         net (fo=1, routed)           0.000     3.404    core/mem/ram/Q[31]_i_11_n_0
    SLICE_X23Y144        MUXF7 (Prop_muxf7_I0_O)      0.107     3.511 r  core/mem/ram/Q_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     3.511    core/mem/ram/Q_reg[31]_i_6_n_0
    SLICE_X23Y144        MUXF8 (Prop_muxf8_I1_O)      0.043     3.554 r  core/mem/ram/Q_reg[31]_i_3/O
                         net (fo=25, routed)          0.417     3.971    core/mem/ram/Q_reg[31]_i_3_n_0
    SLICE_X21Y144        LUT5 (Prop_lut5_I3_O)        0.126     4.097 r  core/mem/ram/Q[17]_i_1/O
                         net (fo=2, routed)           0.405     4.501    core/du/data_buf_reg_0_3_30_31_i_5_0[13]
    SLICE_X13Y141        LUT6 (Prop_lut6_I4_O)        0.043     4.544 r  core/du/data_buf_reg_0_3_12_17_i_67/O
                         net (fo=1, routed)           0.000     4.544    vga/U12/data_buf_reg_0_3_12_17_i_11_0
    SLICE_X13Y141        MUXF7 (Prop_muxf7_I0_O)      0.120     4.664 r  vga/U12/data_buf_reg_0_3_12_17_i_29/O
                         net (fo=1, routed)           0.422     5.086    vga/U12/data_buf_reg_0_3_12_17_i_29_n_0
    SLICE_X8Y135         LUT6 (Prop_lut6_I2_O)        0.122     5.208 r  vga/U12/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.414     5.622    vga/U12/debug_data[17]
    SLICE_X11Y142        LUT5 (Prop_lut5_I0_O)        0.043     5.665 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.376     6.041    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.334     8.428    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.215     7.382    
    SLICE_X14Y141        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.235    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 core/register/register_reg[19][30]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.789ns  (logic 0.325ns (41.182%)  route 0.464ns (58.819%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Source Clock Delay      (SCD):    0.454ns = ( 50.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    49.468    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.496 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    49.791    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.817 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.637    50.454    core/register/debug_clk
    SLICE_X8Y132         FDCE                                         r  core/register/register_reg[19][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.123    50.577 r  core/register/register_reg[19][30]/Q
                         net (fo=3, routed)           0.060    50.637    core/register/register_reg[19]_147[30]
    SLICE_X9Y132         LUT6 (Prop_lut6_I0_O)        0.028    50.665 r  core/register/data_buf_reg_0_3_30_31_i_41/O
                         net (fo=1, routed)           0.000    50.665    core/register/data_buf_reg_0_3_30_31_i_41_n_0
    SLICE_X9Y132         MUXF7 (Prop_muxf7_I0_O)      0.059    50.724 r  core/register/data_buf_reg_0_3_30_31_i_25/O
                         net (fo=1, routed)           0.000    50.724    core/register/data_buf_reg_0_3_30_31_i_25_n_0
    SLICE_X9Y132         MUXF8 (Prop_muxf8_I0_O)      0.017    50.741 r  core/register/data_buf_reg_0_3_30_31_i_11/O
                         net (fo=1, routed)           0.171    50.912    vga/U12/data_buf_reg_0_3_30_31_i_2_1
    SLICE_X12Y136        LUT6 (Prop_lut6_I4_O)        0.070    50.982 r  vga/U12/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.131    51.113    vga/U12/debug_data[30]
    SLICE_X15Y136        LUT5 (Prop_lut5_I0_O)        0.028    51.141 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.102    51.243    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X16Y137        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.859    49.401    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y137        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    49.739    
                         clock uncertainty            0.215    49.954    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.085    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                        -50.085    
                         arrival time                          51.243    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.292ns (31.408%)  route 0.638ns (68.592%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.640     0.457    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X14Y137        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDRE (Prop_fdre_C_Q)         0.118     0.575 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][29]/Q
                         net (fo=2, routed)           0.303     0.878    core/du/data_buf_reg_0_3_30_31_i_5[28]
    SLICE_X13Y143        LUT6 (Prop_lut6_I1_O)        0.028     0.906 r  core/du/data_buf_reg_0_3_24_29_i_69/O
                         net (fo=1, routed)           0.000     0.906    vga/U12/data_buf_reg_0_3_24_29_i_11_0
    SLICE_X13Y143        MUXF7 (Prop_muxf7_I0_O)      0.050     0.956 r  vga/U12/data_buf_reg_0_3_24_29_i_29/O
                         net (fo=1, routed)           0.094     1.050    vga/U12/data_buf_reg_0_3_24_29_i_29_n_0
    SLICE_X12Y142        LUT6 (Prop_lut6_I2_O)        0.068     1.118 r  vga/U12/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=1, routed)           0.052     1.171    vga/U12/debug_data[29]
    SLICE_X12Y142        LUT5 (Prop_lut5_I0_O)        0.028     1.199 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.188     1.387    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y141        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X18Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.063    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.366ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.285ns (28.531%)  route 0.714ns (71.469%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.639     0.456    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X14Y135        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_fdre_C_Q)         0.118     0.574 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][20]/Q
                         net (fo=2, routed)           0.334     0.908    core/du/data_buf_reg_0_3_30_31_i_5[19]
    SLICE_X18Y142        LUT6 (Prop_lut6_I1_O)        0.028     0.936 r  core/du/data_buf_reg_0_3_18_23_i_61/O
                         net (fo=1, routed)           0.000     0.936    vga/U12/data_buf_reg_0_3_18_23_i_10_0
    SLICE_X18Y142        MUXF7 (Prop_muxf7_I0_O)      0.043     0.979 r  vga/U12/data_buf_reg_0_3_18_23_i_25/O
                         net (fo=1, routed)           0.121     1.099    vga/U12/data_buf_reg_0_3_18_23_i_25_n_0
    SLICE_X18Y142        LUT6 (Prop_lut6_I2_O)        0.068     1.167 r  vga/U12/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.123     1.290    vga/U12/debug_data[20]
    SLICE_X18Y142        LUT5 (Prop_lut5_I0_O)        0.028     1.318 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.137     1.455    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X16Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y141        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X16Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.089    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 core/reg_ID/PCurrent_ID_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.295ns (30.097%)  route 0.685ns (69.903%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.636     0.453    core/reg_ID/debug_clk
    SLICE_X15Y131        FDCE                                         r  core/reg_ID/PCurrent_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y131        FDCE (Prop_fdce_C_Q)         0.100     0.553 r  core/reg_ID/PCurrent_ID_reg[31]/Q
                         net (fo=3, routed)           0.069     0.622    core/reg_ID/PCurrent_ID_reg[31]_0[31]
    SLICE_X14Y131        LUT6 (Prop_lut6_I1_O)        0.028     0.650 r  core/reg_ID/data_buf_reg_0_3_30_31_i_29/O
                         net (fo=1, routed)           0.190     0.840    core/register/data_buf_reg_0_3_30_31_i_6_0
    SLICE_X14Y131        LUT6 (Prop_lut6_I5_O)        0.028     0.868 r  core/register/data_buf_reg_0_3_30_31_i_15/O
                         net (fo=1, routed)           0.000     0.868    core/register/data_buf_reg_0_3_30_31_i_15_n_0
    SLICE_X14Y131        MUXF7 (Prop_muxf7_I0_O)      0.043     0.911 r  core/register/data_buf_reg_0_3_30_31_i_6/O
                         net (fo=1, routed)           0.100     1.011    vga/U12/data_buf_reg_0_3_30_31_i_1_0
    SLICE_X14Y133        LUT6 (Prop_lut6_I3_O)        0.068     1.079 r  vga/U12/data_buf_reg_0_3_30_31_i_3/O
                         net (fo=1, routed)           0.123     1.201    vga/U12/debug_data[31]
    SLICE_X14Y133        LUT5 (Prop_lut5_I0_O)        0.028     1.229 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=1, routed)           0.204     1.433    vga/data_buf_reg_0_3_30_31/DIA1
    SLICE_X16Y137        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.859    -0.599    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X16Y137        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism              0.339    -0.261    
                         clock uncertainty            0.215    -0.046    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.062    vga/data_buf_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.372ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.285ns (28.221%)  route 0.725ns (71.779%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.635     0.452    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y131        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDRE (Prop_fdre_C_Q)         0.118     0.570 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][8]/Q
                         net (fo=2, routed)           0.255     0.825    core/du/data_buf_reg_0_3_30_31_i_5[8]
    SLICE_X14Y139        LUT6 (Prop_lut6_I1_O)        0.028     0.853 r  core/du/data_buf_reg_0_3_6_11_i_61/O
                         net (fo=1, routed)           0.000     0.853    vga/U12/data_buf_reg_0_3_6_11_i_10_0
    SLICE_X14Y139        MUXF7 (Prop_muxf7_I0_O)      0.043     0.896 r  vga/U12/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.166     1.062    vga/U12/data_buf_reg_0_3_6_11_i_25_n_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.068     1.130 r  vga/U12/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.165     1.295    vga/U12/debug_data[8]
    SLICE_X11Y142        LUT5 (Prop_lut5_I0_O)        0.028     1.323 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.139     1.462    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X10Y141        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.863    -0.595    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X10Y141        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.257    
                         clock uncertainty            0.215    -0.042    
    SLICE_X10Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.090    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.285ns (28.777%)  route 0.705ns (71.223%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.637     0.454    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X22Y134        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y134        FDRE (Prop_fdre_C_Q)         0.118     0.572 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][1]/Q
                         net (fo=2, routed)           0.393     0.965    core/du/data_buf_reg_0_3_30_31_i_5[1]
    SLICE_X14Y143        LUT6 (Prop_lut6_I2_O)        0.028     0.993 r  core/du/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=1, routed)           0.055     1.047    core/ju/data_buf_reg_0_3_0_5_i_12
    SLICE_X14Y143        LUT6 (Prop_lut6_I2_O)        0.028     1.075 r  core/ju/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=1, routed)           0.000     1.075    core/register/data_buf_reg_0_3_0_5_i_2
    SLICE_X14Y143        MUXF7 (Prop_muxf7_I1_O)      0.043     1.118 r  core/register/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.122     1.240    vga/U12/data_buf_reg_0_3_0_5[1]
    SLICE_X14Y143        LUT5 (Prop_lut5_I0_O)        0.068     1.308 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.136     1.444    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.065    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.275ns (26.820%)  route 0.750ns (73.180%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.638     0.455    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X19Y134        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.100     0.555 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][2]/Q
                         net (fo=2, routed)           0.349     0.904    core/du/data_buf_reg_0_3_30_31_i_5[2]
    SLICE_X21Y139        LUT6 (Prop_lut6_I2_O)        0.028     0.932 r  core/du/data_buf_reg_0_3_0_5_i_73/O
                         net (fo=1, routed)           0.102     1.035    core/reg_ID/data_buf_reg_0_3_0_5_i_15_0
    SLICE_X23Y140        LUT6 (Prop_lut6_I2_O)        0.028     1.063 r  core/reg_ID/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=1, routed)           0.000     1.063    core/register/data_buf_reg_0_3_0_5_i_5
    SLICE_X23Y140        MUXF7 (Prop_muxf7_I1_O)      0.051     1.114 r  core/register/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.133     1.247    vga/U12/data_buf_reg_0_3_0_5[2]
    SLICE_X23Y142        LUT5 (Prop_lut5_I0_O)        0.068     1.315 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.166     1.480    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.089    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.292ns (28.908%)  route 0.718ns (71.092%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.636     0.453    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y132        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y132        FDRE (Prop_fdre_C_Q)         0.118     0.571 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/Q
                         net (fo=2, routed)           0.343     0.914    core/du/data_buf_reg_0_3_30_31_i_5[13]
    SLICE_X13Y144        LUT6 (Prop_lut6_I1_O)        0.028     0.942 r  core/du/data_buf_reg_0_3_12_17_i_35/O
                         net (fo=1, routed)           0.000     0.942    vga/U12/data_buf_reg_0_3_12_17_i_7_0
    SLICE_X13Y144        MUXF7 (Prop_muxf7_I0_O)      0.050     0.992 r  vga/U12/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.145     1.138    vga/U12/data_buf_reg_0_3_12_17_i_13_n_0
    SLICE_X13Y140        LUT6 (Prop_lut6_I2_O)        0.068     1.206 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.135     1.341    vga/U12/debug_data[13]
    SLICE_X14Y140        LUT5 (Prop_lut5_I0_O)        0.028     1.369 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.094     1.463    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X14Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.065    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.267ns (26.013%)  route 0.759ns (73.987%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.638     0.455    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X19Y134        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.100     0.555 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][3]/Q
                         net (fo=2, routed)           0.288     0.842    core/du/data_buf_reg_0_3_30_31_i_5[3]
    SLICE_X17Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.870 r  core/du/data_buf_reg_0_3_0_5_i_65/O
                         net (fo=1, routed)           0.100     0.970    core/reg_ID/data_buf_reg_0_3_0_5_i_14_1
    SLICE_X14Y128        LUT6 (Prop_lut6_I2_O)        0.028     0.998 r  core/reg_ID/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=1, routed)           0.000     0.998    core/register/data_buf_reg_0_3_0_5_i_4
    SLICE_X14Y128        MUXF7 (Prop_muxf7_I1_O)      0.043     1.041 r  core/register/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.280     1.321    vga/U12/data_buf_reg_0_3_0_5[3]
    SLICE_X13Y142        LUT5 (Prop_lut5_I0_O)        0.068     1.389 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.093     1.481    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X14Y142        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.072    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.321ns (30.765%)  route 0.722ns (69.235%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.639     0.456    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X14Y134        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDRE (Prop_fdre_C_Q)         0.118     0.574 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][16]/Q
                         net (fo=2, routed)           0.188     0.762    core/reg_ID/data_buf_reg_0_3_12_17_i_80_1[0]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.028     0.790 r  core/reg_ID/data_buf_reg_0_3_12_17_i_144/O
                         net (fo=1, routed)           0.099     0.889    core/reg_ID/data_buf_reg_0_3_12_17_i_144_n_0
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.028     0.917 r  core/reg_ID/data_buf_reg_0_3_12_17_i_80/O
                         net (fo=1, routed)           0.116     1.034    vga/U12/data_buf_reg_0_3_12_17_i_12_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I2_O)        0.028     1.062 r  vga/U12/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.000     1.062    vga/U12/data_buf_reg_0_3_12_17_i_34_n_0
    SLICE_X11Y135        MUXF7 (Prop_muxf7_I1_O)      0.051     1.113 r  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.224     1.337    vga/U12/debug_data[16]
    SLICE_X12Y142        LUT5 (Prop_lut5_I0_O)        0.068     1.405 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.095     1.499    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.862    -0.596    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X14Y141        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.215    -0.043    
    SLICE_X14Y141        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.086    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  1.413    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.577ns  (logic 1.849ns (51.687%)  route 1.728ns (48.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.123    31.002    vga/U12/DO[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.049    31.051 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.605    31.657    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.112    37.507    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.507    
                         arrival time                         -31.657    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.566ns  (logic 1.849ns (51.854%)  route 1.717ns (48.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.123    31.002    vga/U12/DO[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.049    31.051 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.594    31.645    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.112    37.507    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.507    
                         arrival time                         -31.645    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.590ns  (logic 1.843ns (51.332%)  route 1.747ns (48.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.123    31.002    vga/U12/DO[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.043    31.045 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.624    31.670    vga/U12/B[2]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.031    37.588    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.588    
                         arrival time                         -31.670    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.370ns  (logic 1.843ns (54.687%)  route 1.527ns (45.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.043    30.789 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.661    31.449    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.000    37.619    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.619    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.370ns  (logic 1.843ns (54.687%)  route 1.527ns (45.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.043    30.789 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.661    31.449    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)        0.000    37.619    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.619    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.202ns  (logic 1.847ns (57.683%)  route 1.355ns (42.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.870    30.750    vga/U12/DO[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.047    30.797 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.485    31.281    vga/U12/B[3]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X2Y88          FDRE (Setup_fdre_C_D)       -0.101    37.518    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                         -31.281    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.018ns  (logic 1.851ns (61.332%)  route 1.167ns (38.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.051    30.797 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.301    31.097    vga/U12/R[3]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.114    37.505    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                         -31.097    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 1.843ns (59.785%)  route 1.240ns (40.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.870    30.750    vga/U12/DO[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.043    30.793 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.370    31.162    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)       -0.022    37.597    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.597    
                         arrival time                         -31.162    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.908ns  (logic 1.851ns (63.660%)  route 1.057ns (36.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.866    30.746    vga/U12/DO[0]
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.051    30.797 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.190    30.987    vga/U12/R[3]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.114    37.505    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                         -30.987    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.702ns  (logic 1.800ns (66.612%)  route 0.902ns (33.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 38.652 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.921ns = ( 28.079 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         1.674    28.079    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.879 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.902    30.782    vga/U12/DO[0]
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.558    38.652    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.832    37.821    
                         clock uncertainty           -0.201    37.619    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.022    37.597    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.597    
                         arrival time                         -30.782    
  -------------------------------------------------------------------
                         slack                                  6.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.128ns (16.847%)  route 0.632ns (83.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.632     0.265    vga/U12/flag
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.028     0.293 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.000     0.293    vga/U12/B[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087     0.135    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.135    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.128ns (13.555%)  route 0.816ns (86.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.632     0.265    vga/U12/flag
    SLICE_X2Y88          LUT4 (Prop_lut4_I1_O)        0.028     0.293 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.185     0.478    vga/U12/B[1]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.040     0.088    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.585ns (56.971%)  route 0.442ns (43.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.119 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.442     0.561    vga/U12/DO[0]
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.038     0.086    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.130ns (12.928%)  route 0.876ns (87.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.632     0.265    vga/U12/flag
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.030     0.295 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.244     0.539    vga/U12/B[3]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)        -0.008     0.040    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.585ns (54.207%)  route 0.494ns (45.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.727    -0.466    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y38         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.119 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.494     0.613    vga/U12/DO[0]
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X1Y88          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     0.088    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.128ns (11.396%)  route 0.995ns (88.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.680     0.313    vga/U12/flag
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.028     0.341 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.315     0.657    vga/U12/B[2]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.038     0.086    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.128ns (11.143%)  route 1.021ns (88.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.634     0.267    vga/U12/flag
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.028     0.295 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.387     0.682    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.040     0.088    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.128ns (11.143%)  route 1.021ns (88.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.634     0.267    vga/U12/flag
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.028     0.295 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.387     0.682    vga/U12/G[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X2Y88          FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.040     0.088    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.129ns (11.563%)  route 0.987ns (88.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.680     0.313    vga/U12/flag
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.029     0.342 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.307     0.649    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.002     0.050    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.129ns (11.557%)  route 0.987ns (88.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=117, routed)         0.726    -0.467    vga/CLK_OUT1
    SLICE_X5Y91          FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.680     0.313    vga/U12/flag
    SLICE_X3Y88          LUT5 (Prop_lut5_I0_O)        0.029     0.342 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.307     0.650    vga/U12/G[3]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    vga/U12/CLK_OUT3
    SLICE_X3Y88          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.201     0.048    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.000     0.048    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.602    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.229ns  (logic 0.302ns (9.353%)  route 2.927ns (90.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        2.056   100.411    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.043   100.454 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.871   101.325    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X3Y79          FDSE (Setup_fdse_C_S)       -0.304   117.296    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.296    
                         arrival time                        -101.325    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             16.092ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.106ns  (logic 0.302ns (9.724%)  route 2.804ns (90.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.900   100.255    DISPLAY/P2S_SEG/rst_all
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.043   100.298 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.904   101.201    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.304   117.293    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.293    
                         arrival time                        -101.201    
  -------------------------------------------------------------------
                         slack                                 16.092    

Slack (MET) :             16.092ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.106ns  (logic 0.302ns (9.724%)  route 2.804ns (90.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.900   100.255    DISPLAY/P2S_SEG/rst_all
    SLICE_X6Y79          LUT4 (Prop_lut4_I3_O)        0.043   100.298 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.904   101.201    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.304   117.293    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.293    
                         arrival time                        -101.201    
  -------------------------------------------------------------------
                         slack                                 16.092    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.102ns  (logic 0.302ns (9.737%)  route 2.800ns (90.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.897   100.252    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.043   100.295 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.902   101.197    DISPLAY/P2S_SEG/buff
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X6Y80          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.276   117.324    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.324    
                         arrival time                        -101.197    
  -------------------------------------------------------------------
                         slack                                 16.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.146ns (16.714%)  route 0.727ns (83.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        0.727     0.375    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.028     0.403 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.403    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.060     0.117    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.118ns (12.724%)  route 0.809ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.809     0.457    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y86          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y86          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDSE (Hold_fdse_C_S)        -0.014     0.043    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.118ns (12.724%)  route 0.809ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.809     0.457    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.118ns (12.724%)  route 0.809ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.809     0.457    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.118ns (12.134%)  route 0.854ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.854     0.502    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y85          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.118ns (12.134%)  route 0.854ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.854     0.502    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y85          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.118ns (12.134%)  route 0.854ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.854     0.502    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y85          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.118ns (12.134%)  route 0.854ns (87.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.854     0.502    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y85          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.118ns (11.588%)  route 0.900ns (88.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.900     0.548    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X4Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.118ns (10.473%)  route 1.009ns (89.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1298, routed)        1.009     0.656    DISPLAY/rst_all
    SLICE_X4Y83          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X4Y83          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.733ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 0.259ns (3.913%)  route 6.360ns (96.087%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 50.382 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.360     4.715    core/register/rst_all
    SLICE_X8Y130         FDCE                                         f  core/register/register_reg[26][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.327    50.382    core/register/debug_clk
    SLICE_X8Y130         FDCE                                         r  core/register/register_reg[26][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.693    
                         clock uncertainty           -0.095    49.599    
    SLICE_X8Y130         FDCE (Recov_fdce_C_CLR)     -0.151    49.448    core/register/register_reg[26][30]
  -------------------------------------------------------------------
                         required time                         49.448    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 44.733    

Slack (MET) :             44.757ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.259ns (3.961%)  route 6.279ns (96.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 50.382 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.279     4.634    core/register/rst_all
    SLICE_X9Y131         FDCE                                         f  core/register/register_reg[31][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.327    50.382    core/register/debug_clk
    SLICE_X9Y131         FDCE                                         r  core/register/register_reg[31][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.693    
                         clock uncertainty           -0.095    49.599    
    SLICE_X9Y131         FDCE (Recov_fdce_C_CLR)     -0.208    49.391    core/register/register_reg[31][30]
  -------------------------------------------------------------------
                         required time                         49.391    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 44.757    

Slack (MET) :             44.814ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.259ns (3.961%)  route 6.279ns (96.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 50.382 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.279     4.634    core/register/rst_all
    SLICE_X8Y131         FDCE                                         f  core/register/register_reg[11][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.327    50.382    core/register/debug_clk
    SLICE_X8Y131         FDCE                                         r  core/register/register_reg[11][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.693    
                         clock uncertainty           -0.095    49.599    
    SLICE_X8Y131         FDCE (Recov_fdce_C_CLR)     -0.151    49.448    core/register/register_reg[11][12]
  -------------------------------------------------------------------
                         required time                         49.448    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 44.814    

Slack (MET) :             44.814ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 0.259ns (3.961%)  route 6.279ns (96.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.382ns = ( 50.382 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.279     4.634    core/register/rst_all
    SLICE_X8Y131         FDCE                                         f  core/register/register_reg[11][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.327    50.382    core/register/debug_clk
    SLICE_X8Y131         FDCE                                         r  core/register/register_reg[11][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.693    
                         clock uncertainty           -0.095    49.599    
    SLICE_X8Y131         FDCE (Recov_fdce_C_CLR)     -0.151    49.448    core/register/register_reg[11][15]
  -------------------------------------------------------------------
                         required time                         49.448    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 44.814    

Slack (MET) :             44.843ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.259ns (4.014%)  route 6.194ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 50.383 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.194     4.549    core/register/rst_all
    SLICE_X9Y132         FDCE                                         f  core/register/register_reg[27][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.328    50.383    core/register/debug_clk
    SLICE_X9Y132         FDCE                                         r  core/register/register_reg[27][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.694    
                         clock uncertainty           -0.095    49.600    
    SLICE_X9Y132         FDCE (Recov_fdce_C_CLR)     -0.208    49.392    core/register/register_reg[27][30]
  -------------------------------------------------------------------
                         required time                         49.392    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                 44.843    

Slack (MET) :             44.900ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.259ns (4.014%)  route 6.194ns (95.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.383ns = ( 50.383 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.194     4.549    core/register/rst_all
    SLICE_X8Y132         FDCE                                         f  core/register/register_reg[19][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.328    50.383    core/register/debug_clk
    SLICE_X8Y132         FDCE                                         r  core/register/register_reg[19][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.694    
                         clock uncertainty           -0.095    49.600    
    SLICE_X8Y132         FDCE (Recov_fdce_C_CLR)     -0.151    49.449    core/register/register_reg[19][30]
  -------------------------------------------------------------------
                         required time                         49.449    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                 44.900    

Slack (MET) :             44.929ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.259ns (4.067%)  route 6.109ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 50.384 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.109     4.464    core/register/rst_all
    SLICE_X9Y133         FDCE                                         f  core/register/register_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.329    50.384    core/register/debug_clk
    SLICE_X9Y133         FDCE                                         r  core/register/register_reg[6][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.695    
                         clock uncertainty           -0.095    49.601    
    SLICE_X9Y133         FDCE (Recov_fdce_C_CLR)     -0.208    49.393    core/register/register_reg[6][12]
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                 44.929    

Slack (MET) :             44.929ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.259ns (4.067%)  route 6.109ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 50.384 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.109     4.464    core/register/rst_all
    SLICE_X9Y133         FDCE                                         f  core/register/register_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.329    50.384    core/register/debug_clk
    SLICE_X9Y133         FDCE                                         r  core/register/register_reg[6][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.695    
                         clock uncertainty           -0.095    49.601    
    SLICE_X9Y133         FDCE (Recov_fdce_C_CLR)     -0.208    49.393    core/register/register_reg[6][15]
  -------------------------------------------------------------------
                         required time                         49.393    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                 44.929    

Slack (MET) :             44.986ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 0.259ns (4.067%)  route 6.109ns (95.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.384ns = ( 50.384 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        6.109     4.464    core/register/rst_all
    SLICE_X8Y133         FDCE                                         f  core/register/register_reg[23][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.329    50.384    core/register/debug_clk
    SLICE_X8Y133         FDCE                                         r  core/register/register_reg[23][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.695    
                         clock uncertainty           -0.095    49.601    
    SLICE_X8Y133         FDCE (Recov_fdce_C_CLR)     -0.151    49.450    core/register/register_reg[23][30]
  -------------------------------------------------------------------
                         required time                         49.450    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                 44.986    

Slack (MET) :             45.097ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 0.259ns (4.176%)  route 5.943ns (95.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.386ns = ( 50.386 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1298, routed)        5.943     4.298    core/register/rst_all
    SLICE_X9Y135         FDCE                                         f  core/register/register_reg[21][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        1.331    50.386    core/register/debug_clk
    SLICE_X9Y135         FDCE                                         r  core/register/register_reg[21][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.697    
                         clock uncertainty           -0.095    49.603    
    SLICE_X9Y135         FDCE (Recov_fdce_C_CLR)     -0.208    49.395    core/register/register_reg[21][30]
  -------------------------------------------------------------------
                         required time                         49.395    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 45.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/B_in_FU_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.118ns (7.796%)  route 1.396ns (92.204%))
  Logic Levels:           0  
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.719ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.396     1.043    core/ctrl/rst_all
    SLICE_X4Y121         FDCE                                         f  core/ctrl/B_in_FU_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.883     0.719    core/ctrl/debug_clk
    SLICE_X4Y121         FDCE                                         r  core/ctrl/B_in_FU_reg/C
                         clock pessimism              0.266     0.985    
    SLICE_X4Y121         FDCE (Remov_fdce_C_CLR)     -0.069     0.916    core/ctrl/B_in_FU_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/J_in_FU_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.118ns (7.323%)  route 1.493ns (92.677%))
  Logic Levels:           0  
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.716ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.493     1.141    core/ctrl/rst_all
    SLICE_X5Y123         FDCE                                         f  core/ctrl/J_in_FU_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.880     0.716    core/ctrl/debug_clk
    SLICE_X5Y123         FDCE                                         r  core/ctrl/J_in_FU_reg/C
                         clock pessimism              0.266     0.982    
    SLICE_X5Y123         FDCE (Remov_fdce_C_CLR)     -0.069     0.913    core/ctrl/J_in_FU_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.118ns (7.225%)  route 1.515ns (92.775%))
  Logic Levels:           0  
  Clock Path Skew:        1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.515     1.163    core/reg_WB_ALU/rst_all
    SLICE_X14Y121        FDCE                                         f  core/reg_WB_ALU/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.851     0.687    core/reg_WB_ALU/debug_clk
    SLICE_X14Y121        FDCE                                         r  core/reg_WB_ALU/Q_reg[0]/C
                         clock pessimism              0.266     0.953    
    SLICE_X14Y121        FDCE (Remov_fdce_C_CLR)     -0.050     0.903    core/reg_WB_ALU/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.118ns (7.109%)  route 1.542ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.542     1.189    core/REG_PC/rst_all
    SLICE_X10Y120        FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.853     0.689    core/REG_PC/debug_clk
    SLICE_X10Y120        FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism              0.266     0.955    
    SLICE_X10Y120        FDCE (Remov_fdce_C_CLR)     -0.050     0.905    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.118ns (7.109%)  route 1.542ns (92.891%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.542     1.189    core/REG_PC/rst_all
    SLICE_X10Y120        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.853     0.689    core/REG_PC/debug_clk
    SLICE_X10Y120        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism              0.266     0.955    
    SLICE_X10Y120        FDCE (Remov_fdce_C_CLR)     -0.050     0.905    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_div/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.118ns (7.079%)  route 1.549ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.549     1.196    core/reg_WB_div/rst_all
    SLICE_X12Y122        FDCE                                         f  core/reg_WB_div/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.850     0.686    core/reg_WB_div/debug_clk
    SLICE_X12Y122        FDCE                                         r  core/reg_WB_div/Q_reg[1]/C
                         clock pessimism              0.266     0.952    
    SLICE_X12Y122        FDCE (Remov_fdce_C_CLR)     -0.050     0.902    core/reg_WB_div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_div/Q_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.118ns (7.079%)  route 1.549ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.549     1.196    core/reg_WB_div/rst_all
    SLICE_X12Y122        FDCE                                         f  core/reg_WB_div/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.850     0.686    core/reg_WB_div/debug_clk
    SLICE_X12Y122        FDCE                                         r  core/reg_WB_div/Q_reg[2]/C
                         clock pessimism              0.266     0.952    
    SLICE_X12Y122        FDCE (Remov_fdce_C_CLR)     -0.050     0.902    core/reg_WB_div/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_div/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.118ns (7.079%)  route 1.549ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.549     1.196    core/reg_WB_div/rst_all
    SLICE_X12Y122        FDCE                                         f  core/reg_WB_div/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.850     0.686    core/reg_WB_div/debug_clk
    SLICE_X12Y122        FDCE                                         r  core/reg_WB_div/Q_reg[3]/C
                         clock pessimism              0.266     0.952    
    SLICE_X12Y122        FDCE (Remov_fdce_C_CLR)     -0.050     0.902    core/reg_WB_div/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_div/Q_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.118ns (7.079%)  route 1.549ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.549     1.196    core/reg_WB_div/rst_all
    SLICE_X12Y122        FDCE                                         f  core/reg_WB_div/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.850     0.686    core/reg_WB_div/debug_clk
    SLICE_X12Y122        FDCE                                         r  core/reg_WB_div/Q_reg[4]/C
                         clock pessimism              0.266     0.952    
    SLICE_X12Y122        FDCE (Remov_fdce_C_CLR)     -0.050     0.902    core/reg_WB_div/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_mul/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.118ns (7.042%)  route 1.558ns (92.958%))
  Logic Levels:           0  
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.558     1.205    core/reg_WB_mul/rst_all
    SLICE_X14Y120        FDCE                                         f  core/reg_WB_mul/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5962, routed)        0.852     0.688    core/reg_WB_mul/debug_clk
    SLICE_X14Y120        FDCE                                         r  core/reg_WB_mul/Q_reg[1]/C
                         clock pessimism              0.266     0.954    
    SLICE_X14Y120        FDCE (Remov_fdce_C_CLR)     -0.050     0.904    core/reg_WB_mul/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.301    





