// Seed: 1453908965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_8, id_9, id_10, id_11;
  assign id_9 = -1 > 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd41,
    parameter id_2  = 32'd70
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire _id_14;
  output wire id_13;
  inout reg id_12;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_9,
      id_6,
      id_16,
      id_6
  );
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  wire id_17;
  always @(id_12 or(id_12 + -1)) begin : LABEL_0
    if (1) id_12 <= id_15;
  end
  logic [1 : id_2] id_18;
  assign id_5[-1] = id_18[id_14 : 1<-1];
  parameter id_19 = -1'h0 ? 1 : 1;
  logic id_20, id_21, id_22;
  logic id_23;
  ;
endmodule
