{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647515028176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647515028176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 19:03:48 2022 " "Processing started: Thu Mar 17 19:03:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647515028176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647515028176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647515028176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647515029083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647515029083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file test2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_4-Behavioral " "Found design unit 1: DECODER_4-Behavioral" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647515035689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hw22-Behavioral " "Found design unit 2: hw22-Behavioral" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647515035689 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 test2-Behavioral " "Found design unit 3: test2-Behavioral" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647515035689 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_4 " "Found entity 1: DECODER_4" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647515035689 ""} { "Info" "ISGN_ENTITY_NAME" "2 hw22 " "Found entity 2: hw22" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647515035689 ""} { "Info" "ISGN_ENTITY_NAME" "3 test2 " "Found entity 3: test2" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647515035689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647515035689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test2 " "Elaborating entity \"test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647515035767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw22 hw22:gate0 " "Elaborating entity \"hw22\" for hierarchy \"hw22:gate0\"" {  } { { "test2.vhdl" "gate0" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647515035783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1 test2.vhdl(65) " "Verilog HDL or VHDL warning at test2.vhdl(65): object \"s1\" assigned a value but never read" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647515035799 "|test2|hw22:gate0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s4 test2.vhdl(68) " "Verilog HDL or VHDL warning at test2.vhdl(68): object \"s4\" assigned a value but never read" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647515035799 "|test2|hw22:gate0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s13 test2.vhdl(77) " "Verilog HDL or VHDL warning at test2.vhdl(77): object \"s13\" assigned a value but never read" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647515035799 "|test2|hw22:gate0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s16 test2.vhdl(80) " "Verilog HDL or VHDL warning at test2.vhdl(80): object \"s16\" assigned a value but never read" {  } { { "test2.vhdl" "" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647515035799 "|test2|hw22:gate0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_4 hw22:gate0\|DECODER_4:gate0 " "Elaborating entity \"DECODER_4\" for hierarchy \"hw22:gate0\|DECODER_4:gate0\"" {  } { { "test2.vhdl" "gate0" { Text "F:/logicdesign/20220317/test2/test2.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647515035799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647515037095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647515039548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647515039548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647515040329 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647515040329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647515040329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647515040329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647515040673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 19:04:00 2022 " "Processing ended: Thu Mar 17 19:04:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647515040673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647515040673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647515040673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647515040673 ""}
