{
  "family": "S6E2CC",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "S6E2CC": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FLASH_IF",
              "base": "0x40000000",
              "irq": 119
            },
            {
              "name": "DUALFLASH_IF",
              "base": "0x40000400"
            }
          ],
          "registers": {
            "FASZR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Size Register"
            },
            "FRWTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Read Wait Register"
            },
            "FSTR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Status Register"
            },
            "FSYNDN": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash Sync Down Register"
            },
            "FBFCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash Buffer Control Register"
            },
            "FICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash Interrupt Control Register"
            },
            "FISR": {
              "offset": "0x24",
              "size": 32,
              "description": "Flash Interrupt Status Register"
            },
            "FICLR": {
              "offset": "0x28",
              "size": 32,
              "description": "Flash Interrupt Clear Register"
            },
            "DFCTRLR": {
              "offset": "0x30",
              "size": 32,
              "description": "Dual Flash mode Control Register"
            },
            "CRTRMM": {
              "offset": "0x100",
              "size": 32,
              "description": "CR Trimming Data Mirror Register"
            },
            "FGPDM1": {
              "offset": "0x110",
              "size": 32,
              "description": "Flash General Purpose Data Mirror Register1"
            },
            "FGPDM2": {
              "offset": "0x114",
              "size": 32,
              "description": "Flash General Purpose Data Mirror Register2"
            },
            "FGPDM3": {
              "offset": "0x118",
              "size": 32,
              "description": "Flash General Purpose Data Mirror Register3"
            },
            "FGPDM4": {
              "offset": "0x11C",
              "size": 32,
              "description": "Flash General Purpose Data Mirror Register4"
            }
          },
          "bits": {
            "FASZR": {
              "ASZ": {
                "bit": 0,
                "description": "Access Size",
                "width": 2
              }
            },
            "FRWTR": {
              "RWT": {
                "bit": 0,
                "description": "Read Wait Cycle",
                "width": 2
              }
            },
            "FSTR": {
              "ERR": {
                "bit": 2,
                "description": "Flash ECC Error"
              },
              "HNG": {
                "bit": 1,
                "description": "Flash Hang"
              },
              "RDY": {
                "bit": 0,
                "description": "Flash Rdy"
              }
            },
            "FSYNDN": {
              "SD": {
                "bit": 0,
                "description": "Sync Down",
                "width": 3
              }
            },
            "FBFCR": {
              "BS": {
                "bit": 1,
                "description": "Buffer Status"
              },
              "BE": {
                "bit": 0,
                "description": "Buffer Enable"
              }
            },
            "FICR": {
              "ERRIE": {
                "bit": 2,
                "description": "Flash ECC Error Interrupt Enable"
              },
              "HANGIE": {
                "bit": 1,
                "description": "Flash HANG Interrupt Enable"
              },
              "RDYIE": {
                "bit": 0,
                "description": "Flash RDY Interrupt Enable"
              }
            },
            "FISR": {
              "ERRIF": {
                "bit": 2,
                "description": "Flash ECC Error Interrupt Flag"
              },
              "HANGIF": {
                "bit": 1,
                "description": "Flash HANG Interrupt Flag"
              },
              "RDYIF": {
                "bit": 0,
                "description": "Flash RDY Interrupt Flag"
              }
            },
            "FICLR": {
              "ERRIC": {
                "bit": 2,
                "description": "Flash ECC Error Interrupt Clear"
              },
              "HANGIC": {
                "bit": 1,
                "description": "Flash HANG Interrupt Clear"
              },
              "RDYIC": {
                "bit": 0,
                "description": "Flash RDY Interrupt Clear"
              }
            },
            "DFCTRLR": {
              "WKEY": {
                "bit": 16,
                "description": "Write Key",
                "width": 16
              },
              "RME": {
                "bit": 1,
                "description": "Re-Map Enable"
              },
              "DFE": {
                "bit": 0,
                "description": "Dual Flash mode Enable"
              }
            },
            "CRTRMM": {
              "TTRMM": {
                "bit": 16,
                "description": "Temperature CR Trimming Data Mirror",
                "width": 5
              },
              "TRMM": {
                "bit": 0,
                "description": "CR Trimming Data Mirror",
                "width": 10
              }
            },
            "FGPDM1": {
              "GPD1": {
                "bit": 0,
                "description": "General Purpose Data1",
                "width": 32
              }
            },
            "FGPDM2": {
              "GPD2": {
                "bit": 0,
                "description": "General Purpose Data2",
                "width": 32
              }
            },
            "FGPDM3": {
              "GPD3": {
                "bit": 0,
                "description": "General Purpose Data3",
                "width": 32
              }
            },
            "FGPDM4": {
              "GPD4": {
                "bit": 0,
                "description": "General Purpose Data4",
                "width": 32
              }
            }
          }
        },
        "UNIQUE": {
          "instances": [
            {
              "name": "UNIQUE_ID",
              "base": "0x40000200"
            }
          ],
          "registers": {
            "UIDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Unique ID Register 0"
            },
            "UIDR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Unique ID Register 1"
            }
          },
          "bits": {
            "UIDR0": {
              "UID": {
                "bit": 4,
                "description": "Unique ID 27 through 0",
                "width": 28
              }
            },
            "UIDR1": {
              "UID": {
                "bit": 0,
                "description": "Unique ID 40 through 28",
                "width": 13
              }
            }
          }
        },
        "ECC": {
          "instances": [
            {
              "name": "ECC_CAPTURE",
              "base": "0x40000300"
            }
          ],
          "registers": {
            "FERRAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash ECC Error Address Capture Register"
            }
          },
          "bits": {
            "FERRAD": {
              "ERRAD": {
                "bit": 0,
                "description": "Flash ECC Error Address Capture",
                "width": 23
              }
            }
          }
        },
        "CRG": {
          "instances": [
            {
              "name": "CRG",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "SCM_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "System Clock Mode Control Register"
            },
            "SCM_STR": {
              "offset": "0x04",
              "size": 32,
              "description": "System Clock Mode Status Register"
            },
            "STB_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Standby Mode Control Register"
            },
            "RST_STR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Reset Cause Register"
            },
            "BSC_PSR": {
              "offset": "0x10",
              "size": 32,
              "description": "Base Clock Prescaler Register"
            },
            "APBC0_PSR": {
              "offset": "0x14",
              "size": 32,
              "description": "APB0 Prescaler Register"
            },
            "APBC1_PSR": {
              "offset": "0x18",
              "size": 32,
              "description": "APB1 Prescaler Register"
            },
            "APBC2_PSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB2 Prescaler Register"
            },
            "SWC_PSR": {
              "offset": "0x20",
              "size": 32,
              "description": "Software Watchdog Clock Prescaler Register"
            },
            "TTC_PSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Trace Clock Prescaler Register"
            },
            "CSW_TMR": {
              "offset": "0x30",
              "size": 32,
              "description": "Clock Stabilization Wait Time Register"
            },
            "PSW_TMR": {
              "offset": "0x34",
              "size": 32,
              "description": "PLL Clock Stabilization Wait Time Setup Register"
            },
            "PLL_CTL1": {
              "offset": "0x38",
              "size": 32,
              "description": "PLL Control Register 1"
            },
            "PLL_CTL2": {
              "offset": "0x3C",
              "size": 32,
              "description": "PLL Control Register 2"
            },
            "CSV_CTL": {
              "offset": "0x40",
              "size": 32,
              "description": "CSV control register"
            },
            "CSV_STR": {
              "offset": "0x44",
              "size": 32,
              "description": "CSV status register"
            },
            "FCSWH_CTL": {
              "offset": "0x48",
              "size": 32,
              "description": "Frequency detection window setting register"
            },
            "FCSWL_CTL": {
              "offset": "0x4C",
              "size": 32,
              "description": "Frequency detection window setting register"
            },
            "FCSWD_CTL": {
              "offset": "0x50",
              "size": 32,
              "description": "Frequency detection counter register"
            },
            "DBWDT_CTL": {
              "offset": "0x54",
              "size": 32,
              "description": "Debug Break Watchdog Timer Control Register"
            },
            "INT_ENR": {
              "offset": "0x60",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "INT_STR": {
              "offset": "0x64",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "INT_CLR": {
              "offset": "0x68",
              "size": 32,
              "description": "Interrupt Clear Register"
            }
          },
          "bits": {
            "SCM_CTL": {
              "RCS": {
                "bit": 5,
                "description": "Master clock switch control bits",
                "width": 3
              },
              "PLLE": {
                "bit": 4,
                "description": "PLL oscillation enable bit"
              },
              "SOSCE": {
                "bit": 3,
                "description": "Sub clock oscillation enable bit"
              },
              "MOSCE": {
                "bit": 1,
                "description": "Main clock oscillation enable bit"
              }
            },
            "SCM_STR": {
              "RCM": {
                "bit": 5,
                "description": "Master clock selection bits",
                "width": 3
              },
              "PLRDY": {
                "bit": 4,
                "description": "PLL oscillation stable bit"
              },
              "SORDY": {
                "bit": 3,
                "description": "Sub clock oscillation stable bit"
              },
              "MORDY": {
                "bit": 1,
                "description": "Main clock oscillation stable bit"
              }
            },
            "STB_CTL": {
              "KEY": {
                "bit": 16,
                "description": "Standby mode control write control bit",
                "width": 16
              },
              "SPL": {
                "bit": 4,
                "description": "Standby pin level setting bit"
              },
              "DSTM": {
                "bit": 2,
                "description": "Deep standby mode select bit"
              },
              "STM": {
                "bit": 0,
                "description": "Standby mode selection bit",
                "width": 2
              }
            },
            "RST_STR": {
              "SRST": {
                "bit": 8,
                "description": "Software reset flag"
              },
              "FCSR": {
                "bit": 7,
                "description": "Flag for anomalous frequency detection reset"
              },
              "CSVR": {
                "bit": 6,
                "description": "Clock failure detection reset flag"
              },
              "HWDT": {
                "bit": 5,
                "description": "Hardware watchdog reset flag"
              },
              "SWDT": {
                "bit": 4,
                "description": "Software watchdog reset flag"
              },
              "INITX": {
                "bit": 1,
                "description": "INITX pin input reset flag"
              },
              "PONR": {
                "bit": 0,
                "description": "Power-on reset/low-voltage detection reset flag"
              }
            },
            "BSC_PSR": {
              "BSR": {
                "bit": 0,
                "description": "Base clock frequency division ratio setting bit",
                "width": 3
              }
            },
            "APBC0_PSR": {
              "APBC0": {
                "bit": 0,
                "description": "APB0 bus clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "APBC1_PSR": {
              "APBC1EN": {
                "bit": 7,
                "description": "APB1 clock enable bit"
              },
              "APBC1RST": {
                "bit": 4,
                "description": "APB1 bus reset control bit"
              },
              "APBC1": {
                "bit": 0,
                "description": "APB1 bus clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "APBC2_PSR": {
              "APBC2EN": {
                "bit": 7,
                "description": "APB2 clock enable bit"
              },
              "APBC2RST": {
                "bit": 4,
                "description": "APB2 bus reset control bit"
              },
              "APBC2": {
                "bit": 0,
                "description": "APB2 bus clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "SWC_PSR": {
              "SWDS": {
                "bit": 0,
                "description": "Software watchdog clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "TTC_PSR": {
              "TTC": {
                "bit": 0,
                "description": "Trace clock frequency division ratio setting bit",
                "width": 2
              }
            },
            "CSW_TMR": {
              "SOWT": {
                "bit": 4,
                "description": "Sub clock stabilization wait time setup bit",
                "width": 4
              },
              "MOWT": {
                "bit": 0,
                "description": "Main clock stabilization wait time setup bit",
                "width": 4
              }
            },
            "PSW_TMR": {
              "PINC": {
                "bit": 4,
                "description": "PLL input clock select bit"
              },
              "POWT": {
                "bit": 0,
                "description": "PLL clock stabilization wait time setup bit",
                "width": 3
              }
            },
            "PLL_CTL1": {
              "PLLK": {
                "bit": 4,
                "description": "PLL input clock frequency division ratio setting bit",
                "width": 4
              },
              "PLLM": {
                "bit": 0,
                "description": "PLL VCO clock frequency division ratio setting bit",
                "width": 4
              }
            },
            "PLL_CTL2": {
              "PLLN": {
                "bit": 0,
                "description": "PLL feedback frequency division ratio setting bit",
                "width": 6
              }
            },
            "CSV_CTL": {
              "FCD": {
                "bit": 12,
                "description": "FCS count cycle setting bits",
                "width": 3
              },
              "FCSRE": {
                "bit": 9,
                "description": "FCS reset output enable bit"
              },
              "FCSDE": {
                "bit": 8,
                "description": "FCS function enable bit"
              },
              "SCSVE": {
                "bit": 1,
                "description": "Sub CSV function enable bit"
              },
              "MCSVE": {
                "bit": 0,
                "description": "Main CSV function enable bit"
              }
            },
            "CSV_STR": {
              "SCMF": {
                "bit": 1,
                "description": "Sub clock failure detection flag"
              },
              "MCMF": {
                "bit": 0,
                "description": "Main clock failure detection flag"
              }
            },
            "FCSWH_CTL": {
              "FWH": {
                "bit": 0,
                "description": "Frequency detection window setting bits (Upper)",
                "width": 16
              }
            },
            "FCSWL_CTL": {
              "FWL": {
                "bit": 0,
                "description": "Frequency detection window setting bits (Lower)",
                "width": 16
              }
            },
            "FCSWD_CTL": {
              "FWD": {
                "bit": 0,
                "description": "Frequency detection count data",
                "width": 16
              }
            },
            "DBWDT_CTL": {
              "DPHWBE": {
                "bit": 7,
                "description": "HW-WDG debug mode break bit"
              },
              "DPSWBE": {
                "bit": 5,
                "description": "SW-WDG debug mode break bit"
              }
            },
            "INT_ENR": {
              "FCSE": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt enable bit"
              },
              "PCSE": {
                "bit": 2,
                "description": "PLL oscillation stabilization completion interrupt enable bit"
              },
              "SCSE": {
                "bit": 1,
                "description": "Sub oscillation stabilization completion interrupt enable bit"
              },
              "MCSE": {
                "bit": 0,
                "description": "Main oscillation stabilization completion interrupt enable bit"
              }
            },
            "INT_STR": {
              "FCSI": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt status bit"
              },
              "PCSI": {
                "bit": 2,
                "description": "PLL oscillation stabilization completion interrupt status bit"
              },
              "SCSI": {
                "bit": 1,
                "description": "Sub oscillation stabilization completion interrupt status bit"
              },
              "MCSI": {
                "bit": 0,
                "description": "Main oscillation stabilization completion interrupt status bit"
              }
            },
            "INT_CLR": {
              "FCSC": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt cause clear bit"
              },
              "PCSC": {
                "bit": 2,
                "description": "PLL oscillation stabilization completion interrupt cause clear bit"
              },
              "SCSC": {
                "bit": 1,
                "description": "Sub oscillation stabilization completion interrupt cause clear bit"
              },
              "MCSC": {
                "bit": 0,
                "description": "Main oscillation stabilization completion interrupt cause clear bit"
              }
            }
          }
        },
        "CRTRIM": {
          "instances": [
            {
              "name": "CRTRIM",
              "base": "0x4002E000"
            }
          ],
          "registers": {
            "MCR_PSR": {
              "offset": "0x00",
              "size": 8,
              "description": "High-speed CR oscillation Frequency Division Setup Register"
            },
            "MCR_FTRM": {
              "offset": "0x04",
              "size": 16,
              "description": "High-speed CR oscillation Frequency Trimming Register"
            },
            "MCR_TTRM": {
              "offset": "0x08",
              "size": 8,
              "description": "High-speed CR oscillation Temperature Trimming Register"
            },
            "MCR_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "High-Speed CR Oscillation Register Write-Protect Register"
            }
          },
          "bits": {
            "MCR_PSR": {
              "CSR": {
                "bit": 0,
                "description": "High-speed CR oscillation frequency division ratio setting bits",
                "width": 3
              }
            },
            "MCR_FTRM": {
              "TRD": {
                "bit": 0,
                "description": "Frequency trimming setup bits",
                "width": 10
              }
            },
            "MCR_TTRM": {
              "TRT": {
                "bit": 0,
                "description": "Temperature trimming setup bits",
                "width": 5
              }
            },
            "MCR_RLR": {
              "TRMLCK": {
                "bit": 0,
                "description": "Register write-protect bits",
                "width": 32
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "SWWDT",
              "base": "0x40012000",
              "irq": 1
            },
            {
              "name": "HWWDT",
              "base": "0x40011000"
            }
          ],
          "registers": {
            "WDOGLOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Software Watchdog Timer Load Register"
            },
            "WDOGVALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Software Watchdog Timer Value Register"
            },
            "WDOGCONTROL": {
              "offset": "0x08",
              "size": 8,
              "description": "Software Watchdog Timer Control Register"
            },
            "WDOGINTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Software Watchdog Timer Clear Register"
            },
            "WDOGRIS": {
              "offset": "0x10",
              "size": 8,
              "description": "Software Watchdog Timer Interrupt Status Register"
            },
            "WDOGSPMC": {
              "offset": "0x18",
              "size": 8,
              "description": "Software Watchdog Timer Window Watchdog Mode Control Register"
            },
            "WDOGLOCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "Software Watchdog Timer Lock Register"
            }
          },
          "bits": {
            "WDOGCONTROL": {
              "SPM": {
                "bit": 4,
                "description": "Software Watchdog window watchdog mode enable bit"
              },
              "TWD": {
                "bit": 2,
                "description": "Timing window setting bit of the software watchdog",
                "width": 2
              },
              "RESEN": {
                "bit": 1,
                "description": "Reset enable bit of the software watchdog"
              },
              "INTEN": {
                "bit": 0,
                "description": "Interrupt and counter enable bit of the software watchdog"
              }
            },
            "WDOGRIS": {
              "RIS": {
                "bit": 0,
                "description": "Software watchdog interrupt status bit"
              }
            },
            "WDOGSPMC": {
              "TGR": {
                "bit": 0,
                "description": "Software watchdog trigger type bit"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "DTIM",
              "base": "0x40015000",
              "irq": 47
            }
          ],
          "registers": {
            "TIMER1LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Load Register"
            },
            "TIMER1VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Value Register"
            },
            "TIMER1CONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "Control Register"
            },
            "TIMER1INTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "TIMER1RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "TIMER1MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "TIMER1BGLOAD": {
              "offset": "0x18",
              "size": 32,
              "description": "Background Load Register"
            },
            "TIMER2LOAD": {
              "offset": "0x20",
              "size": 32,
              "description": "Load Register"
            },
            "TIMER2VALUE": {
              "offset": "0x24",
              "size": 32,
              "description": "Value Register"
            },
            "TIMER2CONTROL": {
              "offset": "0x28",
              "size": 32,
              "description": "Control Register"
            },
            "TIMER2INTCLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "TIMER2RIS": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "TIMER2MIS": {
              "offset": "0x34",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "TIMER2BGLOAD": {
              "offset": "0x38",
              "size": 32,
              "description": "Background Load Register"
            }
          },
          "bits": {
            "TIMER1CONTROL": {
              "TimerEn": {
                "bit": 7,
                "description": "Enable bit"
              },
              "TimerMode": {
                "bit": 6,
                "description": "Mode bit"
              },
              "IntEnable": {
                "bit": 5,
                "description": "Interrupt enable bit"
              },
              "TimerPre": {
                "bit": 2,
                "description": "Prescale bits",
                "width": 2
              },
              "TimerSize": {
                "bit": 1,
                "description": "Counter size bit"
              },
              "OneShot": {
                "bit": 0,
                "description": "One-shot mode bit"
              }
            },
            "TIMER1RIS": {
              "TIMER1RIS": {
                "bit": 0,
                "description": "Interrupt Status Register bit"
              }
            },
            "TIMER1MIS": {
              "TIMER1MIS": {
                "bit": 0,
                "description": "Masked Interrupt Status bit"
              }
            }
          }
        },
        "MFT0": {
          "instances": [
            {
              "name": "MFT0",
              "base": "0x40020000",
              "irq": 21
            }
          ],
          "registers": {
            "FRT_TCCP0": {
              "offset": "0x142",
              "size": 16,
              "description": "FRT-ch.0 Cycle Setting Register"
            },
            "FRT_TCDT0": {
              "offset": "0x146",
              "size": 16,
              "description": "FRT-ch.0 Count Value Register"
            },
            "FRT_TCSA0": {
              "offset": "0x148",
              "size": 16,
              "description": "FRT-ch.0 Control Register A"
            },
            "FRT_TCSC0": {
              "offset": "0x14A",
              "size": 16,
              "description": "FRT-ch.0 Control Register C"
            },
            "FRT_TCCP1": {
              "offset": "0x14E",
              "size": 32,
              "description": "FRT-ch.1 Cycle Setting Register"
            },
            "FRT_TCDT1": {
              "offset": "0x152",
              "size": 32,
              "description": "FRT-ch.1 Count Value Register"
            },
            "FRT_TCSA1": {
              "offset": "0x154",
              "size": 32,
              "description": "FRT-ch.1 Control Register A"
            },
            "FRT_TCSC1": {
              "offset": "0x156",
              "size": 32,
              "description": "FRT-ch.1 Control Register C"
            },
            "FRT_TCCP2": {
              "offset": "0x15A",
              "size": 32,
              "description": "FRT-ch.2 Cycle Setting Register"
            },
            "FRT_TCDT2": {
              "offset": "0x15E",
              "size": 32,
              "description": "FRT-ch.2 Count Value Register"
            },
            "FRT_TCSA2": {
              "offset": "0x160",
              "size": 32,
              "description": "FRT-ch.2 Control Register A"
            },
            "FRT_TCSC2": {
              "offset": "0x162",
              "size": 32,
              "description": "FRT-ch.2 Control Register C"
            },
            "FRT_TCAL": {
              "offset": "0x164",
              "size": 32,
              "description": "FRT Simultaneous Start Control Register"
            },
            "OCU_OCCP0": {
              "offset": "0x102",
              "size": 16,
              "description": "OCU ch.0 Compare Value Store Register"
            },
            "OCU_OCCP1": {
              "offset": "0x106",
              "size": 32,
              "description": "OCU ch.1 Compare Value Store Register"
            },
            "OCU_OCCP2": {
              "offset": "0x10A",
              "size": 32,
              "description": "OCU ch.2 Compare Value Store Register"
            },
            "OCU_OCCP3": {
              "offset": "0x10E",
              "size": 32,
              "description": "OCU ch.3 Compare Value Store Register"
            },
            "OCU_OCCP4": {
              "offset": "0x112",
              "size": 32,
              "description": "OCU ch.4 Compare Value Store Register"
            },
            "OCU_OCCP5": {
              "offset": "0x116",
              "size": 32,
              "description": "OCU ch.5 Compare Value Store Register"
            },
            "OCU_OCSA10": {
              "offset": "0x118",
              "size": 8,
              "description": "OCU ch.0/1 Control Register A"
            },
            "OCU_OCSB10": {
              "offset": "0x119",
              "size": 8,
              "description": "OCU ch.0/1 Control Register B"
            },
            "OCU_OCSD10": {
              "offset": "0x11A",
              "size": 16,
              "description": "OCU ch.0/1 Control Register D"
            },
            "OCU_OCSA32": {
              "offset": "0x11C",
              "size": 32,
              "description": "OCU ch.2/3 Control Register A"
            },
            "OCU_OCSB32": {
              "offset": "0x11D",
              "size": 32,
              "description": "OCU ch.2/3 Control Register B"
            },
            "OCU_OCSD32": {
              "offset": "0x11E",
              "size": 32,
              "description": "OCU ch.2/3 Control Register D"
            },
            "OCU_OCSA54": {
              "offset": "0x120",
              "size": 32,
              "description": "OCU ch.4/5 Control Register A"
            },
            "OCU_OCSB54": {
              "offset": "0x121",
              "size": 32,
              "description": "OCU ch.4/5 Control Register B"
            },
            "OCU_OCSD54": {
              "offset": "0x122",
              "size": 32,
              "description": "OCU ch.4/5 Control Register D"
            },
            "OCU_OCSC": {
              "offset": "0x124",
              "size": 16,
              "description": "OCU Control Register C"
            },
            "OCU_OCSE0": {
              "offset": "0x128",
              "size": 16,
              "description": "OCU ch.0 Control Register E"
            },
            "OCU_OCSE1": {
              "offset": "0x12C",
              "size": 32,
              "description": "OCU ch.1 Control Register E"
            },
            "OCU_OCSE2": {
              "offset": "0x130",
              "size": 32,
              "description": "OCU ch.2 Control Register E"
            },
            "OCU_OCSE3": {
              "offset": "0x134",
              "size": 32,
              "description": "OCU ch.3 Control Register E"
            },
            "OCU_OCSE4": {
              "offset": "0x138",
              "size": 32,
              "description": "OCU ch.4 Control Register E"
            },
            "OCU_OCSE5": {
              "offset": "0x13C",
              "size": 32,
              "description": "OCU ch.5 Control Register E"
            },
            "OCU_OCFS10": {
              "offset": "0x168",
              "size": 8,
              "description": "OCU ch.0/1 Connecting FRT Select Register"
            },
            "OCU_OCFS32": {
              "offset": "0x169",
              "size": 32,
              "description": "OCU ch.2/3 Connecting FRT Select Register"
            },
            "OCU_OCFS54": {
              "offset": "0x16A",
              "size": 32,
              "description": "OCU ch.4/5 Connecting FRT Select Register"
            },
            "WFG_WFTF10": {
              "offset": "0x18E",
              "size": 16,
              "description": "Pulse Counter Value Register for WFG ch.0/1"
            },
            "WFG_WFTA10": {
              "offset": "0x190",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.0/1"
            },
            "WFG_WFTB10": {
              "offset": "0x192",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.0/1"
            },
            "WFG_WFTF32": {
              "offset": "0x196",
              "size": 16,
              "description": "Pulse Counter Value Register for WFG ch.2/3"
            },
            "WFG_WFTA32": {
              "offset": "0x198",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.2/3"
            },
            "WFG_WFTB32": {
              "offset": "0x19A",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.2/3"
            },
            "WFG_WFTF54": {
              "offset": "0x19E",
              "size": 16,
              "description": "Pulse Counter Value Register for WFG ch.4/5"
            },
            "WFG_WFTA54": {
              "offset": "0x1A0",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.4/5"
            },
            "WFG_WFTB54": {
              "offset": "0x1A2",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.4/5"
            },
            "WFG_WFSA10": {
              "offset": "0x1A4",
              "size": 16,
              "description": "WFG Control Register A for WFG ch.0/1"
            },
            "WFG_WFSA32": {
              "offset": "0x1A8",
              "size": 32,
              "description": "WFG Control Register A for WFG ch.2/3"
            },
            "WFG_WFSA54": {
              "offset": "0x1AC",
              "size": 32,
              "description": "WFG Control Register A for WFG ch.4/5"
            },
            "WFG_WFIR": {
              "offset": "0x1B0",
              "size": 16,
              "description": "WFG Interrupt Control Register"
            },
            "WFG_NZCL": {
              "offset": "0x1B4",
              "size": 16,
              "description": "NZCL Control Register"
            },
            "ICU_ICFS10": {
              "offset": "0x16C",
              "size": 8,
              "description": "ICU ch.0/1 Connecting FRT Select Register"
            },
            "ICU_ICFS32": {
              "offset": "0x16D",
              "size": 32,
              "description": "ICU ch.2/3 Connecting FRT Select Register"
            },
            "ICU_ICCP0": {
              "offset": "0x176",
              "size": 16,
              "description": "ICU-ch.0 Capture Value Store Register"
            },
            "ICU_ICCP1": {
              "offset": "0x17A",
              "size": 32,
              "description": "ICU-ch.1 Capture Value Store Register"
            },
            "ICU_ICCP2": {
              "offset": "0x17E",
              "size": 32,
              "description": "ICU-ch.2 Capture Value Store Register"
            },
            "ICU_ICCP3": {
              "offset": "0x182",
              "size": 32,
              "description": "ICU-ch.3 Capture Value Store Register"
            },
            "ICU_ICSA10": {
              "offset": "0x184",
              "size": 8,
              "description": "ICU ch.0/1 Control Register A"
            },
            "ICU_ICSB10": {
              "offset": "0x185",
              "size": 8,
              "description": "ICU ch.0/1 Control Register B"
            },
            "ICU_ICSA32": {
              "offset": "0x188",
              "size": 32,
              "description": "ICU ch.2/3 Control Register A"
            },
            "ICU_ICSB32": {
              "offset": "0x189",
              "size": 32,
              "description": "ICU ch.2/3 Control Register B"
            },
            "ADCMP_ACFS10": {
              "offset": "0x170",
              "size": 8,
              "description": "ADCMP ch.0/1 Connecting FRT Select Register"
            },
            "ADCMP_ACFS32": {
              "offset": "0x171",
              "size": 32,
              "description": "ADCMP ch.2/3 Connecting FRT Select Register"
            },
            "ADCMP_ACFS54": {
              "offset": "0x172",
              "size": 32,
              "description": "ADCMP ch.4/5 Connecting FRT Select Register"
            },
            "ADCMP_ACMP0": {
              "offset": "0x1BA",
              "size": 16,
              "description": "ADCMP ch.0 Compare Value Store Register"
            },
            "ADCMP_ACMP1": {
              "offset": "0x1BE",
              "size": 32,
              "description": "ADCMP ch.1 Compare Value Store Register"
            },
            "ADCMP_ACMP2": {
              "offset": "0x1C2",
              "size": 32,
              "description": "ADCMP ch.2 Compare Value Store Register"
            },
            "ADCMP_ACMP3": {
              "offset": "0x1C6",
              "size": 32,
              "description": "ADCMP ch.3 Compare Value Store Register"
            },
            "ADCMP_ACMP4": {
              "offset": "0x1CA",
              "size": 32,
              "description": "ADCMP ch.4 Compare Value Store Register"
            },
            "ADCMP_ACMP5": {
              "offset": "0x1CE",
              "size": 32,
              "description": "ADCMP ch.5 Compare Value Store Register"
            },
            "ADCMP_ACSA": {
              "offset": "0x1D0",
              "size": 16,
              "description": "ADCMP Control Register A"
            },
            "ADCMP_ACSC0": {
              "offset": "0x1D4",
              "size": 8,
              "description": "ADCMP ch.0 Control Register C"
            },
            "ADCMP_ACSD0": {
              "offset": "0x1D5",
              "size": 8,
              "description": "ADCMP ch.0 Control Register D"
            },
            "ADCMP_ACMC0": {
              "offset": "0x1D6",
              "size": 8,
              "description": "ADCMP ch.0 Mask Compare Value Storage Register"
            },
            "ADCMP_ACSC1": {
              "offset": "0x1D8",
              "size": 32,
              "description": "ADCMP ch.1 Control Register C"
            },
            "ADCMP_ACSD1": {
              "offset": "0x1D9",
              "size": 32,
              "description": "ADCMP ch.1 Control Register D"
            },
            "ADCMP_ACMC1": {
              "offset": "0x1DA",
              "size": 32,
              "description": "ADCMP ch.1 Mask Compare Value Storage Register"
            },
            "ADCMP_ACSC2": {
              "offset": "0x1DC",
              "size": 32,
              "description": "ADCMP ch.2 Control Register C"
            },
            "ADCMP_ACSD2": {
              "offset": "0x1DD",
              "size": 32,
              "description": "ADCMP ch.2 Control Register D"
            },
            "ADCMP_ACMC2": {
              "offset": "0x1DE",
              "size": 32,
              "description": "ADCMP ch.2 Mask Compare Value Storage Register"
            },
            "ADCMP_ACSC3": {
              "offset": "0x1E0",
              "size": 32,
              "description": "ADCMP ch.3 Control Register C"
            },
            "ADCMP_ACSD3": {
              "offset": "0x1E1",
              "size": 32,
              "description": "ADCMP ch.3 Control Register D"
            },
            "ADCMP_ACMC3": {
              "offset": "0x1E2",
              "size": 32,
              "description": "ADCMP ch.3 Mask Compare Value Storage Register"
            },
            "ADCMP_ACSC4": {
              "offset": "0x1E4",
              "size": 32,
              "description": "ADCMP ch.4 Control Register C"
            },
            "ADCMP_ACSD4": {
              "offset": "0x1E5",
              "size": 32,
              "description": "ADCMP ch.4 Control Register D"
            },
            "ADCMP_ACMC4": {
              "offset": "0x1E6",
              "size": 32,
              "description": "ADCMP ch.4 Mask Compare Value Storage Register"
            },
            "ADCMP_ACSC5": {
              "offset": "0x1E8",
              "size": 32,
              "description": "ADCMP ch.5 Control Register C"
            },
            "ADCMP_ACSD5": {
              "offset": "0x1E9",
              "size": 32,
              "description": "ADCMP ch.5 Control Register D"
            },
            "ADCMP_ACMC5": {
              "offset": "0x1EA",
              "size": 32,
              "description": "ADCMP ch.5 Mask Compare Value Storage Register"
            },
            "FRT_TCSD": {
              "offset": "0x1EC",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            }
          },
          "bits": {
            "FRT_TCSA0": {
              "ECKE": {
                "bit": 15,
                "description": "Uses an external input clock (FRCK) as FRT's count clock"
              },
              "IRQZF": {
                "bit": 14,
                "description": "zero interrupt flag"
              },
              "IRQZE": {
                "bit": 13,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to TCSA.IRQZF\""
              },
              "ICLR": {
                "bit": 9,
                "description": "interrupt flag"
              },
              "ICRE": {
                "bit": 8,
                "description": "\"Generates interrupt when \"\"1\"\" is set to TCSA.ICLR\""
              },
              "BFE": {
                "bit": 7,
                "description": "Enables TCCP's buffer function"
              },
              "STOP": {
                "bit": 6,
                "description": "Puts FRT in stopping state"
              },
              "MODE": {
                "bit": 5,
                "description": "FRT's count mode"
              },
              "SCLR": {
                "bit": 4,
                "description": "FRT operation state initialization request"
              },
              "CLK": {
                "bit": 0,
                "description": "FRT clock cycle",
                "width": 4
              }
            },
            "FRT_TCSC0": {
              "MSPC": {
                "bit": 12,
                "description": "Current counter value of a Peak value detection mask counter",
                "width": 4
              },
              "MSZC": {
                "bit": 8,
                "description": "Current counter value of a Zero value detection mask counter",
                "width": 4
              },
              "MSPI": {
                "bit": 4,
                "description": "Masked Peak value detection number",
                "width": 4
              },
              "MSZI": {
                "bit": 0,
                "description": "Masked Zero value detection number",
                "width": 4
              }
            },
            "FRT_TCAL": {
              "SCLR22": {
                "bit": 24,
                "description": "Mirror register of the SCLR bit located in TCSA2 register of MFT-unit2"
              },
              "SCLR21": {
                "bit": 23,
                "description": "Mirror register of the SCLR bit located in TCSA1 register of MFT-unit2"
              },
              "SCLR20": {
                "bit": 22,
                "description": "Mirror register of the SCLR bit located in TCSA0 register of MFT-unit2"
              },
              "SCLR12": {
                "bit": 21,
                "description": "Mirror register of the SCLR bit located in TCSA2 register of MFT-unit1"
              },
              "SCLR11": {
                "bit": 20,
                "description": "Mirror register of the SCLR bit located in TCSA1 register of MFT-unit1"
              },
              "SCLR10": {
                "bit": 19,
                "description": "Mirror register of the SCLR bit located in TCSA0 register of MFT-unit1"
              },
              "SCLR02": {
                "bit": 18,
                "description": "Mirror register of the SCLR bit located in TCSA2 register of MFT-unit0"
              },
              "SCLR01": {
                "bit": 17,
                "description": "Mirror register of the SCLR bit located in TCSA1 register of MFT-unit0"
              },
              "SCLR00": {
                "bit": 16,
                "description": "Mirror register of the SCLR bit located in TCSA0 register of MFT-unit0"
              },
              "STOP22": {
                "bit": 8,
                "description": "Mirror register of the STOP bit located in TCSA2 register of MFT-unit2"
              },
              "STOP21": {
                "bit": 7,
                "description": "Mirror register of the STOP bit located in TCSA1 register of MFT-unit2"
              },
              "STOP20": {
                "bit": 6,
                "description": "Mirror register of the STOP bit located in TCSA0 register of MFT-unit2"
              },
              "STOP12": {
                "bit": 5,
                "description": "Mirror register of the STOP bit located in TCSA2 register of MFT-unit1"
              },
              "STOP11": {
                "bit": 4,
                "description": "Mirror register of the STOP bit located in TCSA1 register of MFT-unit1"
              },
              "STOP10": {
                "bit": 3,
                "description": "Mirror register of the STOP bit located in TCSA0 register of MFT-unit1"
              },
              "STOP02": {
                "bit": 2,
                "description": "Mirror register of the STOP bit located in TCSA2 register of MFT-unit0"
              },
              "STOP01": {
                "bit": 1,
                "description": "Mirror register of the STOP bit located in TCSA1 register of MFT-unit0"
              },
              "STOP00": {
                "bit": 0,
                "description": "Mirror register of the STOP bit located in TCSA0 register of MFT-unit0"
              }
            },
            "OCU_OCSA10": {
              "IOP1": {
                "bit": 7,
                "description": "Indicates that a match has already been detected between FRT's count value and OCCP(1) value at OCU ch.(1)."
              },
              "IOP0": {
                "bit": 6,
                "description": "Indicates that a match has already been detected between FRT's count value and OCCP(0) value at OCU ch.(0)."
              },
              "IOE1": {
                "bit": 5,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to OCSA.IOP1\""
              },
              "IOE0": {
                "bit": 4,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to OCSA.IOP0\""
              },
              "CST1": {
                "bit": 1,
                "description": "Enables the operation of OCU ch.(1)"
              },
              "CST0": {
                "bit": 0,
                "description": "Enables the operation of OCU ch.(0)"
              }
            },
            "OCU_OCSB10": {
              "FM4": {
                "bit": 7,
                "description": "selects FM4 mode for operating mode"
              },
              "CMOD": {
                "bit": 4,
                "description": "selects OCU's operation mode in combination with OCSC.MOD0 to MOD5"
              },
              "OTD1": {
                "bit": 1,
                "description": "Indicates that the RT(1) output pin is in the High-level output state."
              },
              "OTD0": {
                "bit": 0,
                "description": "Indicates that the RT(0) output pin is in the High-level output state."
              }
            },
            "OCU_OCSD10": {
              "OFEX1": {
                "bit": 13,
                "description": "extends the matching determination conditions of the connected FRT with the OCCP(1) register value"
              },
              "OFEX0": {
                "bit": 12,
                "description": "extends the matching determination conditions of the connected FRT with the OCCP(0) register value"
              },
              "OEBM1": {
                "bit": 11,
                "description": "sets the linked transfer settings with the FRT interrupt mask counter"
              },
              "OEBM0": {
                "bit": 10,
                "description": "sets the linked transfer settings with the FRT interrupt mask counter"
              },
              "OPBM1": {
                "bit": 9,
                "description": "sets the linked transfer settings with the FRT interrupt mask counter"
              },
              "OPBM0": {
                "bit": 8,
                "description": "sets the linked transfer settings with the FRT interrupt mask counter"
              },
              "OCSE1BUFE": {
                "bit": 6,
                "description": "Enable buffer register function of OCSE(1)",
                "width": 2
              },
              "OCSE0BUFE": {
                "bit": 4,
                "description": "Enable buffer register function of OCSE(0)",
                "width": 2
              },
              "OCCP1BUFE": {
                "bit": 2,
                "description": "Enable buffer register function of OCCP(1)",
                "width": 2
              },
              "OCCP0BUFE": {
                "bit": 0,
                "description": "Enable buffer register function of OCCP(0)",
                "width": 2
              }
            },
            "OCU_OCSC": {
              "MOD5": {
                "bit": 13,
                "description": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
              },
              "MOD4": {
                "bit": 12,
                "description": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
              },
              "MOD3": {
                "bit": 11,
                "description": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
              },
              "MOD2": {
                "bit": 10,
                "description": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
              },
              "MOD1": {
                "bit": 9,
                "description": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
              },
              "MOD0": {
                "bit": 8,
                "description": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
              }
            },
            "OCU_OCSE0": {
              "OCSE": {
                "bit": 0,
                "description": "specify the setting conditions of the OCU's matching detection register (IOP0)",
                "width": 16
              }
            },
            "OCU_OCSE1": {
              "OCSE": {
                "bit": 0,
                "description": "specify the setting conditions of the OCU's matching detection register (IOP0/IOP1)",
                "width": 32
              }
            },
            "OCU_OCFS10": {
              "FSO1": {
                "bit": 4,
                "description": "Connects FRT ch.x to OCU ch.1",
                "width": 4
              },
              "FSO0": {
                "bit": 0,
                "description": "Connects FRT ch.x to OCU ch.0",
                "width": 4
              }
            },
            "WFG_WFSA10": {
              "DMOD": {
                "bit": 12,
                "description": "1specifies polarity for RTO(0) and RTO(1) signal outputs",
                "width": 2
              },
              "PGEN": {
                "bit": 10,
                "description": "specifies how to reflect the CH_PPG signal for each channel of the WFG",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "select the PPG timer unit to be used for each channel of the WFG",
                "width": 2
              },
              "GTEN": {
                "bit": 6,
                "description": "selects the output conditions for the CH_GATE output signal of the WFG",
                "width": 2
              },
              "TMD": {
                "bit": 3,
                "description": "select the WFG's operation mode",
                "width": 3
              },
              "DCK": {
                "bit": 0,
                "description": "set the count clock cycle for the WFG timer and Pulse counter",
                "width": 3
              }
            },
            "WFG_WFIR": {
              "TMIS54": {
                "bit": 15,
                "description": "stops the WFG54 reload timer and clears TMIF54"
              },
              "TMIE54": {
                "bit": 14,
                "description": "stops the WFG54 reload timer and clears TMIF54"
              },
              "TMIC54": {
                "bit": 13,
                "description": "clears TIMF54 bit"
              },
              "TMIF54": {
                "bit": 12,
                "description": "detects the event of WFG54 reload timer interrupt occurrence"
              },
              "TMIS32": {
                "bit": 11,
                "description": "stops the WFG32 reload timer and clears TMIF32"
              },
              "TMIE32": {
                "bit": 10,
                "description": "1stops the WFG32 reload timer and clears TMIF32"
              },
              "TMIC32": {
                "bit": 9,
                "description": "clears TIMF32 bit"
              },
              "TMIF32": {
                "bit": 8,
                "description": "detects the event of WFG32 reload timer interrupt occurrence"
              },
              "TMIS10": {
                "bit": 7,
                "description": "stops the WFG10 reload timer and clears TMIF10"
              },
              "TMIE10": {
                "bit": 6,
                "description": "starts WFG10 reload timer and checks the operation state of it."
              },
              "TMIC10": {
                "bit": 5,
                "description": "clears TIMF10 bit"
              },
              "TMIF10": {
                "bit": 4,
                "description": "detects the event of WFG10 reload timer interrupt occurrence"
              },
              "DTICB": {
                "bit": 3,
                "description": "clears DTIFB bit."
              },
              "DTIFB": {
                "bit": 2,
                "description": "detects DTTIX signal input via analog noise filter"
              },
              "DTICA": {
                "bit": 1,
                "description": "clears the DTIFA interrupt flag"
              },
              "DTIFA": {
                "bit": 0,
                "description": "detects the event of DTTIX signal input via digital noise-canceller"
              }
            },
            "WFG_NZCL": {
              "WIM54": {
                "bit": 14,
                "description": "selects whether a WFG54 reload timer interrupt is masked when the WFIR.TMIF54 flag is set"
              },
              "WIM32": {
                "bit": 13,
                "description": "selects whether a WFG32 reload timer interrupt is masked when the WFIR.TMIF32 flag is set"
              },
              "WIM10": {
                "bit": 12,
                "description": "selects whether a WFG10 reload timer interrupt is masked when the WFIR.TMIF10 flag is set"
              },
              "DIMB": {
                "bit": 9,
                "description": "selects whether a DTIF interrupt is masked when the WFIR.TIFDTIFB flag is set"
              },
              "DIMA": {
                "bit": 8,
                "description": "selects whether a DTIF interrupt is masked when the WFIR.DTIFA flag is set"
              },
              "DHOLD": {
                "bit": 7,
                "description": "selects whether the RTO output signal of WFG is held when the DTIF interrupt signal is asserted"
              },
              "DTIEB": {
                "bit": 5,
                "description": "Enables the path from DTTIX pin to analog noise filter"
              },
              "SDTI": {
                "bit": 4,
                "description": "sets the WFIR.DTIFA register by writing to the register from the CPU"
              },
              "NWS": {
                "bit": 1,
                "description": "set the noise-canceling width for a digital noise-canceller",
                "width": 3
              },
              "DTIEA": {
                "bit": 0,
                "description": "Enables the path for digital noise filter from DTTIX pin"
              }
            },
            "ICU_ICFS10": {
              "FSI1": {
                "bit": 4,
                "description": "Connects FRT ch.x to ICU ch.(1)",
                "width": 4
              },
              "FSI0": {
                "bit": 0,
                "description": "Connects FRT ch.x to ICU ch.(0)",
                "width": 4
              }
            },
            "ICU_ICSA10": {
              "ICP1": {
                "bit": 7,
                "description": "Indicates that a valid edge has been detected at ICU ch.(1) and the capture operation has been performed"
              },
              "ICP0": {
                "bit": 6,
                "description": "Indicates that a valid edge has been detected at ICU ch.(0) and the capture operation has been performed"
              },
              "ICE1": {
                "bit": 5,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to ICSA.ICP1.\""
              },
              "ICE0": {
                "bit": 4,
                "description": "\"Generates interrupt, when \"\"1\"\" is set to ICSA.ICP0.\""
              },
              "EG1": {
                "bit": 2,
                "description": "enables/disables the operation of ICU-ch.(1) and selects a valid edge(s)",
                "width": 2
              },
              "EG0": {
                "bit": 0,
                "description": "enables/disables the operation of ICU-ch.(0) and selects a valid edge(s)",
                "width": 2
              }
            },
            "ICU_ICSB10": {
              "IEI1": {
                "bit": 1,
                "description": "indicates the latest valid edge of ICU ch.(1)"
              },
              "IEI0": {
                "bit": 0,
                "description": "indicates the latest valid edge of ICU ch.(0)"
              }
            },
            "ADCMP_ACFS10": {
              "FSA1": {
                "bit": 4,
                "description": "specify the FRT to be connected to ADCMP ch.(1)",
                "width": 4
              },
              "FSA0": {
                "bit": 0,
                "description": "specify the FRT to be connected to ADCMP ch.(0)",
                "width": 4
              }
            },
            "ADCMP_ACMP0": {
              "ACMP": {
                "bit": 0,
                "description": "0",
                "width": 16
              }
            },
            "ADCMP_ACSA": {
              "SEL54": {
                "bit": 12,
                "description": "selects compatible operation of ADCMP ch.5 and ch.4 with FM3 Family products",
                "width": 2
              },
              "SEL32": {
                "bit": 10,
                "description": "selects compatible operation of ADCMP ch.3 and ch.2 with FM3 Family products",
                "width": 2
              },
              "SEL10": {
                "bit": 8,
                "description": "selects compatible operation of ADCMP ch.1 and ch.0 with FM3 Family products",
                "width": 2
              },
              "CE54": {
                "bit": 4,
                "description": "enables/disables compatibility of ADCMP ch.5 and ch.4 with FM3 Family products",
                "width": 2
              },
              "CE32": {
                "bit": 2,
                "description": "enables/disables compatibility of ADCMP ch.3 and ch.2 with FM3 Family products",
                "width": 2
              },
              "CE10": {
                "bit": 0,
                "description": "enables/disables compatibility of ADCMP ch.1 and ch.0 with FM3 Family products",
                "width": 2
              }
            },
            "ADCMP_ACSC0": {
              "APBM": {
                "bit": 5,
                "description": "sets the linked transfer with the FRT interrupt mask counter"
              },
              "ADSEL": {
                "bit": 2,
                "description": "specify the destinations of ADC start signals that are output by ADCMP",
                "width": 3
              },
              "BUFE": {
                "bit": 0,
                "description": "select enable/disable and transfer timing for buffer function of the ACMP register.",
                "width": 2
              }
            },
            "ADCMP_ACSD0": {
              "ZE": {
                "bit": 7,
                "description": "enables/disables the operation of the ADCMP when the FRT is \"0x0000\""
              },
              "UE": {
                "bit": 6,
                "description": "enables/disables the operation of the ADCMP that is counting up for the connected FRT"
              },
              "PE": {
                "bit": 5,
                "description": "enables/disables the operation of the ADCMP that is counting down at the Peak value of the connected FRT"
              },
              "DE": {
                "bit": 4,
                "description": "enables/disables the operation of the ADCMP that is counting down for the connected FRT"
              },
              "OCUS": {
                "bit": 1,
                "description": "selects the OCU OCCP register that will become the start for offset start"
              },
              "AMOD": {
                "bit": 0,
                "description": "selects operation mode for ADCMP"
              }
            },
            "ADCMP_ACMC0": {
              "MPCE": {
                "bit": 7,
                "description": "specifies whether a comparison is performed with the FRT peak interrupt mask counter"
              },
              "MZCE": {
                "bit": 6,
                "description": "specifies whether a comparison is performed with the FRT zero interrupt mask counter"
              },
              "AMC": {
                "bit": 0,
                "description": "specifies the value to be compared with the FRT interrupt mask counter",
                "width": 4
              }
            },
            "FRT_TCSD": {
              "OFMD2": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "OFMD1": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            }
          }
        },
        "MFT1": {
          "instances": [
            {
              "name": "MFT1",
              "base": "0x40021000",
              "irq": 22
            }
          ],
          "registers": {}
        },
        "MFT2": {
          "instances": [
            {
              "name": "MFT2",
              "base": "0x40022000",
              "irq": 23
            }
          ],
          "registers": {}
        },
        "MFT": {
          "instances": [
            {
              "name": "MFT_PPG",
              "base": "0x40024000",
              "irq": 36
            }
          ],
          "registers": {
            "TTCR0": {
              "offset": "0x00",
              "size": 16,
              "description": "PPG Start Trigger Control Register 0"
            },
            "TTCR1": {
              "offset": "0x20",
              "size": 16,
              "description": "PPG Start Trigger Control Register 1"
            },
            "TTCR2": {
              "offset": "0x40",
              "size": 16,
              "description": "PPG Start Trigger Control Register 2"
            },
            "COMP0": {
              "offset": "0x08",
              "size": 16,
              "description": "PPG Compare Register 0"
            },
            "COMP2": {
              "offset": "0x0C",
              "size": 8,
              "description": "PPG Compare Register 2"
            },
            "COMP4": {
              "offset": "0x10",
              "size": 32,
              "description": "PPG Compare Register 4"
            },
            "COMP6": {
              "offset": "0x14",
              "size": 32,
              "description": "PPG Compare Register 6"
            },
            "COMP1": {
              "offset": "0x28",
              "size": 32,
              "description": "PPG Compare Register 1"
            },
            "COMP3": {
              "offset": "0x2C",
              "size": 32,
              "description": "PPG Compare Register 3"
            },
            "COMP5": {
              "offset": "0x30",
              "size": 32,
              "description": "PPG Compare Register 5"
            },
            "COMP7": {
              "offset": "0x34",
              "size": 32,
              "description": "PPG Compare Register 7"
            },
            "COMP8": {
              "offset": "0x48",
              "size": 32,
              "description": "PPG Compare Register 8"
            },
            "COMP10": {
              "offset": "0x4C",
              "size": 32,
              "description": "PPG Compare Register 10"
            },
            "COMP12": {
              "offset": "0x50",
              "size": 32,
              "description": "PPG Compare Register 12"
            },
            "COMP14": {
              "offset": "0x54",
              "size": 32,
              "description": "PPG Compare Register 14"
            },
            "TRG": {
              "offset": "0x100",
              "size": 16,
              "description": "PPG Start Register 0"
            },
            "TRG1": {
              "offset": "0x140",
              "size": 16,
              "description": "PPG Start Register 1"
            },
            "REVC": {
              "offset": "0x104",
              "size": 16,
              "description": "Output Reverse Register 0"
            },
            "REVC1": {
              "offset": "0x144",
              "size": 16,
              "description": "Output Reverse Register 1"
            },
            "PPGC0": {
              "offset": "0x201",
              "size": 8,
              "description": "PPG Operation Mode Control Register 0"
            },
            "PPGC1": {
              "offset": "0x200",
              "size": 32,
              "description": "PPG Operation Mode Control Register 1"
            },
            "PPGC2": {
              "offset": "0x205",
              "size": 32,
              "description": "PPG Operation Mode Control Register 2"
            },
            "PPGC3": {
              "offset": "0x204",
              "size": 32,
              "description": "PPG Operation Mode Control Register 3"
            },
            "PPGC4": {
              "offset": "0x241",
              "size": 32,
              "description": "PPG Operation Mode Control Register 4"
            },
            "PPGC5": {
              "offset": "0x240",
              "size": 32,
              "description": "PPG Operation Mode Control Register 5"
            },
            "PPGC6": {
              "offset": "0x245",
              "size": 32,
              "description": "PPG Operation Mode Control Register 6"
            },
            "PPGC7": {
              "offset": "0x244",
              "size": 32,
              "description": "PPG Operation Mode Control Register 7"
            },
            "PPGC8": {
              "offset": "0x281",
              "size": 32,
              "description": "PPG Operation Mode Control Register 8"
            },
            "PPGC9": {
              "offset": "0x280",
              "size": 32,
              "description": "PPG Operation Mode Control Register 9"
            },
            "PPGC10": {
              "offset": "0x285",
              "size": 32,
              "description": "PPG Operation Mode Control Register 10"
            },
            "PPGC11": {
              "offset": "0x284",
              "size": 32,
              "description": "PPG Operation Mode Control Register 11"
            },
            "PPGC12": {
              "offset": "0x2C1",
              "size": 32,
              "description": "PPG Operation Mode Control Register 12"
            },
            "PPGC13": {
              "offset": "0x2C0",
              "size": 32,
              "description": "PPG Operation Mode Control Register 13"
            },
            "PPGC14": {
              "offset": "0x2C5",
              "size": 32,
              "description": "PPG Operation Mode Control Register 14"
            },
            "PPGC15": {
              "offset": "0x2C4",
              "size": 32,
              "description": "PPG Operation Mode Control Register 15"
            },
            "PPGC16": {
              "offset": "0x301",
              "size": 32,
              "description": "PPG Operation Mode Control Register 16"
            },
            "PPGC17": {
              "offset": "0x300",
              "size": 32,
              "description": "PPG Operation Mode Control Register 17"
            },
            "PPGC18": {
              "offset": "0x305",
              "size": 32,
              "description": "PPG Operation Mode Control Register 18"
            },
            "PPGC19": {
              "offset": "0x304",
              "size": 32,
              "description": "PPG Operation Mode Control Register 19"
            },
            "PPGC20": {
              "offset": "0x341",
              "size": 32,
              "description": "PPG Operation Mode Control Register 20"
            },
            "PPGC21": {
              "offset": "0x340",
              "size": 32,
              "description": "PPG Operation Mode Control Register 21"
            },
            "PPGC22": {
              "offset": "0x345",
              "size": 32,
              "description": "PPG Operation Mode Control Register 22"
            },
            "PPGC23": {
              "offset": "0x344",
              "size": 32,
              "description": "PPG Operation Mode Control Register 23"
            },
            "PRLH0": {
              "offset": "0x209",
              "size": 8,
              "description": "PPG0 Reload Registers High"
            },
            "PRLL0": {
              "offset": "0x208",
              "size": 8,
              "description": "PPG0 Reload Registers Low"
            },
            "PRLH1": {
              "offset": "0x20D",
              "size": 32,
              "description": "PPG1 Reload Registers High"
            },
            "PRLL1": {
              "offset": "0x20C",
              "size": 32,
              "description": "PPG1 Reload Registers Low"
            },
            "PRLH2": {
              "offset": "0x211",
              "size": 32,
              "description": "PPG2 Reload Registers High"
            },
            "PRLL2": {
              "offset": "0x210",
              "size": 32,
              "description": "PPG2 Reload Registers Low"
            },
            "PRLH3": {
              "offset": "0x215",
              "size": 32,
              "description": "PPG3 Reload Registers High"
            },
            "PRLL3": {
              "offset": "0x214",
              "size": 32,
              "description": "PPG3 Reload Registers Low"
            },
            "PRLH4": {
              "offset": "0x249",
              "size": 32,
              "description": "PPG4 Reload Registers High"
            },
            "PRLL4": {
              "offset": "0x248",
              "size": 32,
              "description": "PPG4 Reload Registers Low"
            },
            "PRLH5": {
              "offset": "0x24D",
              "size": 32,
              "description": "PPG5 Reload Registers High"
            },
            "PRLL5": {
              "offset": "0x24C",
              "size": 32,
              "description": "PPG5 Reload Registers Low"
            },
            "PRLH6": {
              "offset": "0x251",
              "size": 32,
              "description": "PPG6 Reload Registers High"
            },
            "PRLL6": {
              "offset": "0x250",
              "size": 32,
              "description": "PPG6 Reload Registers Low"
            },
            "PRLH7": {
              "offset": "0x255",
              "size": 32,
              "description": "PPG7 Reload Registers High"
            },
            "PRLL7": {
              "offset": "0x254",
              "size": 32,
              "description": "PPG7 Reload Registers Low"
            },
            "PRLH8": {
              "offset": "0x289",
              "size": 32,
              "description": "PPG8 Reload Registers High"
            },
            "PRLL8": {
              "offset": "0x288",
              "size": 32,
              "description": "PPG8 Reload Registers Low"
            },
            "PRLH9": {
              "offset": "0x28D",
              "size": 32,
              "description": "PPG9 Reload Registers High"
            },
            "PRLL9": {
              "offset": "0x28C",
              "size": 32,
              "description": "PPG9 Reload Registers Low"
            },
            "PRLH10": {
              "offset": "0x291",
              "size": 32,
              "description": "PPG10 Reload Registers High"
            },
            "PRLL10": {
              "offset": "0x290",
              "size": 32,
              "description": "PPG10 Reload Registers Low"
            },
            "PRLH11": {
              "offset": "0x295",
              "size": 32,
              "description": "PPG11 Reload Registers High"
            },
            "PRLL11": {
              "offset": "0x294",
              "size": 32,
              "description": "PPG11 Reload Registers Low"
            },
            "PRLH12": {
              "offset": "0x2C9",
              "size": 32,
              "description": "PPG12 Reload Registers High"
            },
            "PRLL12": {
              "offset": "0x2C8",
              "size": 32,
              "description": "PPG12 Reload Registers Low"
            },
            "PRLH13": {
              "offset": "0x2CD",
              "size": 32,
              "description": "PPG13 Reload Registers High"
            },
            "PRLL13": {
              "offset": "0x2CC",
              "size": 32,
              "description": "PPG13 Reload Registers Low"
            },
            "PRLH14": {
              "offset": "0x2D1",
              "size": 32,
              "description": "PPG14 Reload Registers High"
            },
            "PRLL14": {
              "offset": "0x2D0",
              "size": 32,
              "description": "PPG14 Reload Registers Low"
            },
            "PRLH15": {
              "offset": "0x2D5",
              "size": 32,
              "description": "PPG15 Reload Registers High"
            },
            "PRLL15": {
              "offset": "0x2D4",
              "size": 32,
              "description": "PPG15 Reload Registers Low"
            },
            "PRLH16": {
              "offset": "0x309",
              "size": 32,
              "description": "PPG16 Reload Registers High"
            },
            "PRLL16": {
              "offset": "0x308",
              "size": 32,
              "description": "PPG16 Reload Registers Low"
            },
            "PRLH17": {
              "offset": "0x30D",
              "size": 32,
              "description": "PPG17 Reload Registers High"
            },
            "PRLL17": {
              "offset": "0x30C",
              "size": 32,
              "description": "PPG17 Reload Registers Low"
            },
            "PRLH18": {
              "offset": "0x311",
              "size": 32,
              "description": "PPG18 Reload Registers High"
            },
            "PRLL18": {
              "offset": "0x310",
              "size": 32,
              "description": "PPG18 Reload Registers Low"
            },
            "PRLH19": {
              "offset": "0x315",
              "size": 32,
              "description": "PPG19 Reload Registers High"
            },
            "PRLL19": {
              "offset": "0x314",
              "size": 32,
              "description": "PPG19 Reload Registers Low"
            },
            "PRLH20": {
              "offset": "0x349",
              "size": 32,
              "description": "PPG20 Reload Registers High"
            },
            "PRLL20": {
              "offset": "0x348",
              "size": 32,
              "description": "PPG20 Reload Registers Low"
            },
            "PRLH21": {
              "offset": "0x34D",
              "size": 32,
              "description": "PPG21 Reload Registers High"
            },
            "PRLL21": {
              "offset": "0x34C",
              "size": 32,
              "description": "PPG21 Reload Registers Low"
            },
            "PRLH22": {
              "offset": "0x351",
              "size": 32,
              "description": "PPG22 Reload Registers High"
            },
            "PRLL22": {
              "offset": "0x350",
              "size": 32,
              "description": "PPG22 Reload Registers Low"
            },
            "PRLH23": {
              "offset": "0x355",
              "size": 32,
              "description": "PPG23 Reload Registers High"
            },
            "PRLL23": {
              "offset": "0x354",
              "size": 32,
              "description": "PPG23 Reload Registers Low"
            },
            "GATEC0": {
              "offset": "0x218",
              "size": 8,
              "description": "PPG Gate Function Control Registers 0"
            },
            "GATEC4": {
              "offset": "0x258",
              "size": 8,
              "description": "PPG Gate Function Control Registers 4"
            },
            "GATEC8": {
              "offset": "0x298",
              "size": 8,
              "description": "PPG Gate Function Control Registers 8"
            },
            "GATEC12": {
              "offset": "0x2D8",
              "size": 8,
              "description": "PPG Gate Function Control Registers 12"
            },
            "GATEC16": {
              "offset": "0x318",
              "size": 8,
              "description": "PPG Gate Function Control Registers 16"
            },
            "GATEC20": {
              "offset": "0x358",
              "size": 8,
              "description": "PPG Gate Function Control Registers 20"
            }
          },
          "bits": {
            "TTCR0": {
              "TRG6O": {
                "bit": 15,
                "description": "PPG6 trigger stop bit"
              },
              "TRG4O": {
                "bit": 14,
                "description": "PPG4 trigger stop bit"
              },
              "TRG2O": {
                "bit": 13,
                "description": "PPG2 trigger stop bit"
              },
              "TRG0O": {
                "bit": 12,
                "description": "PPG0 trigger stop bit"
              },
              "CS0": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI0": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR0": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TTCR1": {
              "TRG7O": {
                "bit": 15,
                "description": "PPG7 trigger stop bit"
              },
              "TRG5O": {
                "bit": 14,
                "description": "PPG5 trigger stop bit"
              },
              "TRG3O": {
                "bit": 13,
                "description": "PPG3 trigger stop bit"
              },
              "TRG1O": {
                "bit": 12,
                "description": "PPG1 trigger stop bit"
              },
              "CS1": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI1": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR1": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TTCR2": {
              "TRG22O": {
                "bit": 15,
                "description": "PPG22 trigger stop bit"
              },
              "TRG20O": {
                "bit": 14,
                "description": "PPG20 trigger stop bit"
              },
              "TRG18O": {
                "bit": 13,
                "description": "PPG18 trigger stop bit"
              },
              "TRG16O": {
                "bit": 12,
                "description": "PPG16 trigger stop bit"
              },
              "CS2": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI2": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR2": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TRG": {
              "PEN15": {
                "bit": 15,
                "description": "PPG15 Start Trigger bit"
              },
              "PEN14": {
                "bit": 14,
                "description": "PPG14 Start Trigger bit"
              },
              "PEN13": {
                "bit": 13,
                "description": "PPG13 Start Trigger bit"
              },
              "PEN12": {
                "bit": 12,
                "description": "PPG12 Start Trigger bit"
              },
              "PEN11": {
                "bit": 11,
                "description": "PPG11 Start Trigger bit"
              },
              "PEN10": {
                "bit": 10,
                "description": "PPG10 Start Trigger bit"
              },
              "PEN09": {
                "bit": 9,
                "description": "PPG9 Start Trigger bit"
              },
              "PEN08": {
                "bit": 8,
                "description": "PPG8 Start Trigger bit"
              },
              "PEN07": {
                "bit": 7,
                "description": "PPG7 Start Trigger bit"
              },
              "PEN06": {
                "bit": 6,
                "description": "PPG6 Start Trigger bit"
              },
              "PEN05": {
                "bit": 5,
                "description": "PPG5 Start Trigger bit"
              },
              "PEN04": {
                "bit": 4,
                "description": "PPG4 Start Trigger bit"
              },
              "PEN03": {
                "bit": 3,
                "description": "PPG3 Start Trigger bit"
              },
              "PEN02": {
                "bit": 2,
                "description": "PPG2 Start Trigger bit"
              },
              "PEN01": {
                "bit": 1,
                "description": "PPG1 Start Trigger bit"
              },
              "PEN00": {
                "bit": 0,
                "description": "PPG0 Start Trigger bit"
              }
            },
            "TRG1": {
              "PEN23": {
                "bit": 7,
                "description": "PPG23 Start Trigger bit"
              },
              "PEN22": {
                "bit": 6,
                "description": "PPG22 Start Trigger bit"
              },
              "PEN21": {
                "bit": 5,
                "description": "PPG21 Start Trigger bit"
              },
              "PEN20": {
                "bit": 4,
                "description": "PPG20 Start Trigger bit"
              },
              "PEN19": {
                "bit": 3,
                "description": "PPG19 Start Trigger bit"
              },
              "PEN18": {
                "bit": 2,
                "description": "PPG18 Start Trigger bit"
              },
              "PEN17": {
                "bit": 1,
                "description": "PPG17 Start Trigger bit"
              },
              "PEN16": {
                "bit": 0,
                "description": "PPG16 Start Trigger bit"
              }
            },
            "REVC": {
              "REV15": {
                "bit": 15,
                "description": "PPG15 Output Reverse Enable bit"
              },
              "REV14": {
                "bit": 14,
                "description": "PPG14 Output Reverse Enable bit"
              },
              "REV13": {
                "bit": 13,
                "description": "PPG13 Output Reverse Enable bit"
              },
              "REV12": {
                "bit": 12,
                "description": "PPG12 Output Reverse Enable bit"
              },
              "REV11": {
                "bit": 11,
                "description": "PPG11 Output Reverse Enable bit"
              },
              "REV10": {
                "bit": 10,
                "description": "PPG10 Output Reverse Enable bit"
              },
              "REV09": {
                "bit": 9,
                "description": "PPG9 Output Reverse Enable bit"
              },
              "REV08": {
                "bit": 8,
                "description": "PPG8 Output Reverse Enable bit"
              },
              "REV07": {
                "bit": 7,
                "description": "PPG7 Output Reverse Enable bit"
              },
              "REV06": {
                "bit": 6,
                "description": "PPG6 Output Reverse Enable bit"
              },
              "REV05": {
                "bit": 5,
                "description": "PPG5 Output Reverse Enable bit"
              },
              "REV04": {
                "bit": 4,
                "description": "PPG4 Output Reverse Enable bit"
              },
              "REV03": {
                "bit": 3,
                "description": "PPG3 Output Reverse Enable bit"
              },
              "REV02": {
                "bit": 2,
                "description": "PPG2 Output Reverse Enable bit"
              },
              "REV01": {
                "bit": 1,
                "description": "PPG1 Output Reverse Enable bit"
              },
              "REV00": {
                "bit": 0,
                "description": "PPG0 Output Reverse Enable bit"
              }
            },
            "REVC1": {
              "REV23": {
                "bit": 7,
                "description": "PPG23 Output Reverse Enable bit"
              },
              "REV22": {
                "bit": 6,
                "description": "PPG22 Output Reverse Enable bit"
              },
              "REV21": {
                "bit": 5,
                "description": "PPG21 Output Reverse Enable bit"
              },
              "REV20": {
                "bit": 4,
                "description": "PPG20 Output Reverse Enable bit"
              },
              "REV19": {
                "bit": 3,
                "description": "PPG19 Output Reverse Enable bit"
              },
              "REV18": {
                "bit": 2,
                "description": "PPG18 Output Reverse Enable bit"
              },
              "REV17": {
                "bit": 1,
                "description": "PPG17 Output Reverse Enable bit"
              },
              "REV16": {
                "bit": 0,
                "description": "PPG16 Output Reverse Enable bit"
              }
            },
            "PPGC0": {
              "PIE": {
                "bit": 7,
                "description": "PPG Interrupt Enable bit"
              },
              "PUF": {
                "bit": 6,
                "description": "PPG Counter Underflow bit"
              },
              "INTM": {
                "bit": 5,
                "description": "Interrupt Mode Select bit"
              },
              "PCS": {
                "bit": 3,
                "description": "PPG DOWN Counter Operation Clock Select bits",
                "width": 2
              },
              "MD": {
                "bit": 1,
                "description": "PPG Operation Mode Set bits",
                "width": 2
              },
              "TTRG": {
                "bit": 0,
                "description": "PPG start trigger select bit"
              }
            },
            "PRLH0": {
              "PRLH": {
                "bit": 0,
                "description": "Reload Registers High",
                "width": 8
              }
            },
            "PRLL0": {
              "PRLL": {
                "bit": 0,
                "description": "Reload Registers Low",
                "width": 8
              }
            },
            "GATEC0": {
              "STRG2": {
                "bit": 5,
                "description": "Select a trigger for PPG2"
              },
              "EDGE2": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG2"
              },
              "STRG0": {
                "bit": 1,
                "description": "Select a trigger for PPG0"
              },
              "EDGE0": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG0"
              }
            },
            "GATEC4": {
              "STRG6": {
                "bit": 5,
                "description": "Select a trigger for PPG6"
              },
              "EDGE6": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG6"
              },
              "STRG4": {
                "bit": 1,
                "description": "Select a trigger for PPG4"
              },
              "EDGE4": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG4"
              }
            },
            "GATEC8": {
              "STRG10": {
                "bit": 5,
                "description": "Select a trigger for PPG10"
              },
              "EDGE10": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG10"
              },
              "STRG8": {
                "bit": 1,
                "description": "Select a trigger for PPG8"
              },
              "EDGE8": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG8"
              }
            },
            "GATEC12": {
              "STRG14": {
                "bit": 5,
                "description": "Select a trigger for PPG14"
              },
              "EDGE14": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG14"
              },
              "STRG12": {
                "bit": 1,
                "description": "Select a trigger for PPG12"
              },
              "EDGE12": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG12"
              }
            },
            "GATEC16": {
              "STRG18": {
                "bit": 5,
                "description": "Select a trigger for PPG18"
              },
              "EDGE18": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG18"
              },
              "STRG16": {
                "bit": 1,
                "description": "Select a trigger for PPG16"
              },
              "EDGE16": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG16"
              }
            },
            "GATEC20": {
              "STRG22": {
                "bit": 5,
                "description": "Select a trigger for PPG22"
              },
              "EDGE22": {
                "bit": 4,
                "description": "Select Start Effective Level for PPG22"
              },
              "STRG20": {
                "bit": 1,
                "description": "Select a trigger for PPG20"
              },
              "EDGE20": {
                "bit": 0,
                "description": "Select Start Effective Level for PPG20"
              }
            }
          }
        },
        "BTIOSEL03": {
          "instances": [
            {
              "name": "BTIOSEL03",
              "base": "0x40025100"
            }
          ],
          "registers": {
            "BTSEL0123": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSEL0123": {
              "SEL23_": {
                "bit": 12,
                "description": "I/O select bits for Ch.2/Ch.3",
                "width": 4
              },
              "SEL01_": {
                "bit": 8,
                "description": "I/O select bits for Ch.0/Ch.1",
                "width": 4
              }
            }
          }
        },
        "BTIOSEL47": {
          "instances": [
            {
              "name": "BTIOSEL47",
              "base": "0x40025300"
            }
          ],
          "registers": {
            "BTSEL4567": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSEL4567": {
              "SEL67_": {
                "bit": 12,
                "description": "I/O select bits for Ch.6/Ch.7",
                "width": 4
              },
              "SEL45_": {
                "bit": 8,
                "description": "I/O select bits for Ch.4/Ch.5",
                "width": 4
              }
            }
          }
        },
        "BTIOSEL8B": {
          "instances": [
            {
              "name": "BTIOSEL8B",
              "base": "0x40025500"
            }
          ],
          "registers": {
            "BTSEL89AB": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSEL89AB": {
              "SELAB_": {
                "bit": 12,
                "description": "I/O select bits for Ch.A/Ch.B",
                "width": 4
              },
              "SEL89_": {
                "bit": 8,
                "description": "I/O select bits for Ch.8/Ch.9",
                "width": 4
              }
            }
          }
        },
        "BTIOSELCF": {
          "instances": [
            {
              "name": "BTIOSELCF",
              "base": "0x40025700"
            }
          ],
          "registers": {
            "BTSELCDEF": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSELCDEF": {
              "SELEF_": {
                "bit": 12,
                "description": "I/O select bits for Ch.E/Ch.F",
                "width": 4
              },
              "SELCD_": {
                "bit": 8,
                "description": "I/O select bits for Ch.C/Ch.D",
                "width": 4
              }
            }
          }
        },
        "SBSSR": {
          "instances": [
            {
              "name": "SBSSR",
              "base": "0x40025F00"
            }
          ],
          "registers": {
            "BTSSSR": {
              "offset": "0xFC",
              "size": 16,
              "description": "Software-based Simultaneous Startup Register"
            }
          },
          "bits": {
            "BTSSSR": {
              "SSSR15": {
                "bit": 15,
                "description": "Bit15 of BTSSSR"
              },
              "SSSR14": {
                "bit": 14,
                "description": "Bit14 of BTSSSR"
              },
              "SSSR13": {
                "bit": 13,
                "description": "Bit13 of BTSSSR"
              },
              "SSSR12": {
                "bit": 12,
                "description": "Bit12 of BTSSSR"
              },
              "SSSR11": {
                "bit": 11,
                "description": "Bit11 of BTSSSR"
              },
              "SSSR10": {
                "bit": 10,
                "description": "Bit10 of BTSSSR"
              },
              "SSSR9": {
                "bit": 9,
                "description": "Bit9 of BTSSSR"
              },
              "SSSR8": {
                "bit": 8,
                "description": "Bit8 of BTSSSR"
              },
              "SSSR7": {
                "bit": 7,
                "description": "Bit7 of BTSSSR"
              },
              "SSSR6": {
                "bit": 6,
                "description": "Bit6 of BTSSSR"
              },
              "SSSR5": {
                "bit": 5,
                "description": "Bit5 of BTSSSR"
              },
              "SSSR4": {
                "bit": 4,
                "description": "Bit4 of BTSSSR"
              },
              "SSSR3": {
                "bit": 3,
                "description": "Bit3 of BTSSSR"
              },
              "SSSR2": {
                "bit": 2,
                "description": "Bit2 of BTSSSR"
              },
              "SSSR1": {
                "bit": 1,
                "description": "Bit1 of BTSSSR"
              },
              "SSSR0": {
                "bit": 0,
                "description": "Bit0 of BTSSSR"
              }
            }
          }
        },
        "BT0": {
          "instances": [
            {
              "name": "BT0",
              "base": "0x40025000",
              "irq": 39
            }
          ],
          "registers": {
            "PWM_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PWM_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PWM_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PWM_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "PWM Cycle Set Register"
            },
            "PWM_PDUT": {
              "offset": "0x04",
              "size": 16,
              "description": "PWM Duty Set Register"
            },
            "PWM_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "PPG_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PPG_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PPG_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PPG_PRLL": {
              "offset": "0x00",
              "size": 16,
              "description": "LOW Width Reload Register"
            },
            "PPG_PRLH": {
              "offset": "0x04",
              "size": 16,
              "description": "HIGH Width Reload Register"
            },
            "PPG_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "RT_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "RT_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "RT_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "RT_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "PWM Cycle Set Register"
            },
            "RT_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "PWC_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PWC_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PWC_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PWC_DTBF": {
              "offset": "0x04",
              "size": 16,
              "description": "Data Buffer Register"
            }
          },
          "bits": {
            "PWM_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "Restart enable bit"
              },
              "PMSK": {
                "bit": 10,
                "description": "Pulse output mask bit"
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Count operation enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "PWM_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PWM_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "DTIE": {
                "bit": 5,
                "description": "Duty match interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "DTIR": {
                "bit": 1,
                "description": "Duty match interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "PPG_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "Restart enable bit"
              },
              "PMSK": {
                "bit": 10,
                "description": "Pulse output mask bit"
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Count operation enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "PPG_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PPG_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "RT_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "T32": {
                "bit": 7,
                "description": "32-bit timer selection bit"
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Timer enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "RT_TMCR2": {
              "GATE": {
                "bit": 7,
                "description": "Gate Input Enable bit"
              },
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "RT_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "PWC_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "Count clock selection bit",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "Measurement edge selection bits",
                "width": 3
              },
              "T32": {
                "bit": 7,
                "description": "32-bit timer selection bit"
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Timer enable bit"
              }
            },
            "PWC_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PWC_STC": {
              "ERR": {
                "bit": 7,
                "description": "Error flag bit"
              },
              "EDIE": {
                "bit": 6,
                "description": "Measurement completion interrupt request enable bit"
              },
              "OVIE": {
                "bit": 4,
                "description": "Overflow interrupt request enable bit"
              },
              "EDIR": {
                "bit": 2,
                "description": "Measurement completion interrupt request bit"
              },
              "OVIR": {
                "bit": 0,
                "description": "Overflow interrupt request bit"
              }
            }
          }
        },
        "BT1": {
          "instances": [
            {
              "name": "BT1",
              "base": "0x40025040",
              "irq": 40
            }
          ],
          "registers": {}
        },
        "BT2": {
          "instances": [
            {
              "name": "BT2",
              "base": "0x40025080",
              "irq": 41
            }
          ],
          "registers": {}
        },
        "BT3": {
          "instances": [
            {
              "name": "BT3",
              "base": "0x400250C0",
              "irq": 42
            }
          ],
          "registers": {}
        },
        "BT4": {
          "instances": [
            {
              "name": "BT4",
              "base": "0x40025200",
              "irq": 43
            }
          ],
          "registers": {}
        },
        "BT5": {
          "instances": [
            {
              "name": "BT5",
              "base": "0x40025240",
              "irq": 44
            }
          ],
          "registers": {}
        },
        "BT6": {
          "instances": [
            {
              "name": "BT6",
              "base": "0x40025280",
              "irq": 45
            }
          ],
          "registers": {}
        },
        "BT7": {
          "instances": [
            {
              "name": "BT7",
              "base": "0x400252C0",
              "irq": 46
            }
          ],
          "registers": {}
        },
        "BT8": {
          "instances": [
            {
              "name": "BT8",
              "base": "0x40025400",
              "irq": 98
            }
          ],
          "registers": {}
        },
        "BT9": {
          "instances": [
            {
              "name": "BT9",
              "base": "0x40025440",
              "irq": 99
            }
          ],
          "registers": {}
        },
        "BT10": {
          "instances": [
            {
              "name": "BT10",
              "base": "0x40025480",
              "irq": 100
            }
          ],
          "registers": {}
        },
        "BT11": {
          "instances": [
            {
              "name": "BT11",
              "base": "0x400254C0",
              "irq": 101
            }
          ],
          "registers": {}
        },
        "BT12": {
          "instances": [
            {
              "name": "BT12",
              "base": "0x40025600",
              "irq": 102
            }
          ],
          "registers": {}
        },
        "BT13": {
          "instances": [
            {
              "name": "BT13",
              "base": "0x40025640"
            }
          ],
          "registers": {}
        },
        "BT14": {
          "instances": [
            {
              "name": "BT14",
              "base": "0x40025680"
            }
          ],
          "registers": {}
        },
        "BT15": {
          "instances": [
            {
              "name": "BT15",
              "base": "0x400256C0"
            }
          ],
          "registers": {}
        },
        "QPRC0": {
          "instances": [
            {
              "name": "QPRC0",
              "base": "0x40026000",
              "irq": 19
            },
            {
              "name": "QPRC0_NF",
              "base": "0x40026100"
            }
          ],
          "registers": {
            "QPCR": {
              "offset": "0x00",
              "size": 16,
              "description": "QPRC Position Count Register"
            },
            "QRCR": {
              "offset": "0x04",
              "size": 16,
              "description": "QPRC Revolution Count Register"
            },
            "QPCCR": {
              "offset": "0x08",
              "size": 16,
              "description": "QPRC Position Counter Compare Register"
            },
            "QPRCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "QPRC Position and Revolution Counter Compare Register"
            },
            "QMPR": {
              "offset": "0x10",
              "size": 16,
              "description": "QPRC Maximum Position Register"
            },
            "QICRL": {
              "offset": "0x14",
              "size": 8,
              "description": "Low-Order Bytes of QPRC Interrupt Control Register"
            },
            "QICRH": {
              "offset": "0x15",
              "size": 8,
              "description": "High-Order Bytes of QPRC Interrupt Control Register"
            },
            "QCR": {
              "offset": "0x18",
              "size": 16,
              "description": "QPRC Control Register"
            },
            "QECR": {
              "offset": "0x1C",
              "size": 16,
              "description": "QPRC Extension Control Register"
            },
            "QPRCRR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Quad Counter Position Rotation Count Register"
            }
          },
          "bits": {
            "QICRL": {
              "ZIIF": {
                "bit": 7,
                "description": "Zero index interrupt request flag bit"
              },
              "OFDF": {
                "bit": 6,
                "description": "Overflow interrupt request flag bit"
              },
              "UFDF": {
                "bit": 5,
                "description": "Underflow interrupt request flag bit"
              },
              "OUZIE": {
                "bit": 4,
                "description": "\"Overflow, underflow, or zero index interrupt enable bit\""
              },
              "QPRCMF": {
                "bit": 3,
                "description": "PC and RC match interrupt request flag bit"
              },
              "QPRCMIE": {
                "bit": 2,
                "description": "PC and RC match interrupt enable bit"
              },
              "QPCMF": {
                "bit": 1,
                "description": "PC match interrupt request flag bit"
              },
              "QPCMIE": {
                "bit": 0,
                "description": "PC match interrupt enable bit"
              }
            },
            "QICRH": {
              "QPCNRCMF": {
                "bit": 5,
                "description": "PC match and RC match interrupt request flag bit"
              },
              "QPCNRCMIE": {
                "bit": 4,
                "description": "PC match and RC match interrupt enable bit"
              },
              "DIROU": {
                "bit": 3,
                "description": "Last position counter flow direction bit"
              },
              "DIRPC": {
                "bit": 2,
                "description": "Last position counter direction bit"
              },
              "CDCF": {
                "bit": 1,
                "description": "Count inversion interrupt request flag bit"
              },
              "CDCIE": {
                "bit": 0,
                "description": "Count inversion interrupt enable bit"
              }
            },
            "QCR": {
              "CGE": {
                "bit": 14,
                "description": "Detection edge selection bits",
                "width": 2
              },
              "BES": {
                "bit": 12,
                "description": "BIN detection edge selection bits",
                "width": 2
              },
              "AES": {
                "bit": 10,
                "description": "AIN detection edge selection bits",
                "width": 2
              },
              "PCRM": {
                "bit": 8,
                "description": "Position counter reset mask bits",
                "width": 2
              },
              "SWAP": {
                "bit": 7,
                "description": "Swap bit"
              },
              "RSEL": {
                "bit": 6,
                "description": "Register function selection bit"
              },
              "CGSC": {
                "bit": 5,
                "description": "Count clear or gate selection bit"
              },
              "PSTP": {
                "bit": 4,
                "description": "Position counter stop bit"
              },
              "RCM": {
                "bit": 2,
                "description": "Revolution counter mode bits",
                "width": 2
              },
              "PCM": {
                "bit": 0,
                "description": "Position counter mode bits",
                "width": 2
              }
            },
            "QECR": {
              "PEC": {
                "bit": 3,
                "description": "Phase edge change bit"
              },
              "ORNGIE": {
                "bit": 2,
                "description": "Outrange interrupt enable bit"
              },
              "ORNGF": {
                "bit": 1,
                "description": "Outrange interrupt request flag bit"
              },
              "ORNGMD": {
                "bit": 0,
                "description": "Outrange mode selection bit"
              }
            },
            "QPRCRR": {
              "QRCRR": {
                "bit": 16,
                "description": "Quad counter rotation count display bit",
                "width": 16
              },
              "QPCRR": {
                "bit": 0,
                "description": "Quad counter position count display bit",
                "width": 16
              }
            }
          }
        },
        "QPRC1": {
          "instances": [
            {
              "name": "QPRC1",
              "base": "0x40026040",
              "irq": 20
            },
            {
              "name": "QPRC1_NF",
              "base": "0x40026110"
            }
          ],
          "registers": {}
        },
        "QPRC2": {
          "instances": [
            {
              "name": "QPRC2",
              "base": "0x40026080",
              "irq": 96
            },
            {
              "name": "QPRC2_NF",
              "base": "0x40026120"
            }
          ],
          "registers": {}
        },
        "QPRC3": {
          "instances": [
            {
              "name": "QPRC3",
              "base": "0x400260C0",
              "irq": 97
            },
            {
              "name": "QPRC3_NF",
              "base": "0x40026130"
            }
          ],
          "registers": {}
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40027000",
              "irq": 76
            },
            {
              "name": "ADC1",
              "base": "0x40027100",
              "irq": 77
            },
            {
              "name": "ADC2",
              "base": "0x40027200",
              "irq": 111
            }
          ],
          "registers": {
            "ADCR": {
              "offset": "0x01",
              "size": 8,
              "description": "A/D Control Register"
            },
            "ADSR": {
              "offset": "0x00",
              "size": 8,
              "description": "A/D Status Register"
            },
            "SCCR": {
              "offset": "0x09",
              "size": 8,
              "description": "Scan Conversion Control Register"
            },
            "SFNS": {
              "offset": "0x08",
              "size": 8,
              "description": "Scan Conversion FIFO Stage Count Setup Register"
            },
            "SCFD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Scan Conversion FIFO Data Register"
            },
            "SCIS3": {
              "offset": "0x11",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 3"
            },
            "SCIS2": {
              "offset": "0x10",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 2"
            },
            "SCIS1": {
              "offset": "0x15",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 1"
            },
            "SCIS0": {
              "offset": "0x14",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 0"
            },
            "PFNS": {
              "offset": "0x18",
              "size": 8,
              "description": "Priority Conversion FIFO Stage Count Setup Register"
            },
            "PCCR": {
              "offset": "0x19",
              "size": 8,
              "description": "Priority Conversion Control Register"
            },
            "PCFD": {
              "offset": "0x1C",
              "size": 32,
              "description": "Priority Conversion FIFO Data Register"
            },
            "PCIS": {
              "offset": "0x20",
              "size": 8,
              "description": "Priority Conversion Input Selection Register"
            },
            "CMPCR": {
              "offset": "0x24",
              "size": 8,
              "description": "A/D Comparison Control Register"
            },
            "CMPD": {
              "offset": "0x26",
              "size": 16,
              "description": "A/D Comparison Value Setup Register"
            },
            "ADSS3": {
              "offset": "0x29",
              "size": 8,
              "description": "Sampling Time Selection Register 3"
            },
            "ADSS2": {
              "offset": "0x28",
              "size": 8,
              "description": "Sampling Time Selection Register 2"
            },
            "ADSS1": {
              "offset": "0x2D",
              "size": 8,
              "description": "Sampling Time Selection Register 1"
            },
            "ADSS0": {
              "offset": "0x2C",
              "size": 8,
              "description": "Sampling Time Selection Register 0"
            },
            "ADST1": {
              "offset": "0x30",
              "size": 8,
              "description": "Sampling Time Setup Register 1"
            },
            "ADST0": {
              "offset": "0x31",
              "size": 8,
              "description": "Sampling Time Setup Register 0"
            },
            "ADCT": {
              "offset": "0x34",
              "size": 8,
              "description": "Frequency Division Ratio Setup Register"
            },
            "PRTSL": {
              "offset": "0x38",
              "size": 8,
              "description": "Priority Conversion Timer Trigger Selection Register"
            },
            "SCTSL": {
              "offset": "0x39",
              "size": 8,
              "description": "Scan Conversion Timer Trigger Selection Register"
            },
            "ADCEN": {
              "offset": "0x3C",
              "size": 16,
              "description": "A/D Operation Enable Setup Register"
            },
            "WCMRCOT": {
              "offset": "0x44",
              "size": 8,
              "description": "Range Comparison Threshold Excess Flag Register"
            },
            "WCMRCIF": {
              "offset": "0x48",
              "size": 8,
              "description": "Range Comparison Flag Register"
            },
            "WCMPCR": {
              "offset": "0x4C",
              "size": 8,
              "description": "Range Comparison Control Register"
            },
            "WCMPSR": {
              "offset": "0x4D",
              "size": 8,
              "description": "Range Comparison Channel Select Register"
            },
            "WCMPDL": {
              "offset": "0x50",
              "size": 16,
              "description": "Lower Limit Threshold Setup Register"
            },
            "WCMPDH": {
              "offset": "0x52",
              "size": 16,
              "description": "Upper Limit Setup Register"
            }
          },
          "bits": {
            "ADCR": {
              "SCIF": {
                "bit": 7,
                "description": "Scan conversion interrupt request bit"
              },
              "PCIF": {
                "bit": 6,
                "description": "Priority conversion interrupt request bit"
              },
              "CMPIF": {
                "bit": 5,
                "description": "Conversion result comparison interrupt request bit"
              },
              "SCIE": {
                "bit": 3,
                "description": "Scan conversion interrupt enable bit"
              },
              "PCIE": {
                "bit": 2,
                "description": "Priority conversion interrupt enable bit"
              },
              "CMPIE": {
                "bit": 1,
                "description": "Conversion result comparison interrupt enable bit"
              },
              "OVRIE": {
                "bit": 0,
                "description": "FIFO overrun interrupt enable bit"
              }
            },
            "ADSR": {
              "ADSTP": {
                "bit": 7,
                "description": "A/D conversion forced stop bit"
              },
              "FDAS": {
                "bit": 6,
                "description": "FIFO data placement selection bit"
              },
              "PCNS": {
                "bit": 2,
                "description": "Priority conversion pending flag"
              },
              "PCS": {
                "bit": 1,
                "description": "Priority conversion status flag"
              },
              "SCS": {
                "bit": 0,
                "description": "Scan conversion status flag"
              }
            },
            "SCCR": {
              "SEMP": {
                "bit": 7,
                "description": "Scan conversion FIFO empty bit"
              },
              "SFUL": {
                "bit": 6,
                "description": "Scan conversion FIFO full bit"
              },
              "SOVR": {
                "bit": 5,
                "description": "Scan conversion overrun flag"
              },
              "SFCLR": {
                "bit": 4,
                "description": "Scan conversion FIFO clear bit"
              },
              "RPT": {
                "bit": 2,
                "description": "Scan conversion repeat bit"
              },
              "SHEN": {
                "bit": 1,
                "description": "Scan conversion timer start enable bit"
              },
              "SSTR": {
                "bit": 0,
                "description": "Scan conversion start bit"
              }
            },
            "SFNS": {
              "SFS": {
                "bit": 0,
                "description": "Scan conversion FIFO stage count setting bit",
                "width": 4
              }
            },
            "SCFD": {
              "SD": {
                "bit": 20,
                "description": "Scan conversion result",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "A/D conversion result disable bit"
              },
              "RS": {
                "bit": 8,
                "description": "Scan conversion start factor",
                "width": 2
              },
              "SC": {
                "bit": 0,
                "description": "Conversion input channel bits",
                "width": 5
              }
            },
            "SCIS3": {
              "AN31": {
                "bit": 7,
                "description": "Bit7 of SCIS3"
              },
              "AN30": {
                "bit": 6,
                "description": "Bit6 of SCIS3"
              },
              "AN29": {
                "bit": 5,
                "description": "Bit5 of SCIS3"
              },
              "AN28": {
                "bit": 4,
                "description": "Bit4 of SCIS3"
              },
              "AN27": {
                "bit": 3,
                "description": "Bit3 of SCIS3"
              },
              "AN26": {
                "bit": 2,
                "description": "Bit2 of SCIS3"
              },
              "AN25": {
                "bit": 1,
                "description": "Bit1 of SCIS3"
              },
              "AN24": {
                "bit": 0,
                "description": "Bit0 of SCIS3"
              }
            },
            "SCIS2": {
              "AN23": {
                "bit": 7,
                "description": "Bit7 of SCIS2"
              },
              "AN22": {
                "bit": 6,
                "description": "Bit6 of SCIS2"
              },
              "AN21": {
                "bit": 5,
                "description": "Bit5 of SCIS2"
              },
              "AN20": {
                "bit": 4,
                "description": "Bit4 of SCIS2"
              },
              "AN19": {
                "bit": 3,
                "description": "Bit3 of SCIS2"
              },
              "AN18": {
                "bit": 2,
                "description": "Bit2 of SCIS2"
              },
              "AN17": {
                "bit": 1,
                "description": "Bit1 of SCIS2"
              },
              "AN16": {
                "bit": 0,
                "description": "Bit0 of SCIS2"
              }
            },
            "SCIS1": {
              "AN15": {
                "bit": 7,
                "description": "Bit7 of SCIS1"
              },
              "AN14": {
                "bit": 6,
                "description": "Bit6 of SCIS1"
              },
              "AN13": {
                "bit": 5,
                "description": "Bit5 of SCIS1"
              },
              "AN12": {
                "bit": 4,
                "description": "Bit4 of SCIS1"
              },
              "AN11": {
                "bit": 3,
                "description": "Bit3 of SCIS1"
              },
              "AN10": {
                "bit": 2,
                "description": "Bit2 of SCIS1"
              },
              "AN9": {
                "bit": 1,
                "description": "Bit1 of SCIS1"
              },
              "AN8": {
                "bit": 0,
                "description": "Bit0 of SCIS1"
              }
            },
            "SCIS0": {
              "AN7": {
                "bit": 7,
                "description": "Bit7 of SCIS0"
              },
              "AN6": {
                "bit": 6,
                "description": "Bit6 of SCIS0"
              },
              "AN5": {
                "bit": 5,
                "description": "Bit5 of SCIS0"
              },
              "AN4": {
                "bit": 4,
                "description": "Bit4 of SCIS0"
              },
              "AN3": {
                "bit": 3,
                "description": "Bit3 of SCIS0"
              },
              "AN2": {
                "bit": 2,
                "description": "Bit2 of SCIS0"
              },
              "AN1": {
                "bit": 1,
                "description": "Bit1 of SCIS0"
              },
              "AN0": {
                "bit": 0,
                "description": "Bit0 of SCIS0"
              }
            },
            "PFNS": {
              "TEST": {
                "bit": 4,
                "description": "Test bits",
                "width": 2
              },
              "PFS": {
                "bit": 0,
                "description": "Priority conversion FIFO stage count setting bits",
                "width": 2
              }
            },
            "PCCR": {
              "PEMP": {
                "bit": 7,
                "description": "Priority conversion FIFO empty bit"
              },
              "PFUL": {
                "bit": 6,
                "description": "Priority conversion FIFO full bit"
              },
              "POVR": {
                "bit": 5,
                "description": "Priority conversion overrun flag"
              },
              "PFCLR": {
                "bit": 4,
                "description": "Priority conversion FIFO clear bit"
              },
              "ESCE": {
                "bit": 3,
                "description": "External trigger analog input selection bit"
              },
              "PEEN": {
                "bit": 2,
                "description": "Priority conversion external start enable bit"
              },
              "PHEN": {
                "bit": 1,
                "description": "Priority conversion timer start enable bit"
              },
              "PSTR": {
                "bit": 0,
                "description": "Priority conversion start bit"
              }
            },
            "PCFD": {
              "PD": {
                "bit": 20,
                "description": "Priority conversion result",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "A/D conversion result disable bit"
              },
              "RS": {
                "bit": 8,
                "description": "Scan conversion start factor",
                "width": 3
              },
              "PC": {
                "bit": 0,
                "description": "Conversion input channel bits",
                "width": 5
              }
            },
            "PCIS": {
              "P2A": {
                "bit": 3,
                "description": "Priority level 2 analog input selection",
                "width": 5
              },
              "P1A": {
                "bit": 0,
                "description": "Priority level 1 analog input selection",
                "width": 3
              }
            },
            "CMPCR": {
              "CMPEN": {
                "bit": 7,
                "description": "Conversion result comparison function operation enable bit"
              },
              "CMD1": {
                "bit": 6,
                "description": "Comparison mode 1"
              },
              "CMD0": {
                "bit": 5,
                "description": "Comparison mode 0"
              },
              "CCH": {
                "bit": 0,
                "description": "Comparison target analog input channel",
                "width": 5
              }
            },
            "CMPD": {
              "CMAD": {
                "bit": 6,
                "description": "A/D conversion result value setting bits",
                "width": 10
              }
            },
            "ADSS3": {
              "TS31": {
                "bit": 7,
                "description": "Bit7 of ADSS3"
              },
              "TS30": {
                "bit": 6,
                "description": "Bit6 of ADSS3"
              },
              "TS29": {
                "bit": 5,
                "description": "Bit5 of ADSS3"
              },
              "TS28": {
                "bit": 4,
                "description": "Bit4 of ADSS3"
              },
              "TS27": {
                "bit": 3,
                "description": "Bit3 of ADSS3"
              },
              "TS26": {
                "bit": 2,
                "description": "Bit2 of ADSS3"
              },
              "TS25": {
                "bit": 1,
                "description": "Bit1 of ADSS3"
              },
              "TS24": {
                "bit": 0,
                "description": "Bit0 of ADSS3"
              }
            },
            "ADSS2": {
              "TS23": {
                "bit": 7,
                "description": "Bit7 of ADSS2"
              },
              "TS22": {
                "bit": 6,
                "description": "Bit6 of ADSS2"
              },
              "TS21": {
                "bit": 5,
                "description": "Bit5 of ADSS2"
              },
              "TS20": {
                "bit": 4,
                "description": "Bit4 of ADSS2"
              },
              "TS19": {
                "bit": 3,
                "description": "Bit3 of ADSS2"
              },
              "TS18": {
                "bit": 2,
                "description": "Bit2 of ADSS2"
              },
              "TS17": {
                "bit": 1,
                "description": "Bit1 of ADSS2"
              },
              "TS16": {
                "bit": 0,
                "description": "Bit0 of ADSS2"
              }
            },
            "ADSS1": {
              "TS15": {
                "bit": 7,
                "description": "Bit7 of ADSS1"
              },
              "TS14": {
                "bit": 6,
                "description": "Bit6 of ADSS1"
              },
              "TS13": {
                "bit": 5,
                "description": "Bit5 of ADSS1"
              },
              "TS12": {
                "bit": 4,
                "description": "Bit4 of ADSS1"
              },
              "TS11": {
                "bit": 3,
                "description": "Bit3 of ADSS1"
              },
              "TS10": {
                "bit": 2,
                "description": "Bit2 of ADSS1"
              },
              "TS9": {
                "bit": 1,
                "description": "Bit1 of ADSS1"
              },
              "TS8": {
                "bit": 0,
                "description": "Bit0 of ADSS1"
              }
            },
            "ADSS0": {
              "TS7": {
                "bit": 7,
                "description": "Bit7 of ADSS0"
              },
              "TS6": {
                "bit": 6,
                "description": "Bit6 of ADSS0"
              },
              "TS5": {
                "bit": 5,
                "description": "Bit5 of ADSS0"
              },
              "TS4": {
                "bit": 4,
                "description": "Bit4 of ADSS0"
              },
              "TS3": {
                "bit": 3,
                "description": "Bit3 of ADSS0"
              },
              "TS2": {
                "bit": 2,
                "description": "Bit2 of ADSS0"
              },
              "TS1": {
                "bit": 1,
                "description": "Bit1 of ADSS0"
              },
              "TS0": {
                "bit": 0,
                "description": "Bit0 of ADSS0"
              }
            },
            "ADST1": {
              "STX1": {
                "bit": 5,
                "description": "Sampling time N times setting bits",
                "width": 3
              },
              "ST1": {
                "bit": 0,
                "description": "Sampling time setting bits",
                "width": 5
              }
            },
            "ADST0": {
              "STX0": {
                "bit": 5,
                "description": "Sampling time N times setting bits",
                "width": 3
              },
              "ST0": {
                "bit": 0,
                "description": "Sampling time setting bits",
                "width": 5
              }
            },
            "ADCT": {
              "CT": {
                "bit": 0,
                "description": "Frequency division ratio setting bits",
                "width": 8
              }
            },
            "PRTSL": {
              "PRTSL": {
                "bit": 0,
                "description": "Priority conversion timer trigger selection bit",
                "width": 4
              }
            },
            "SCTSL": {
              "SCTSL": {
                "bit": 0,
                "description": "Scan conversion timer trigger selection bit",
                "width": 4
              }
            },
            "ADCEN": {
              "ENBLTIME": {
                "bit": 8,
                "description": "Operation enable state transition cycle selection bits",
                "width": 8
              },
              "READY": {
                "bit": 1,
                "description": "A/D operation enable state bit"
              },
              "ENBL": {
                "bit": 0,
                "description": "A/D operation enable bit"
              }
            },
            "WCMRCOT": {
              "RCOOF": {
                "bit": 0,
                "description": "Threshold excess flag bit"
              }
            },
            "WCMRCIF": {
              "RCINT": {
                "bit": 0,
                "description": "Range comparison interrupt factor flag"
              }
            },
            "WCMPCR": {
              "RCOCD": {
                "bit": 5,
                "description": "Continuous detection specification count/state indication bits",
                "width": 3
              },
              "RCOIRS": {
                "bit": 4,
                "description": "Selection bit of within-range and out-of- range confirmation"
              },
              "RCOIE": {
                "bit": 3,
                "description": "Range comparison interrupt request enable bit"
              },
              "RCOE": {
                "bit": 2,
                "description": "Range comparison execution enable bit"
              }
            },
            "WCMPSR": {
              "WCMD": {
                "bit": 5,
                "description": "Comparison mode select bit"
              },
              "WCCH": {
                "bit": 0,
                "description": "Comparison target analog input channel",
                "width": 5
              }
            },
            "WCMPDL": {
              "CMLD": {
                "bit": 6,
                "description": "Lower limit threshold bits",
                "width": 10
              }
            },
            "WCMPDH": {
              "CMHD": {
                "bit": 6,
                "description": "Upper limit threshold bits",
                "width": 10
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x40033000"
            },
            {
              "name": "DAC1",
              "base": "0x40033008"
            }
          ],
          "registers": {
            "DACR": {
              "offset": "0x00",
              "size": 8,
              "description": "D/A Control Register"
            },
            "DADR": {
              "offset": "0x04",
              "size": 16,
              "description": "D/A Data Register"
            }
          },
          "bits": {
            "DACR": {
              "DDAS": {
                "bit": 5,
                "description": "10-bit mode data allocation selection bit"
              },
              "DAC10": {
                "bit": 4,
                "description": "10-bit mode"
              },
              "DRDY": {
                "bit": 1,
                "description": "D/A converter operation enable state bit"
              },
              "DAE": {
                "bit": 0,
                "description": "D/A converter operating enable bit"
              }
            },
            "DADR": {
              "DA": {
                "bit": 0,
                "description": "D/A Data Register",
                "width": 12
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40030000",
              "irq": 11
            }
          ],
          "registers": {
            "ENIR": {
              "offset": "0x00",
              "size": 32,
              "description": "Enable Interrupt Request Register"
            },
            "EIRR": {
              "offset": "0x04",
              "size": 32,
              "description": "External Interrupt Request Register"
            },
            "EICL": {
              "offset": "0x08",
              "size": 32,
              "description": "External Interrupt Clear Register"
            },
            "ELVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "External Interrupt Level Register"
            },
            "ELVR1": {
              "offset": "0x10",
              "size": 32,
              "description": "External Interrupt Level Register 1"
            },
            "NMIRR": {
              "offset": "0x14",
              "size": 8,
              "description": "Non Maskable Interrupt Request Register"
            },
            "NMICL": {
              "offset": "0x18",
              "size": 8,
              "description": "Non Maskable Interrupt Clear Register"
            }
          },
          "bits": {
            "ENIR": {
              "EN31": {
                "bit": 31,
                "description": "Bit31 of ENIR"
              },
              "EN30": {
                "bit": 30,
                "description": "Bit30 of ENIR"
              },
              "EN29": {
                "bit": 29,
                "description": "Bit29 of ENIR"
              },
              "EN28": {
                "bit": 28,
                "description": "Bit28 of ENIR"
              },
              "EN27": {
                "bit": 27,
                "description": "Bit27 of ENIR"
              },
              "EN26": {
                "bit": 26,
                "description": "Bit26 of ENIR"
              },
              "EN25": {
                "bit": 25,
                "description": "Bit25 of ENIR"
              },
              "EN24": {
                "bit": 24,
                "description": "Bit24 of ENIR"
              },
              "EN23": {
                "bit": 23,
                "description": "Bit23 of ENIR"
              },
              "EN22": {
                "bit": 22,
                "description": "Bit22 of ENIR"
              },
              "EN21": {
                "bit": 21,
                "description": "Bit21 of ENIR"
              },
              "EN20": {
                "bit": 20,
                "description": "Bit20 of ENIR"
              },
              "EN19": {
                "bit": 19,
                "description": "Bit19 of ENIR"
              },
              "EN18": {
                "bit": 18,
                "description": "Bit18 of ENIR"
              },
              "EN17": {
                "bit": 17,
                "description": "Bit17 of ENIR"
              },
              "EN16": {
                "bit": 16,
                "description": "Bit16 of ENIR"
              },
              "EN15": {
                "bit": 15,
                "description": "Bit15 of ENIR"
              },
              "EN14": {
                "bit": 14,
                "description": "Bit14 of ENIR"
              },
              "EN13": {
                "bit": 13,
                "description": "Bit13 of ENIR"
              },
              "EN12": {
                "bit": 12,
                "description": "Bit12 of ENIR"
              },
              "EN11": {
                "bit": 11,
                "description": "Bit11 of ENIR"
              },
              "EN10": {
                "bit": 10,
                "description": "Bit10 of ENIR"
              },
              "EN9": {
                "bit": 9,
                "description": "Bit9 of ENIR"
              },
              "EN8": {
                "bit": 8,
                "description": "Bit8 of ENIR"
              },
              "EN7": {
                "bit": 7,
                "description": "Bit7 of ENIR"
              },
              "EN6": {
                "bit": 6,
                "description": "Bit6 of ENIR"
              },
              "EN5": {
                "bit": 5,
                "description": "Bit5 of ENIR"
              },
              "EN4": {
                "bit": 4,
                "description": "Bit4 of ENIR"
              },
              "EN3": {
                "bit": 3,
                "description": "Bit3 of ENIR"
              },
              "EN2": {
                "bit": 2,
                "description": "Bit2 of ENIR"
              },
              "EN1": {
                "bit": 1,
                "description": "Bit1 of ENIR"
              },
              "EN0": {
                "bit": 0,
                "description": "Bit0 of ENIR"
              }
            },
            "EIRR": {
              "ER31": {
                "bit": 31,
                "description": "Bit31 of EIRR"
              },
              "ER30": {
                "bit": 30,
                "description": "Bit30 of EIRR"
              },
              "ER29": {
                "bit": 29,
                "description": "Bit29 of EIRR"
              },
              "ER28": {
                "bit": 28,
                "description": "Bit28 of EIRR"
              },
              "ER27": {
                "bit": 27,
                "description": "Bit27 of EIRR"
              },
              "ER26": {
                "bit": 26,
                "description": "Bit26 of EIRR"
              },
              "ER25": {
                "bit": 25,
                "description": "Bit25 of EIRR"
              },
              "ER24": {
                "bit": 24,
                "description": "Bit24 of EIRR"
              },
              "ER23": {
                "bit": 23,
                "description": "Bit23 of EIRR"
              },
              "ER22": {
                "bit": 22,
                "description": "Bit22 of EIRR"
              },
              "ER21": {
                "bit": 21,
                "description": "Bit21 of EIRR"
              },
              "ER20": {
                "bit": 20,
                "description": "Bit20 of EIRR"
              },
              "ER19": {
                "bit": 19,
                "description": "Bit19 of EIRR"
              },
              "ER18": {
                "bit": 18,
                "description": "Bit18 of EIRR"
              },
              "ER17": {
                "bit": 17,
                "description": "Bit17 of EIRR"
              },
              "ER16": {
                "bit": 16,
                "description": "Bit16 of EIRR"
              },
              "ER15": {
                "bit": 15,
                "description": "Bit15 of EIRR"
              },
              "ER14": {
                "bit": 14,
                "description": "Bit14 of EIRR"
              },
              "ER13": {
                "bit": 13,
                "description": "Bit13 of EIRR"
              },
              "ER12": {
                "bit": 12,
                "description": "Bit12 of EIRR"
              },
              "ER11": {
                "bit": 11,
                "description": "Bit11 of EIRR"
              },
              "ER10": {
                "bit": 10,
                "description": "Bit10 of EIRR"
              },
              "ER9": {
                "bit": 9,
                "description": "Bit9 of EIRR"
              },
              "ER8": {
                "bit": 8,
                "description": "Bit8 of EIRR"
              },
              "ER7": {
                "bit": 7,
                "description": "Bit7 of EIRR"
              },
              "ER6": {
                "bit": 6,
                "description": "Bit6 of EIRR"
              },
              "ER5": {
                "bit": 5,
                "description": "Bit5 of EIRR"
              },
              "ER4": {
                "bit": 4,
                "description": "Bit4 of EIRR"
              },
              "ER3": {
                "bit": 3,
                "description": "Bit3 of EIRR"
              },
              "ER2": {
                "bit": 2,
                "description": "Bit2 of EIRR"
              },
              "ER1": {
                "bit": 1,
                "description": "Bit1 of EIRR"
              },
              "ER0": {
                "bit": 0,
                "description": "Bit0 of EIRR"
              }
            },
            "EICL": {
              "ECL31": {
                "bit": 31,
                "description": "Bit31 of EICL"
              },
              "ECL30": {
                "bit": 30,
                "description": "Bit30 of EICL"
              },
              "ECL29": {
                "bit": 29,
                "description": "Bit29 of EICL"
              },
              "ECL28": {
                "bit": 28,
                "description": "Bit28 of EICL"
              },
              "ECL27": {
                "bit": 27,
                "description": "Bit27 of EICL"
              },
              "ECL26": {
                "bit": 26,
                "description": "Bit26 of EICL"
              },
              "ECL25": {
                "bit": 25,
                "description": "Bit25 of EICL"
              },
              "ECL24": {
                "bit": 24,
                "description": "Bit24 of EICL"
              },
              "ECL23": {
                "bit": 23,
                "description": "Bit23 of EICL"
              },
              "ECL22": {
                "bit": 22,
                "description": "Bit22 of EICL"
              },
              "ECL21": {
                "bit": 21,
                "description": "Bit21 of EICL"
              },
              "ECL20": {
                "bit": 20,
                "description": "Bit20 of EICL"
              },
              "ECL19": {
                "bit": 19,
                "description": "Bit19 of EICL"
              },
              "ECL18": {
                "bit": 18,
                "description": "Bit18 of EICL"
              },
              "ECL17": {
                "bit": 17,
                "description": "Bit17 of EICL"
              },
              "ECL16": {
                "bit": 16,
                "description": "Bit16 of EICL"
              },
              "ECL15": {
                "bit": 15,
                "description": "Bit15 of EICL"
              },
              "ECL14": {
                "bit": 14,
                "description": "Bit14 of EICL"
              },
              "ECL13": {
                "bit": 13,
                "description": "Bit13 of EICL"
              },
              "ECL12": {
                "bit": 12,
                "description": "Bit12 of EICL"
              },
              "ECL11": {
                "bit": 11,
                "description": "Bit11 of EICL"
              },
              "ECL10": {
                "bit": 10,
                "description": "Bit10 of EICL"
              },
              "ECL9": {
                "bit": 9,
                "description": "Bit9 of EICL"
              },
              "ECL8": {
                "bit": 8,
                "description": "Bit8 of EICL"
              },
              "ECL7": {
                "bit": 7,
                "description": "Bit7 of EICL"
              },
              "ECL6": {
                "bit": 6,
                "description": "Bit6 of EICL"
              },
              "ECL5": {
                "bit": 5,
                "description": "Bit5 of EICL"
              },
              "ECL4": {
                "bit": 4,
                "description": "Bit4 of EICL"
              },
              "ECL3": {
                "bit": 3,
                "description": "Bit3 of EICL"
              },
              "ECL2": {
                "bit": 2,
                "description": "Bit2 of EICL"
              },
              "ECL1": {
                "bit": 1,
                "description": "Bit1 of EICL"
              },
              "ECL0": {
                "bit": 0,
                "description": "Bit0 of EICL"
              }
            },
            "ELVR": {
              "LB15": {
                "bit": 31,
                "description": "Bit31 of ELVR"
              },
              "LA15": {
                "bit": 30,
                "description": "Bit30 of ELVR"
              },
              "LB14": {
                "bit": 29,
                "description": "Bit29 of ELVR"
              },
              "LA14": {
                "bit": 28,
                "description": "Bit28 of ELVR"
              },
              "LB13": {
                "bit": 27,
                "description": "Bit27 of ELVR"
              },
              "LA13": {
                "bit": 26,
                "description": "Bit26 of ELVR"
              },
              "LB12": {
                "bit": 25,
                "description": "Bit25 of ELVR"
              },
              "LA12": {
                "bit": 24,
                "description": "Bit24 of ELVR"
              },
              "LB11": {
                "bit": 23,
                "description": "Bit23 of ELVR"
              },
              "LA11": {
                "bit": 22,
                "description": "Bit22 of ELVR"
              },
              "LB10": {
                "bit": 21,
                "description": "Bit21 of ELVR"
              },
              "LA10": {
                "bit": 20,
                "description": "Bit20 of ELVR"
              },
              "LB9": {
                "bit": 19,
                "description": "Bit19 of ELVR"
              },
              "LA9": {
                "bit": 18,
                "description": "Bit18 of ELVR"
              },
              "LB8": {
                "bit": 17,
                "description": "Bit17 of ELVR"
              },
              "LA8": {
                "bit": 16,
                "description": "Bit16 of ELVR"
              },
              "LB7": {
                "bit": 15,
                "description": "Bit15 of ELVR"
              },
              "LA7": {
                "bit": 14,
                "description": "Bit14 of ELVR"
              },
              "LB6": {
                "bit": 13,
                "description": "Bit13 of ELVR"
              },
              "LA6": {
                "bit": 12,
                "description": "Bit12 of ELVR"
              },
              "LB5": {
                "bit": 11,
                "description": "Bit11 of ELVR"
              },
              "LA5": {
                "bit": 10,
                "description": "Bit10 of ELVR"
              },
              "LB4": {
                "bit": 9,
                "description": "Bit9 of ELVR"
              },
              "LA4": {
                "bit": 8,
                "description": "Bit8 of ELVR"
              },
              "LB3": {
                "bit": 7,
                "description": "Bit7 of ELVR"
              },
              "LA3": {
                "bit": 6,
                "description": "Bit6 of ELVR"
              },
              "LB2": {
                "bit": 5,
                "description": "Bit5 of ELVR"
              },
              "LA2": {
                "bit": 4,
                "description": "Bit4 of ELVR"
              },
              "LB1": {
                "bit": 3,
                "description": "Bit3 of ELVR"
              },
              "LA1": {
                "bit": 2,
                "description": "Bit2 of ELVR"
              },
              "LB0": {
                "bit": 1,
                "description": "Bit1 of ELVR"
              },
              "LA0": {
                "bit": 0,
                "description": "Bit0 of ELVR"
              }
            },
            "ELVR1": {
              "LB31": {
                "bit": 31,
                "description": "Bit31 of ELVR1"
              },
              "LA31": {
                "bit": 30,
                "description": "Bit30 of ELVR1"
              },
              "LB30": {
                "bit": 29,
                "description": "Bit29 of ELVR1"
              },
              "LA30": {
                "bit": 28,
                "description": "Bit28 of ELVR1"
              },
              "LB29": {
                "bit": 27,
                "description": "Bit27 of ELVR1"
              },
              "LA29": {
                "bit": 26,
                "description": "Bit26 of ELVR1"
              },
              "LB28": {
                "bit": 25,
                "description": "Bit25 of ELVR1"
              },
              "LA28": {
                "bit": 24,
                "description": "Bit24 of ELVR1"
              },
              "LB27": {
                "bit": 23,
                "description": "Bit23 of ELVR1"
              },
              "LA27": {
                "bit": 22,
                "description": "Bit22 of ELVR1"
              },
              "LB26": {
                "bit": 21,
                "description": "Bit21 of ELVR1"
              },
              "LA26": {
                "bit": 20,
                "description": "Bit20 of ELVR1"
              },
              "LB25": {
                "bit": 19,
                "description": "Bit19 of ELVR1"
              },
              "LA25": {
                "bit": 18,
                "description": "Bit18 of ELVR1"
              },
              "LB24": {
                "bit": 17,
                "description": "Bit17 of ELVR1"
              },
              "LA24": {
                "bit": 16,
                "description": "Bit16 of ELVR1"
              },
              "LB23": {
                "bit": 15,
                "description": "Bit15 of ELVR1"
              },
              "LA23": {
                "bit": 14,
                "description": "Bit14 of ELVR1"
              },
              "LB22": {
                "bit": 13,
                "description": "Bit13 of ELVR1"
              },
              "LA22": {
                "bit": 12,
                "description": "Bit12 of ELVR1"
              },
              "LB21": {
                "bit": 11,
                "description": "Bit11 of ELVR1"
              },
              "LA21": {
                "bit": 10,
                "description": "Bit10 of ELVR1"
              },
              "LB20": {
                "bit": 9,
                "description": "Bit9 of ELVR1"
              },
              "LA20": {
                "bit": 8,
                "description": "Bit8 of ELVR1"
              },
              "LB19": {
                "bit": 7,
                "description": "Bit7 of ELVR1"
              },
              "LA19": {
                "bit": 6,
                "description": "Bit6 of ELVR1"
              },
              "LB18": {
                "bit": 5,
                "description": "Bit5 of ELVR1"
              },
              "LA18": {
                "bit": 4,
                "description": "Bit4 of ELVR1"
              },
              "LB17": {
                "bit": 3,
                "description": "Bit3 of ELVR1"
              },
              "LA17": {
                "bit": 2,
                "description": "Bit2 of ELVR1"
              },
              "LB16": {
                "bit": 1,
                "description": "Bit1 of ELVR1"
              },
              "LA16": {
                "bit": 0,
                "description": "Bit0 of ELVR1"
              }
            },
            "NMIRR": {
              "NR": {
                "bit": 0,
                "description": "NMI interrupt request detection bit"
              }
            },
            "NMICL": {
              "NCL": {
                "bit": 0,
                "description": "NMI interrupt cause clear bit"
              }
            }
          }
        },
        "INTREQ": {
          "instances": [
            {
              "name": "INTREQ",
              "base": "0x40031000"
            }
          ],
          "registers": {
            "DRQSEL": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Request Selection Register"
            },
            "ODDPKS": {
              "offset": "0x10",
              "size": 8,
              "description": "USB ch.0 Odd Packet Size DMA Enable Register"
            },
            "ODDPKS1": {
              "offset": "0x14",
              "size": 8,
              "description": "USB ch.1 Odd Packet Size DMA Enable Register"
            },
            "IRQ003SEL": {
              "offset": "0x110",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ003)"
            },
            "IRQ004SEL": {
              "offset": "0x114",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ004)"
            },
            "IRQ005SEL": {
              "offset": "0x118",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ005)"
            },
            "IRQ006SEL": {
              "offset": "0x11C",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ006)"
            },
            "IRQ007SEL": {
              "offset": "0x120",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ007)"
            },
            "IRQ008SEL": {
              "offset": "0x124",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ008)"
            },
            "IRQ009SEL": {
              "offset": "0x128",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ009)"
            },
            "IRQ010SEL": {
              "offset": "0x12C",
              "size": 32,
              "description": "Relocate Interrupt Selection Register (IRQ010)"
            },
            "EXC02MON": {
              "offset": "0x200",
              "size": 32,
              "description": "EXC02 batch read register"
            },
            "IRQ000MON": {
              "offset": "0x204",
              "size": 32,
              "description": "IRQ000 Batch Read Register"
            },
            "IRQ001MON": {
              "offset": "0x208",
              "size": 32,
              "description": "IRQ001 Batch Read Register"
            },
            "IRQ002MON": {
              "offset": "0x20C",
              "size": 32,
              "description": "IRQ002 Batch Read Register"
            },
            "IRQ003MON": {
              "offset": "0x210",
              "size": 32,
              "description": "IRQ003 Batch Read Register"
            },
            "IRQ004MON": {
              "offset": "0x214",
              "size": 32,
              "description": "IRQ004 Batch Read Register"
            },
            "IRQ005MON": {
              "offset": "0x218",
              "size": 32,
              "description": "IRQ005 Batch Read Register"
            },
            "IRQ006MON": {
              "offset": "0x21C",
              "size": 32,
              "description": "IRQ006 Batch Read Register"
            },
            "IRQ007MON": {
              "offset": "0x220",
              "size": 32,
              "description": "IRQ007 Batch Read Register"
            },
            "IRQ008MON": {
              "offset": "0x224",
              "size": 32,
              "description": "IRQ008 Batch Read Register"
            },
            "IRQ009MON": {
              "offset": "0x228",
              "size": 32,
              "description": "IRQ009 Batch Read Register"
            },
            "IRQ010MON": {
              "offset": "0x22C",
              "size": 32,
              "description": "IRQ010 Batch Read Register"
            },
            "IRQ011MON": {
              "offset": "0x230",
              "size": 32,
              "description": "IRQ011 Batch Read Register"
            },
            "IRQ012MON": {
              "offset": "0x234",
              "size": 32,
              "description": "IRQ012 Batch Read Register"
            },
            "IRQ013MON": {
              "offset": "0x238",
              "size": 32,
              "description": "IRQ013 Batch Read Register"
            },
            "IRQ014MON": {
              "offset": "0x23C",
              "size": 32,
              "description": "IRQ014 Batch Read Register"
            },
            "IRQ015MON": {
              "offset": "0x240",
              "size": 32,
              "description": "IRQ015 Batch Read Register"
            },
            "IRQ016MON": {
              "offset": "0x244",
              "size": 32,
              "description": "IRQ016 Batch Read Register"
            },
            "IRQ017MON": {
              "offset": "0x248",
              "size": 32,
              "description": "IRQ017 Batch Read Register"
            },
            "IRQ018MON": {
              "offset": "0x24C",
              "size": 32,
              "description": "IRQ018 Batch Read Register"
            },
            "IRQ019MON": {
              "offset": "0x250",
              "size": 32,
              "description": "IRQ019 Batch Read Register"
            },
            "IRQ020MON": {
              "offset": "0x254",
              "size": 32,
              "description": "IRQ020 Batch Read Register"
            },
            "IRQ021MON": {
              "offset": "0x258",
              "size": 32,
              "description": "IRQ021 Batch Read Register"
            },
            "IRQ022MON": {
              "offset": "0x25C",
              "size": 32,
              "description": "IRQ022 Batch Read Register"
            },
            "IRQ023MON": {
              "offset": "0x260",
              "size": 32,
              "description": "IRQ023 Batch Read Register"
            },
            "IRQ024MON": {
              "offset": "0x264",
              "size": 32,
              "description": "IRQ024 Batch Read Register"
            },
            "IRQ025MON": {
              "offset": "0x268",
              "size": 32,
              "description": "IRQ025 Batch Read Register"
            },
            "IRQ026MON": {
              "offset": "0x26C",
              "size": 32,
              "description": "IRQ026 Batch Read Register"
            },
            "IRQ027MON": {
              "offset": "0x270",
              "size": 32,
              "description": "IRQ027 Batch Read Register"
            },
            "IRQ028MON": {
              "offset": "0x274",
              "size": 32,
              "description": "IRQ028 Batch Read Register"
            },
            "IRQ029MON": {
              "offset": "0x278",
              "size": 32,
              "description": "IRQ029 Batch Read Register"
            },
            "IRQ030MON": {
              "offset": "0x27C",
              "size": 32,
              "description": "IRQ030 Batch Read Register"
            },
            "IRQ031MON": {
              "offset": "0x280",
              "size": 32,
              "description": "IRQ031 Batch Read Register"
            },
            "IRQ032MON": {
              "offset": "0x284",
              "size": 32,
              "description": "IRQ032 Batch Read Register"
            },
            "IRQ033MON": {
              "offset": "0x288",
              "size": 32,
              "description": "IRQ033 Batch Read Register"
            },
            "IRQ034MON": {
              "offset": "0x28C",
              "size": 32,
              "description": "IRQ034 Batch Read Register"
            },
            "IRQ035MON": {
              "offset": "0x290",
              "size": 32,
              "description": "IRQ035 Batch Read Register"
            },
            "IRQ036MON": {
              "offset": "0x294",
              "size": 32,
              "description": "IRQ036 Batch Read Register"
            },
            "IRQ037MON": {
              "offset": "0x298",
              "size": 32,
              "description": "IRQ037 Batch Read Register"
            },
            "IRQ038MON": {
              "offset": "0x29C",
              "size": 32,
              "description": "IRQ038 Batch Read Register"
            },
            "IRQ039MON": {
              "offset": "0x2A0",
              "size": 32,
              "description": "IRQ039 Batch Read Register"
            },
            "IRQ040MON": {
              "offset": "0x2A4",
              "size": 32,
              "description": "IRQ040 Batch Read Register"
            },
            "IRQ041MON": {
              "offset": "0x2A8",
              "size": 32,
              "description": "IRQ041 Batch Read Register"
            },
            "IRQ042MON": {
              "offset": "0x2AC",
              "size": 32,
              "description": "IRQ042 Batch Read Register"
            },
            "IRQ043MON": {
              "offset": "0x2B0",
              "size": 32,
              "description": "IRQ043 Batch Read Register"
            },
            "IRQ044MON": {
              "offset": "0x2B4",
              "size": 32,
              "description": "IRQ044 Batch Read Register"
            },
            "IRQ045MON": {
              "offset": "0x2B8",
              "size": 32,
              "description": "IRQ045 Batch Read Register"
            },
            "IRQ046MON": {
              "offset": "0x2BC",
              "size": 32,
              "description": "IRQ046 Batch Read Register"
            },
            "IRQ047MON": {
              "offset": "0x2C0",
              "size": 32,
              "description": "IRQ047 Batch Read Register"
            },
            "IRQ048MON": {
              "offset": "0x2C4",
              "size": 32,
              "description": "IRQ048 Batch Read Register"
            },
            "IRQ049MON": {
              "offset": "0x2C8",
              "size": 32,
              "description": "IRQ049 Batch Read Register"
            },
            "IRQ050MON": {
              "offset": "0x2CC",
              "size": 32,
              "description": "IRQ050 Batch Read Register"
            },
            "IRQ051MON": {
              "offset": "0x2D0",
              "size": 32,
              "description": "IRQ051 Batch Read Register"
            },
            "IRQ052MON": {
              "offset": "0x2D4",
              "size": 32,
              "description": "IRQ052 Batch Read Register"
            },
            "IRQ053MON": {
              "offset": "0x2D8",
              "size": 32,
              "description": "IRQ053 Batch Read Register"
            },
            "IRQ054MON": {
              "offset": "0x2DC",
              "size": 32,
              "description": "IRQ054 Batch Read Register"
            },
            "IRQ055MON": {
              "offset": "0x2E0",
              "size": 32,
              "description": "IRQ055 Batch Read Register"
            },
            "IRQ056MON": {
              "offset": "0x2E4",
              "size": 32,
              "description": "IRQ056 Batch Read Register"
            },
            "IRQ057MON": {
              "offset": "0x2E8",
              "size": 32,
              "description": "IRQ057 Batch Read Register"
            },
            "IRQ058MON": {
              "offset": "0x2EC",
              "size": 32,
              "description": "IRQ058 Batch Read Register"
            },
            "IRQ059MON": {
              "offset": "0x2F0",
              "size": 32,
              "description": "IRQ059 Batch Read Register"
            },
            "IRQ060MON": {
              "offset": "0x2F4",
              "size": 32,
              "description": "IRQ060 Batch Read Register"
            },
            "IRQ061MON": {
              "offset": "0x2F8",
              "size": 32,
              "description": "IRQ061 Batch Read Register"
            },
            "IRQ062MON": {
              "offset": "0x2FC",
              "size": 32,
              "description": "IRQ062 Batch Read Register"
            },
            "IRQ063MON": {
              "offset": "0x300",
              "size": 32,
              "description": "IRQ063 Batch Read Register"
            },
            "IRQ064MON": {
              "offset": "0x304",
              "size": 32,
              "description": "IRQ064 Batch Read Register"
            },
            "IRQ065MON": {
              "offset": "0x308",
              "size": 32,
              "description": "IRQ065 Batch Read Register"
            },
            "IRQ066MON": {
              "offset": "0x30C",
              "size": 32,
              "description": "IRQ066 Batch Read Register"
            },
            "IRQ067MON": {
              "offset": "0x310",
              "size": 32,
              "description": "IRQ067 Batch Read Register"
            },
            "IRQ068MON": {
              "offset": "0x314",
              "size": 32,
              "description": "IRQ068 Batch Read Register"
            },
            "IRQ069MON": {
              "offset": "0x318",
              "size": 32,
              "description": "IRQ069 Batch Read Register"
            },
            "IRQ070MON": {
              "offset": "0x31C",
              "size": 32,
              "description": "IRQ070 Batch Read Register"
            },
            "IRQ071MON": {
              "offset": "0x320",
              "size": 32,
              "description": "IRQ071 Batch Read Register"
            },
            "IRQ072MON": {
              "offset": "0x324",
              "size": 32,
              "description": "IRQ072 Batch Read Register"
            },
            "IRQ073MON": {
              "offset": "0x328",
              "size": 32,
              "description": "IRQ073 Batch Read Register"
            },
            "IRQ074MON": {
              "offset": "0x32C",
              "size": 32,
              "description": "IRQ074 Batch Read Register"
            },
            "IRQ075MON": {
              "offset": "0x330",
              "size": 32,
              "description": "IRQ075 Batch Read Register"
            },
            "IRQ076MON": {
              "offset": "0x334",
              "size": 32,
              "description": "IRQ076 Batch Read Register"
            },
            "IRQ077MON": {
              "offset": "0x338",
              "size": 32,
              "description": "IRQ077 Batch Read Register"
            },
            "IRQ078MON": {
              "offset": "0x33C",
              "size": 32,
              "description": "IRQ078 Batch Read Register"
            },
            "IRQ079MON": {
              "offset": "0x340",
              "size": 32,
              "description": "IRQ079 Batch Read Register"
            },
            "IRQ080MON": {
              "offset": "0x344",
              "size": 32,
              "description": "IRQ080 Batch Read Register"
            },
            "IRQ081MON": {
              "offset": "0x348",
              "size": 32,
              "description": "IRQ081 Batch Read Register"
            },
            "IRQ082MON": {
              "offset": "0x34C",
              "size": 32,
              "description": "IRQ082 Batch Read Register"
            },
            "IRQ083MON": {
              "offset": "0x350",
              "size": 32,
              "description": "IRQ083 Batch Read Register"
            },
            "IRQ084MON": {
              "offset": "0x354",
              "size": 32,
              "description": "IRQ084 Batch Read Register"
            },
            "IRQ085MON": {
              "offset": "0x358",
              "size": 32,
              "description": "IRQ085 Batch Read Register"
            },
            "IRQ086MON": {
              "offset": "0x35C",
              "size": 32,
              "description": "IRQ086 Batch Read Register"
            },
            "IRQ087MON": {
              "offset": "0x360",
              "size": 32,
              "description": "IRQ087 Batch Read Register"
            },
            "IRQ088MON": {
              "offset": "0x364",
              "size": 32,
              "description": "IRQ088 Batch Read Register"
            },
            "IRQ089MON": {
              "offset": "0x368",
              "size": 32,
              "description": "IRQ089 Batch Read Register"
            },
            "IRQ090MON": {
              "offset": "0x36C",
              "size": 32,
              "description": "IRQ090 Batch Read Register"
            },
            "IRQ091MON": {
              "offset": "0x370",
              "size": 32,
              "description": "IRQ091 Batch Read Register"
            },
            "IRQ092MON": {
              "offset": "0x374",
              "size": 32,
              "description": "IRQ092 Batch Read Register"
            },
            "IRQ093MON": {
              "offset": "0x378",
              "size": 32,
              "description": "IRQ093 Batch Read Register"
            },
            "IRQ094MON": {
              "offset": "0x37C",
              "size": 32,
              "description": "IRQ094 Batch Read Register"
            },
            "IRQ095MON": {
              "offset": "0x380",
              "size": 32,
              "description": "IRQ095 Batch Read Register"
            },
            "IRQ096MON": {
              "offset": "0x384",
              "size": 32,
              "description": "IRQ096 Batch Read Register"
            },
            "IRQ097MON": {
              "offset": "0x388",
              "size": 32,
              "description": "IRQ097 Batch Read Register"
            },
            "IRQ098MON": {
              "offset": "0x38C",
              "size": 32,
              "description": "IRQ098 Batch Read Register"
            },
            "IRQ099MON": {
              "offset": "0x390",
              "size": 32,
              "description": "IRQ099 Batch Read Register"
            },
            "IRQ100MON": {
              "offset": "0x394",
              "size": 32,
              "description": "IRQ100 Batch Read Register"
            },
            "IRQ101MON": {
              "offset": "0x398",
              "size": 32,
              "description": "IRQ101 Batch Read Register"
            },
            "IRQ102MON": {
              "offset": "0x39C",
              "size": 32,
              "description": "IRQ102 Batch Read Register"
            },
            "IRQ103MON": {
              "offset": "0x3A0",
              "size": 32,
              "description": "IRQ103 Batch Read Register"
            },
            "IRQ104MON": {
              "offset": "0x3A4",
              "size": 32,
              "description": "IRQ104 Batch Read Register"
            },
            "IRQ105MON": {
              "offset": "0x3A8",
              "size": 32,
              "description": "IRQ105 Batch Read Register"
            },
            "IRQ106MON": {
              "offset": "0x3AC",
              "size": 32,
              "description": "IRQ106 Batch Read Register"
            },
            "IRQ107MON": {
              "offset": "0x3B0",
              "size": 32,
              "description": "IRQ107 Batch Read Register"
            },
            "IRQ108MON": {
              "offset": "0x3B4",
              "size": 32,
              "description": "IRQ108 Batch Read Register"
            },
            "IRQ109MON": {
              "offset": "0x3B8",
              "size": 32,
              "description": "IRQ109 Batch Read Register"
            },
            "IRQ110MON": {
              "offset": "0x3BC",
              "size": 32,
              "description": "IRQ110 Batch Read Register"
            },
            "IRQ111MON": {
              "offset": "0x3C0",
              "size": 32,
              "description": "IRQ111 Batch Read Register"
            },
            "IRQ112MON": {
              "offset": "0x3C4",
              "size": 32,
              "description": "IRQ112 Batch Read Register"
            },
            "IRQ113MON": {
              "offset": "0x3C8",
              "size": 32,
              "description": "IRQ113 Batch Read Register"
            },
            "IRQ114MON": {
              "offset": "0x3CC",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ115MON": {
              "offset": "0x3D0",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ116MON": {
              "offset": "0x3D4",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ117MON": {
              "offset": "0x3D8",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ118MON": {
              "offset": "0x3DC",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ119MON": {
              "offset": "0x3E0",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ120MON": {
              "offset": "0x3E4",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ121MON": {
              "offset": "0x3E8",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ122MON": {
              "offset": "0x3EC",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ123MON": {
              "offset": "0x3F0",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ124MON": {
              "offset": "0x3F4",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ125MON": {
              "offset": "0x3F8",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ126MON": {
              "offset": "0x3FC",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "IRQ127MON": {
              "offset": "0x400",
              "size": 32,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            }
          },
          "bits": {
            "DRQSEL": {
              "EXINT3": {
                "bit": 31,
                "description": "External pin interrupt ch.3"
              },
              "EXINT2": {
                "bit": 30,
                "description": "External pin interrupt ch.2"
              },
              "EXINT1": {
                "bit": 29,
                "description": "External pin interrupt ch.1"
              },
              "EXINT0": {
                "bit": 28,
                "description": "External pin interrupt ch.0"
              },
              "MFS7TX": {
                "bit": 27,
                "description": "MFS ch.7 transmission interrupt"
              },
              "MFS7RX": {
                "bit": 26,
                "description": "MFS ch.7 reception interrupt"
              },
              "MFS6TX": {
                "bit": 25,
                "description": "MFS ch.6 transmission interrupt"
              },
              "MFS6RX": {
                "bit": 24,
                "description": "MFS ch.6 reception interrupt"
              },
              "MFS5TX": {
                "bit": 23,
                "description": "MFS ch.5 transmission interrupt"
              },
              "MFS5RX": {
                "bit": 22,
                "description": "MFS ch.5 reception interrupt"
              },
              "MFS4TX": {
                "bit": 21,
                "description": "MFS ch.4 transmission interrupt"
              },
              "MFS4RX": {
                "bit": 20,
                "description": "MFS ch.4 reception interrupt"
              },
              "MFS3TX": {
                "bit": 19,
                "description": "MFS ch.3 transmission interrupt"
              },
              "MFS3RX": {
                "bit": 18,
                "description": "MFS ch.3 reception interrupt"
              },
              "MFS2TX": {
                "bit": 17,
                "description": "MFS ch.2 transmission interrupt"
              },
              "MFS2RX": {
                "bit": 16,
                "description": "MFS ch.2 reception interrupt"
              },
              "MFS1TX": {
                "bit": 15,
                "description": "MFS ch.1 transmission interrupt"
              },
              "MFS1RX": {
                "bit": 14,
                "description": "MFS ch.1 reception interrupt"
              },
              "MFS0TX": {
                "bit": 13,
                "description": "MFS ch.0 transmission interrupt"
              },
              "MFS0RX": {
                "bit": 12,
                "description": "MFS ch.0 reception interrupt."
              },
              "IRQ0BT6": {
                "bit": 11,
                "description": "Base timer ch.6 source 0 (IRQ0) interrupt"
              },
              "IRQ0BT4": {
                "bit": 10,
                "description": "Base timer ch.4 source 0 (IRQ0) interrupt"
              },
              "IRQ0BT2": {
                "bit": 9,
                "description": "Base timer ch.2 source 0 (IRQ0) interrupt"
              },
              "IRQ0BT0": {
                "bit": 8,
                "description": "Base timer ch.6 source 0 (IRQ0) interrupt"
              },
              "ADCSCAN2": {
                "bit": 7,
                "description": "A/D converter unit 2 scan conversion interrupt"
              },
              "ADCSCAN1": {
                "bit": 6,
                "description": "A/D converter unit 1 scan conversion interrupt"
              },
              "ADCSCAN0": {
                "bit": 5,
                "description": "A/D converter unit 0 scan conversion interrupt"
              },
              "USBEP5": {
                "bit": 4,
                "description": "USB ch.0 function endpoint 5 DRQ interrupt"
              },
              "USBEP4": {
                "bit": 3,
                "description": "USB ch.0 function endpoint 4 DRQ interrupt"
              },
              "USBEP3": {
                "bit": 2,
                "description": "USB ch.0 function endpoint 3 DRQ interrupt"
              },
              "USBEP2": {
                "bit": 1,
                "description": "USB ch.0 function endpoint 2 DRQ interrupt"
              },
              "USBEP1": {
                "bit": 0,
                "description": "USB ch.0 function endpoint 1 DRQ interrupt"
              }
            },
            "ODDPKS": {
              "ODDPKS4": {
                "bit": 4,
                "description": "\"If the transfer destination address of DMAC is USB.EP5DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS3": {
                "bit": 3,
                "description": "\"If the transfer destination address of DMAC is USB.EP4DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS2": {
                "bit": 2,
                "description": "\"If the transfer destination address of DMAC is USB.EP3DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS1": {
                "bit": 1,
                "description": "\"If the transfer destination address of DMAC is USB.EP2DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS0": {
                "bit": 0,
                "description": "\"If the transfer destination address of DMAC is USB.EP1DT, the bit width of the last transfer data is converted to Byte.\""
              }
            },
            "ODDPKS1": {
              "ODDPKS14": {
                "bit": 4,
                "description": "\"If the transfer destination address of DMAC is USB.EP5DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS13": {
                "bit": 3,
                "description": "\"If the transfer destination address of DMAC is USB.EP4DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS12": {
                "bit": 2,
                "description": "\"If the transfer destination address of DMAC is USB.EP3DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS11": {
                "bit": 1,
                "description": "\"If the transfer destination address of DMAC is USB.EP2DT, the bit width of the last transfer data is converted to Byte.\""
              },
              "ODDPKS10": {
                "bit": 0,
                "description": "\"If the transfer destination address of DMAC is USB.EP1DT, the bit width of the last transfer data is converted to Byte.\""
              }
            },
            "IRQ003SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ004SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ005SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ006SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ007SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ008SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ009SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "IRQ010SEL": {
              "SELBIT": {
                "bit": 16,
                "description": "Bit7 of the interrupt source is moved to bit7 of the relocate interrupt.",
                "width": 8
              },
              "SELIRQ": {
                "bit": 0,
                "description": "specify the IRQ no. of a peripheral interrupt to be relocated",
                "width": 8
              }
            },
            "EXC02MON": {
              "HWINT": {
                "bit": 1,
                "description": "Interrupt request of the hardware watchdog timer"
              },
              "NMI": {
                "bit": 0,
                "description": "Interrupt request of the NMIX external pin"
              }
            },
            "IRQ000MON": {
              "FCSINT": {
                "bit": 0,
                "description": "Interrupt request of the anomalous frequency detected by the CSV"
              }
            },
            "IRQ001MON": {
              "SWWDTINT": {
                "bit": 0,
                "description": "interrupt request of the software watchdog timer"
              }
            },
            "IRQ002MON": {
              "LVDINT": {
                "bit": 0,
                "description": "Low-voltage detection (LVD) interrupt request"
              }
            },
            "IRQ003MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ003SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ003SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ003SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ003SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ003SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ003SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ003SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ003SEL Register"
              }
            },
            "IRQ004MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ004SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ004SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ004SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ004SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ004SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ004SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ004SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ004SEL Register"
              }
            },
            "IRQ005MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ005SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ005SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ005SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ005SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ005SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ005SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ005SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ005SEL Register"
              }
            },
            "IRQ006MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ006SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ006SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ006SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ006SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ006SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ006SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ006SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ006SEL Register"
              }
            },
            "IRQ007MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ007SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ007SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ007SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ007SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ007SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ007SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ007SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ007SEL Register"
              }
            },
            "IRQ008MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ008SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ008SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ008SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ008SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ008SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ008SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ008SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ008SEL Register"
              }
            },
            "IRQ009MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ009SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ009SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ009SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ009SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ009SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ009SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ009SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ009SEL Register"
              }
            },
            "IRQ010MON": {
              "IRQBIT7": {
                "bit": 7,
                "description": "interrupt request of the interrupt selected in bit7 of IRQ010SEL Register"
              },
              "IRQBIT6": {
                "bit": 6,
                "description": "interrupt request of the interrupt selected in bit6 of IRQ010SEL Register"
              },
              "IRQBIT5": {
                "bit": 5,
                "description": "interrupt request of the interrupt selected in bit5 of IRQ010SEL Register"
              },
              "IRQBIT4": {
                "bit": 4,
                "description": "interrupt request of the interrupt selected in bit4 of IRQ010SEL Register"
              },
              "IRQBIT3": {
                "bit": 3,
                "description": "interrupt request of the interrupt selected in bit3 of IRQ010SEL Register"
              },
              "IRQBIT2": {
                "bit": 2,
                "description": "interrupt request of the interrupt selected in bit2 of IRQ010SEL Register"
              },
              "IRQBIT1": {
                "bit": 1,
                "description": "interrupt request of the interrupt selected in bit1 of IRQ010SEL Register"
              },
              "IRQBIT0": {
                "bit": 0,
                "description": "interrupt request of the interrupt selected in bit0 of IRQ010SEL Register"
              }
            },
            "IRQ011MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.0"
              }
            },
            "IRQ012MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.1"
              }
            },
            "IRQ013MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.2"
              }
            },
            "IRQ014MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.3"
              }
            },
            "IRQ015MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.4"
              }
            },
            "IRQ016MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.5"
              }
            },
            "IRQ017MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.6"
              }
            },
            "IRQ018MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.7"
              }
            },
            "IRQ019MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "PC match and RC match interrupt request of QPRC ch.0"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "Out-of-range interrupt request of QPRC ch.0QPRC ch.0"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "Count inversion interrupt request of QPRC ch.0"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "Overflow / underflow / zero index interrupt request of QPRC ch.0"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "PC and RC match interrupt request of QPRC ch.0"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "PC match interrupt request of QPRC ch.0"
              }
            },
            "IRQ020MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "PC match and RC match interrupt request of QPRC ch.1"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "Out-of-range interrupt request of QPRC ch.1QPRC ch.1"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "Count inversion interrupt request of QPRC ch.1"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "Overflow / underflow / zero index interrupt request of QPRC ch.1"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "PC and RC match interrupt request of QPRC ch.1"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "PC match interrupt request of QPRC ch.1"
              }
            },
            "IRQ021MON": {
              "WAVEINT3": {
                "bit": 3,
                "description": "Interrupt request of WFG timer 54 of the MFT unit 0"
              },
              "WAVEINT2": {
                "bit": 2,
                "description": "Interrupt request of WFG timer 32 of the MFT unit 0"
              },
              "WAVEINT1": {
                "bit": 1,
                "description": "Interrupt request of WFG timer 10 of the MFT unit 0"
              },
              "WAVEINT0": {
                "bit": 0,
                "description": "Interrupt request of the DTIF (motor emergency stop) of the MFT unit 0"
              }
            },
            "IRQ022MON": {
              "WAVEINT3": {
                "bit": 3,
                "description": "Interrupt request of WFG timer 54 of the MFT unit 1"
              },
              "WAVEINT2": {
                "bit": 2,
                "description": "Interrupt request of WFG timer 32 of the MFT unit 1"
              },
              "WAVEINT1": {
                "bit": 1,
                "description": "Interrupt request of WFG timer 10 of the MFT unit 1"
              },
              "WAVEINT0": {
                "bit": 0,
                "description": "Interrupt request of the DTIF (motor emergency stop) of the MFT unit 1"
              }
            },
            "IRQ023MON": {
              "WAVEINT3": {
                "bit": 3,
                "description": "Interrupt request of WFG timer 54 of the MFT unit 2"
              },
              "WAVEINT2": {
                "bit": 2,
                "description": "Interrupt request of WFG timer 32 of the MFT unit 2"
              },
              "WAVEINT1": {
                "bit": 1,
                "description": "Interrupt request of WFG timer 10 of the MFT unit 2"
              },
              "WAVEINT0": {
                "bit": 0,
                "description": "Interrupt request of the DTIF (motor emergency stop) of the MFT unit 2"
              }
            },
            "IRQ024MON": {
              "FRT_PEAK_INT2": {
                "bit": 2,
                "description": "FRT ch.2 peak value detection interrupt request of the MFT unit 0"
              },
              "FRT_PEAK_INT1": {
                "bit": 1,
                "description": "FRT ch.1 peak value detection interrupt request of the MFT unit 0"
              },
              "FRT_PEAK_INT0": {
                "bit": 0,
                "description": "FRT ch.0 peak value detection interrupt request of the MFT unit 0"
              }
            },
            "IRQ025MON": {
              "FRT_ZERO_INT2": {
                "bit": 2,
                "description": "FRT ch.2 zero detection interrupt request of the MFT unit 0"
              },
              "FRT_ZERO_INT1": {
                "bit": 1,
                "description": "FRT ch.1 zero detection interrupt request of the MFT unit 0"
              },
              "FRT_ZERO_INT0": {
                "bit": 0,
                "description": "FRT ch.0 zero detection interrupt request of the MFT unit 0"
              }
            },
            "IRQ026MON": {
              "ICUINT3": {
                "bit": 3,
                "description": "ICU ch.3 input edge detection interrupt request of the MFT unit 0"
              },
              "ICUINT2": {
                "bit": 2,
                "description": "ICU ch.2 input edge detection interrupt request of the MFT unit 0"
              },
              "ICUINT1": {
                "bit": 1,
                "description": "ICU ch.1 input edge detection interrupt request of the MFT unit 0"
              },
              "ICUINT0": {
                "bit": 0,
                "description": "ICU ch.0 input edge detection interrupt request of the MFT unit 0"
              }
            },
            "IRQ027MON": {
              "OCUINT5": {
                "bit": 5,
                "description": "OCU ch.5 match detection interrupt request of the MFT unit 0"
              },
              "OCUINT4": {
                "bit": 4,
                "description": "OCU ch.4 match detection interrupt request of the MFT unit 0"
              },
              "OCUINT3": {
                "bit": 3,
                "description": "OCU ch.3 match detection interrupt request of the MFT unit 0"
              },
              "OCUINT2": {
                "bit": 2,
                "description": "OCU ch.2 match detection interrupt request of the MFT unit 0"
              },
              "OCUINT1": {
                "bit": 1,
                "description": "OCU ch.1 match detection interrupt request of the MFT unit 0"
              },
              "OCUINT0": {
                "bit": 0,
                "description": "OCU ch.0 match detection interrupt request of the MFT unit 0"
              }
            },
            "IRQ028MON": {
              "FRT_PEAK_INT2": {
                "bit": 2,
                "description": "FRT ch.2 peak value detection interrupt request of the MFT unit 1"
              },
              "FRT_PEAK_INT1": {
                "bit": 1,
                "description": "FRT ch.1 peak value detection interrupt request of the MFT unit 1"
              },
              "FRT_PEAK_INT0": {
                "bit": 0,
                "description": "FRT ch.0 peak value detection interrupt request of the MFT unit 1"
              }
            },
            "IRQ029MON": {
              "FRT_ZERO_INT2": {
                "bit": 2,
                "description": "FRT ch.2 zero detection interrupt request of the MFT unit 1"
              },
              "FRT_ZERO_INT1": {
                "bit": 1,
                "description": "FRT ch.1 zero detection interrupt request of the MFT unit 1"
              },
              "FRT_ZERO_INT0": {
                "bit": 0,
                "description": "FRT ch.0 zero detection interrupt request of the MFT unit 1"
              }
            },
            "IRQ030MON": {
              "ICUINT3": {
                "bit": 3,
                "description": "ICU ch.3 input edge detection interrupt request of the MFT unit 1"
              },
              "ICUINT2": {
                "bit": 2,
                "description": "ICU ch.2 input edge detection interrupt request of the MFT unit 1"
              },
              "ICUINT1": {
                "bit": 1,
                "description": "ICU ch.1 input edge detection interrupt request of the MFT unit 1"
              },
              "ICUINT0": {
                "bit": 0,
                "description": "ICU ch.0 input edge detection interrupt request of the MFT unit 1"
              }
            },
            "IRQ031MON": {
              "OCUINT5": {
                "bit": 5,
                "description": "OCU ch.5 match detection interrupt request of the MFT unit 1"
              },
              "OCUINT4": {
                "bit": 4,
                "description": "OCU ch.4 match detection interrupt request of the MFT unit 1"
              },
              "OCUINT3": {
                "bit": 3,
                "description": "OCU ch.3 match detection interrupt request of the MFT unit 1"
              },
              "OCUINT2": {
                "bit": 2,
                "description": "OCU ch.2 match detection interrupt request of the MFT unit 1"
              },
              "OCUINT1": {
                "bit": 1,
                "description": "OCU ch.1 match detection interrupt request of the MFT unit 1"
              },
              "OCUINT0": {
                "bit": 0,
                "description": "OCU ch.0 match detection interrupt request of the MFT unit 1"
              }
            },
            "IRQ032MON": {
              "FRT_PEAK_INT2": {
                "bit": 2,
                "description": "FRT ch.2 peak value detection interrupt request of the MFT unit 2"
              },
              "FRT_PEAK_INT1": {
                "bit": 1,
                "description": "FRT ch.1 peak value detection interrupt request of the MFT unit 2"
              },
              "FRT_PEAK_INT0": {
                "bit": 0,
                "description": "FRT ch.0 peak value detection interrupt request of the MFT unit 2"
              }
            },
            "IRQ033MON": {
              "FRT_ZERO_INT2": {
                "bit": 2,
                "description": "FRT ch.2 zero detection interrupt request of the MFT unit 2"
              },
              "FRT_ZERO_INT1": {
                "bit": 1,
                "description": "FRT ch.1 zero detection interrupt request of the MFT unit 2"
              },
              "FRT_ZERO_INT0": {
                "bit": 0,
                "description": "FRT ch.0 zero detection interrupt request of the MFT unit 2"
              }
            },
            "IRQ034MON": {
              "ICUINT3": {
                "bit": 3,
                "description": "ICU ch.3 input edge detection interrupt request of the MFT unit 2"
              },
              "ICUINT2": {
                "bit": 2,
                "description": "ICU ch.2 input edge detection interrupt request of the MFT unit 2"
              },
              "ICUINT1": {
                "bit": 1,
                "description": "ICU ch.1 input edge detection interrupt request of the MFT unit 2"
              },
              "ICUINT0": {
                "bit": 0,
                "description": "ICU ch.0 input edge detection interrupt request of the MFT unit 2"
              }
            },
            "IRQ035MON": {
              "OCUINT5": {
                "bit": 5,
                "description": "OCU ch.5 match detection interrupt request of the MFT unit 2"
              },
              "OCUINT4": {
                "bit": 4,
                "description": "OCU ch.4 match detection interrupt request of the MFT unit 2"
              },
              "OCUINT3": {
                "bit": 3,
                "description": "OCU ch.3 match detection interrupt request of the MFT unit 2"
              },
              "OCUINT2": {
                "bit": 2,
                "description": "OCU ch.2 match detection interrupt request of the MFT unit 2"
              },
              "OCUINT1": {
                "bit": 1,
                "description": "OCU ch.1 match detection interrupt request of the MFT unit 2"
              },
              "OCUINT0": {
                "bit": 0,
                "description": "OCU ch.0 match detection interrupt request of the MFT unit 2"
              }
            },
            "IRQ036MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "Interrupt request of the PPG ch.4"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "Interrupt request of the PPG ch.2"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "Interrupt request of the PPG ch.0"
              }
            },
            "IRQ037MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "Interrupt request of the PPG ch.12"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "Interrupt request of the PPG ch.10"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "Interrupt request of the PPG ch.8"
              }
            },
            "IRQ038MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "Interrupt request of the PPG ch.20"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "Interrupt request of the PPG ch.18"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "Interrupt request of the PPG ch.16"
              }
            },
            "IRQ039MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.0"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.0"
              }
            },
            "IRQ040MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.1"
              }
            },
            "IRQ041MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.2"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.2"
              }
            },
            "IRQ042MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.3"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.3"
              }
            },
            "IRQ043MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.4"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.4"
              }
            },
            "IRQ044MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.5"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.5"
              }
            },
            "IRQ045MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.6"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.6"
              }
            },
            "IRQ046MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.7"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.7"
              }
            },
            "IRQ047MON": {
              "TIMINT2": {
                "bit": 1,
                "description": "Dual timer TIMINT2 interrupt request"
              },
              "TIMINT1": {
                "bit": 0,
                "description": "Dual timer TIMINT1 interrupt request"
              }
            },
            "IRQ048MON": {
              "WCINT": {
                "bit": 0,
                "description": "Interrupt request of the watch counter"
              }
            },
            "IRQ049MON": {
              "BMEMCS": {
                "bit": 0,
                "description": "External bus output error interrupt request"
              }
            },
            "IRQ050MON": {
              "RTCINT": {
                "bit": 0,
                "description": "Interrupt request of the RTC$"
              }
            },
            "IRQ051MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.8"
              }
            },
            "IRQ052MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.9"
              }
            },
            "IRQ053MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.10"
              }
            },
            "IRQ054MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.11"
              }
            },
            "IRQ055MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.12"
              }
            },
            "IRQ056MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.13"
              }
            },
            "IRQ057MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.14"
              }
            },
            "IRQ058MON": {
              "EXTINT": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.15"
              }
            },
            "IRQ059MON": {
              "IPLLINT": {
                "bit": 4,
                "description": "PLL of I2S oscillation stabilization wait completion interrupt"
              },
              "UPLLINT": {
                "bit": 3,
                "description": "PLL of USB / Ethernet oscillation stabilization wait completion interrupt"
              },
              "MPLLINT": {
                "bit": 2,
                "description": "Main PLL oscillation stabilization wait completion interrupt"
              },
              "SOSCINT": {
                "bit": 1,
                "description": "Sub clock oscillation stabilization wait completion interrupt"
              },
              "MOSCINT": {
                "bit": 0,
                "description": "Main clock oscillation stabilization wait completion interrupt"
              }
            },
            "IRQ060MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.0"
              }
            },
            "IRQ061MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.0"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.0"
              }
            },
            "IRQ062MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.1"
              }
            },
            "IRQ063MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.1"
              }
            },
            "IRQ064MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.2"
              }
            },
            "IRQ065MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.2"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.2"
              }
            },
            "IRQ066MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.3"
              }
            },
            "IRQ067MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.3"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.3"
              }
            },
            "IRQ068MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.4"
              }
            },
            "IRQ069MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.4"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.4"
              }
            },
            "IRQ070MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.5"
              }
            },
            "IRQ071MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.5"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.5"
              }
            },
            "IRQ072MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.6"
              }
            },
            "IRQ073MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.6"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.6"
              }
            },
            "IRQ074MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.7"
              }
            },
            "IRQ075MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.7"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.7"
              }
            },
            "IRQ076MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "Range comparison result interrupt request of the A/D converter unit 0"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request of the A/D converter unit 0"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request of the A/D converter unit 0"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request of the A/D converter unit 0"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request of the A/D converter unit 0"
              }
            },
            "IRQ077MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "Range comparison result interrupt request of the A/D converter unit 1"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request of the A/D converter unit 1"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request of the A/D converter unit 1"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request of the A/D converter unit 1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request of the A/D converter unit 1"
              }
            },
            "IRQ078MON": {
              "USB_DRQ_INT4": {
                "bit": 4,
                "description": "Endpoint 5 DRQ interrupt request of the USB ch.0"
              },
              "USB_DRQ_INT3": {
                "bit": 3,
                "description": "Endpoint 4 DRQ interrupt request of the USB ch.0"
              },
              "USB_DRQ_INT2": {
                "bit": 2,
                "description": "Endpoint 3 DRQ interrupt request of the USB ch.0"
              },
              "USB_DRQ_INT1": {
                "bit": 1,
                "description": "Endpoint 2 DRQ interrupt request of the USB ch.0"
              },
              "USB_DRQ_INT0": {
                "bit": 0,
                "description": "Endpoint 1 DRQ interrupt request of the USB ch.0"
              }
            },
            "IRQ079MON": {
              "USB_INT5": {
                "bit": 5,
                "description": "SOFIRQ/CMPIRQ interrupt request of the USB ch.0"
              },
              "USB_INT4": {
                "bit": 4,
                "description": "DIRQ/URPIRQ/RWKIRQ/CNNIRQ interrupt request of the USB ch.0"
              },
              "USB_INT3": {
                "bit": 3,
                "description": "SPK interrupt request of the USB ch.0"
              },
              "USB_INT2": {
                "bit": 2,
                "description": "SUSP/SOF/BRST/CONF/WKUP interrupt request of the USB ch.0"
              },
              "USB_INT1": {
                "bit": 1,
                "description": "Endpoint 0 DRQO interrupt request of the USB ch.0"
              },
              "USB_INT0": {
                "bit": 0,
                "description": "Endpoint 0 DRQI interrupt request of the USB ch.0"
              }
            },
            "IRQ080MON": {
              "CANINT": {
                "bit": 0,
                "description": "Interrupt request of the CAN ch.0"
              }
            },
            "IRQ081MON": {
              "CAN1INT": {
                "bit": 4,
                "description": "CAN-FD 1 interrupt request"
              },
              "CAN0INT": {
                "bit": 3,
                "description": "CAN-FD 0 interrupt request"
              },
              "CANSEINT": {
                "bit": 2,
                "description": "Single bit error interrupt request of the CAN-FD"
              },
              "CANDEINT": {
                "bit": 1,
                "description": "Double bit error interrupt request of the CAN-FD"
              },
              "CANINT": {
                "bit": 0,
                "description": "Interrupt request of the CAN ch.1"
              }
            },
            "IRQ082MON": {
              "MACLPI": {
                "bit": 2,
                "description": "LPI interrupt request of the Ethernet MAC"
              },
              "MACPMT": {
                "bit": 1,
                "description": "PMT interrupt request of the Ethernet MAC"
              },
              "MACSBD": {
                "bit": 0,
                "description": "SBD interrupt request of the Ethernet MAC"
              }
            },
            "IRQ083MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.0"
              }
            },
            "IRQ084MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.1"
              }
            },
            "IRQ085MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.2"
              }
            },
            "IRQ086MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.3"
              }
            },
            "IRQ087MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.4"
              }
            },
            "IRQ088MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.5"
              }
            },
            "IRQ089MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.6"
              }
            },
            "IRQ090MON": {
              "DMACINT": {
                "bit": 0,
                "description": "Interrupt request of the DMAC ch.7"
              }
            },
            "IRQ091MON": {
              "DSTCINT1": {
                "bit": 1,
                "description": "DSTC ERINT interrupt request"
              },
              "DSTCINT0": {
                "bit": 0,
                "description": "DSTC SWINT interrupt request"
              }
            },
            "IRQ092MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request of the external pin interrupt ch.19"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request of the external pin interrupt ch.18"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request of the external pin interrupt ch.17"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.16"
              }
            },
            "IRQ093MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request of the external pin interrupt ch.23"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request of the external pin interrupt ch.22"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request of the external pin interrupt ch.21"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.20"
              }
            },
            "IRQ094MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request of the external pin interrupt ch.27"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request of the external pin interrupt ch.26"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request of the external pin interrupt ch.25"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.24"
              }
            },
            "IRQ095MON": {
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request of the external pin interrupt ch.31"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request of the external pin interrupt ch.30"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request of the external pin interrupt ch.29"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request of the external pin interrupt ch.28"
              }
            },
            "IRQ096MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "PC match and RC match interrupt request of QPRC ch.2"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "Out-of-range interrupt request of QPRC ch.2QPRC ch.2"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "Count inversion interrupt request of QPRC ch.2"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "Overflow / underflow / zero index interrupt request of QPRC ch.2"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "PC and RC match interrupt request of QPRC ch.2"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "PC match interrupt request of QPRC ch.2"
              }
            },
            "IRQ097MON": {
              "QUDINT5": {
                "bit": 5,
                "description": "PC match and RC match interrupt request of QPRC ch.3"
              },
              "QUDINT4": {
                "bit": 4,
                "description": "Out-of-range interrupt request of QPRC ch.3QPRC ch.3"
              },
              "QUDINT3": {
                "bit": 3,
                "description": "Count inversion interrupt request of QPRC ch.3"
              },
              "QUDINT2": {
                "bit": 2,
                "description": "Overflow / underflow / zero index interrupt request of QPRC ch.3"
              },
              "QUDINT1": {
                "bit": 1,
                "description": "PC and RC match interrupt request of QPRC ch.3"
              },
              "QUDINT0": {
                "bit": 0,
                "description": "PC match interrupt request of QPRC ch.3"
              }
            },
            "IRQ098MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.8"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.8"
              }
            },
            "IRQ099MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.9"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.9"
              }
            },
            "IRQ100MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.10"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.10"
              }
            },
            "IRQ101MON": {
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.11"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.11"
              }
            },
            "IRQ102MON": {
              "BTINT7": {
                "bit": 7,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.15"
              },
              "BTINT6": {
                "bit": 6,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.15"
              },
              "BTINT5": {
                "bit": 5,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.14"
              },
              "BTINT4": {
                "bit": 4,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.14"
              },
              "BTINT3": {
                "bit": 3,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.13"
              },
              "BTINT2": {
                "bit": 2,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.13"
              },
              "BTINT1": {
                "bit": 1,
                "description": "Interrupt request of source 1 (IRQ1) of the base timer ch.12"
              },
              "BTINT0": {
                "bit": 0,
                "description": "Interrupt request of source 0 (IRQ0) of the base timer ch.12"
              }
            },
            "IRQ103MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.8"
              }
            },
            "IRQ104MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.8"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.8"
              }
            },
            "IRQ105MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.9"
              }
            },
            "IRQ106MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.9"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.9"
              }
            },
            "IRQ107MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.10"
              }
            },
            "IRQ108MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.10"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.10"
              }
            },
            "IRQ109MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "Reception interrupt request of the MFS ch.11"
              }
            },
            "IRQ110MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of the MFS ch.11"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of the MFS ch.11"
              }
            },
            "IRQ111MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "Range comparison result interrupt request of the A/D converter unit 2"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request of the A/D converter unit 2"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request of the A/D converter unit 2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request of the A/D converter unit 2"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request of the A/D converter unit 2"
              }
            },
            "IRQ112MON": {
              "CANDINT": {
                "bit": 5,
                "description": "Interrupt request of DSTC transfer end interrupt of CAN-FD"
              },
              "PCRCDINT": {
                "bit": 4,
                "description": "Interrupt request of DSTC transfer end interrupt of Programmable CRC"
              },
              "QSPIDINT1": {
                "bit": 3,
                "description": "Interrupt request of DSTC transfer end interrupt of Quad SPI(transmission)"
              },
              "QSPIDINT0": {
                "bit": 2,
                "description": "Interrupt request of DSTC transfer end interrupt of Quad SPI(reception)"
              },
              "I2SDINT1": {
                "bit": 1,
                "description": "Interrupt request of DSTC transfer end interrupt of I2S(transmission)"
              },
              "I2SDINT0": {
                "bit": 0,
                "description": "Interrupt request of DSTC transfer end interrupt of I2S(reception)"
              }
            },
            "IRQ113MON": {
              "RCEC0INT": {
                "bit": 5,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_DRQ_INT4": {
                "bit": 4,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_DRQ_INT3": {
                "bit": 3,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_DRQ_INT2": {
                "bit": 2,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_DRQ_INT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_DRQ_INT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ114MON": {
              "RCEC1INT": {
                "bit": 6,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_INT5": {
                "bit": 5,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_INT4": {
                "bit": 4,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_INT3": {
                "bit": 3,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_INT2": {
                "bit": 2,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_INT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "USB_INT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ115MON": {
              "QSPIINT2": {
                "bit": 2,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "QSPIINT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "QSPIINT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ117MON": {
              "PRGCRC": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "I2SINT": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ118MON": {
              "SDINT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "SDINT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ119MON": {
              "FLINT": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ120MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ121MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ122MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ123MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ124MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ125MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ126MON": {
              "MFSRINT": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "IRQ127MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            }
          }
        },
        "HDMICEC0": {
          "instances": [
            {
              "name": "HDMICEC0",
              "base": "0x40034000",
              "irq": 113
            }
          ],
          "registers": {
            "TXCTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Transmission Control Register"
            },
            "TXDATA": {
              "offset": "0x04",
              "size": 8,
              "description": "Transmission Data Register"
            },
            "TXSTS": {
              "offset": "0x08",
              "size": 8,
              "description": "Transmission Status Register"
            },
            "SFREE": {
              "offset": "0x0C",
              "size": 8,
              "description": "Signal Free Time Setting Register"
            },
            "RCST": {
              "offset": "0x40",
              "size": 8,
              "description": "Reception Interrupt Control Register"
            },
            "RCCR": {
              "offset": "0x41",
              "size": 8,
              "description": "Reception Control Register"
            },
            "RCDAHW": {
              "offset": "0x44",
              "size": 8,
              "description": "\"H\" Width Setting Register A"
            },
            "RCSHW": {
              "offset": "0x45",
              "size": 8,
              "description": "Start Bit \"H\" Width Setting Register"
            },
            "RCDBHW": {
              "offset": "0x49",
              "size": 8,
              "description": "\"H\" Width Setting Register B"
            },
            "RCADR2": {
              "offset": "0x4C",
              "size": 8,
              "description": "Device Address Setting Register 2"
            },
            "RCADR1": {
              "offset": "0x4D",
              "size": 8,
              "description": "Device Address Setting Register 1"
            },
            "RCDTHL": {
              "offset": "0x50",
              "size": 8,
              "description": "Data Save Register (High-Low)"
            },
            "RCDTHH": {
              "offset": "0x51",
              "size": 8,
              "description": "Data Save Register (High-High)"
            },
            "RCDTLL": {
              "offset": "0x54",
              "size": 8,
              "description": "Data Save Register (Low-Low)"
            },
            "RCDTLH": {
              "offset": "0x55",
              "size": 8,
              "description": "Data Save Register (Low-High)"
            },
            "RCCKD": {
              "offset": "0x58",
              "size": 16,
              "description": "Clock Division Setting Register"
            },
            "RCRHW": {
              "offset": "0x5C",
              "size": 8,
              "description": "Repeat Code \"H\" Width Setting Register"
            },
            "RCRC": {
              "offset": "0x5D",
              "size": 8,
              "description": "Repeat Code Interrupt Control Register"
            },
            "RCLE": {
              "offset": "0x61",
              "size": 8,
              "description": "Data Bit Width Violation Control Register"
            },
            "RCLESW": {
              "offset": "0x64",
              "size": 8,
              "description": "Minimum Data Bit Width Setting Register"
            },
            "RCLELW": {
              "offset": "0x65",
              "size": 8,
              "description": "Maximum Data Bit Width Setting Register"
            }
          },
          "bits": {
            "TXCTRL": {
              "IBREN": {
                "bit": 5,
                "description": "Bus error detection interrupt enable bit"
              },
              "ITSTEN": {
                "bit": 4,
                "description": "transmission status interrupt enable bit"
              },
              "EOM": {
                "bit": 3,
                "description": "EOM setting bit"
              },
              "START": {
                "bit": 2,
                "description": "START setting bit"
              },
              "TXEN": {
                "bit": 0,
                "description": "Transmission operation enable bit"
              }
            },
            "TXDATA": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmission Data",
                "width": 8
              }
            },
            "TXSTS": {
              "IBR": {
                "bit": 5,
                "description": "Bus error detection interrupt request bit"
              },
              "ITST": {
                "bit": 4,
                "description": "Transmission status interrupt request bit"
              },
              "ACKSV": {
                "bit": 0,
                "description": "ACK cycle value bit"
              }
            },
            "SFREE": {
              "SFREE": {
                "bit": 0,
                "description": "Signal free time setting bits",
                "width": 4
              }
            },
            "RCST": {
              "STIE": {
                "bit": 7,
                "description": "Start bit interrupt enable bit"
              },
              "ACKIE": {
                "bit": 6,
                "description": "ACK interrupt enable bit"
              },
              "OVFIE": {
                "bit": 5,
                "description": "Counter overflow interrupt enable bit"
              },
              "OVFSEL": {
                "bit": 4,
                "description": "Counter overflow detection condition setting bit"
              },
              "ST": {
                "bit": 3,
                "description": "Start bit detection bit"
              },
              "ACK": {
                "bit": 2,
                "description": "ACK: ACK detection bit"
              },
              "EOM": {
                "bit": 1,
                "description": "EOM detection bit"
              },
              "OVF": {
                "bit": 0,
                "description": "Counter overflow detection bit"
              }
            },
            "RCCR": {
              "THSEL": {
                "bit": 7,
                "description": "Threshold selection bit"
              },
              "ADRCE": {
                "bit": 3,
                "description": "Address comparison enable bit"
              },
              "MOD": {
                "bit": 1,
                "description": "Operation mode setting bits",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "Operation enable bit"
              }
            },
            "RCDAHW": {
              "RCDAHW": {
                "bit": 0,
                "description": "\"H\" Width Setting A",
                "width": 8
              }
            },
            "RCSHW": {
              "RCSHW": {
                "bit": 0,
                "description": "Start Bit \"H\" Width Setting",
                "width": 8
              }
            },
            "RCDBHW": {
              "RCDBHW": {
                "bit": 0,
                "description": "\"H\" Width Setting B",
                "width": 8
              }
            },
            "RCADR2": {
              "RCADR2": {
                "bit": 0,
                "description": "Device Address 2",
                "width": 5
              }
            },
            "RCADR1": {
              "RCADR1": {
                "bit": 0,
                "description": "Device Address 1",
                "width": 5
              }
            },
            "RCDTHL": {
              "RCDTHL": {
                "bit": 0,
                "description": "RCDTHL",
                "width": 8
              }
            },
            "RCDTHH": {
              "RCDTHH": {
                "bit": 0,
                "description": "RCDTHH",
                "width": 8
              }
            },
            "RCDTLL": {
              "RCDTLL": {
                "bit": 0,
                "description": "RCDTLL",
                "width": 8
              }
            },
            "RCDTLH": {
              "RCDTLH": {
                "bit": 0,
                "description": "RCDTLH",
                "width": 8
              }
            },
            "RCCKD": {
              "CKSEL": {
                "bit": 12,
                "description": "Operating clock selection bit"
              },
              "CKDIV": {
                "bit": 0,
                "description": "Operating clock division setting bits",
                "width": 12
              }
            },
            "RCRHW": {
              "RCRHW": {
                "bit": 0,
                "description": "\"Repeat code \"H\" width setting bits\"",
                "width": 8
              }
            },
            "RCRC": {
              "RCIE": {
                "bit": 4,
                "description": "Repeat Code Interrupt enable bit"
              },
              "RC": {
                "bit": 0,
                "description": "Repeat code detection flag bit"
              }
            },
            "RCLE": {
              "LELIE": {
                "bit": 7,
                "description": "Maximum data bit width violation interrupt enable bit"
              },
              "LESIE": {
                "bit": 6,
                "description": "Minimum data bit width violation interrupt enable bit"
              },
              "LELE": {
                "bit": 5,
                "description": "Maximum data bit width violation detection enable bit"
              },
              "LESE": {
                "bit": 4,
                "description": "Minimum data bit width violation detection enable bit"
              },
              "EPE": {
                "bit": 3,
                "description": "Error pulse output enable bit"
              },
              "LEL": {
                "bit": 1,
                "description": "Maximum data bit width violation detection flag bit"
              },
              "LES": {
                "bit": 0,
                "description": "Minimum data bit width violation detection flag bit"
              }
            },
            "RCLESW": {
              "RCLESW": {
                "bit": 0,
                "description": "Minimum data bit width setting bits",
                "width": 8
              }
            },
            "RCLELW": {
              "RCLELW": {
                "bit": 0,
                "description": "Maximum data bit width setting bits",
                "width": 8
              }
            }
          }
        },
        "HDMICEC1": {
          "instances": [
            {
              "name": "HDMICEC1",
              "base": "0x40034100",
              "irq": 114
            }
          ],
          "registers": {}
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x4006F000"
            }
          ],
          "registers": {
            "PFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Function Setting Register 0"
            },
            "PFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Function Setting Register 1"
            },
            "PFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Function Setting Register 2"
            },
            "PFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Function Setting Register 3"
            },
            "PFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Function Setting Register 4"
            },
            "PFR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Function Setting Register 5"
            },
            "PFR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Port Function Setting Register 6"
            },
            "PFR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Port Function Setting Register 7"
            },
            "PFR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Port Function Setting Register 8"
            },
            "PFR9": {
              "offset": "0x24",
              "size": 32,
              "description": "32"
            },
            "PFRA": {
              "offset": "0x28",
              "size": 32,
              "description": "32"
            },
            "PFRB": {
              "offset": "0x2C",
              "size": 32,
              "description": "32"
            },
            "PFRC": {
              "offset": "0x30",
              "size": 32,
              "description": "32"
            },
            "PFRD": {
              "offset": "0x34",
              "size": 32,
              "description": "32"
            },
            "PFRE": {
              "offset": "0x38",
              "size": 32,
              "description": "Port Function Setting Register E"
            },
            "PFRF": {
              "offset": "0x3C",
              "size": 32,
              "description": "32"
            },
            "PCR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Pull-up Setting Register 0"
            },
            "PCR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Pull-up Setting Register 1"
            },
            "PCR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Pull-up Setting Register 2"
            },
            "PCR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Pull-up Setting Register 3"
            },
            "PCR4": {
              "offset": "0x110",
              "size": 32,
              "description": "Pull-up Setting Register 4"
            },
            "PCR5": {
              "offset": "0x114",
              "size": 32,
              "description": "Pull-up Setting Register 5"
            },
            "PCR6": {
              "offset": "0x118",
              "size": 32,
              "description": "Pull-up Setting Register 6"
            },
            "PCR7": {
              "offset": "0x11C",
              "size": 32,
              "description": "Pull-up Setting Register 7"
            },
            "PCR8": {
              "offset": "0x120",
              "size": 32,
              "description": "Pull-up Setting Register 8"
            },
            "PCR9": {
              "offset": "0x124",
              "size": 32,
              "description": "Pull-up Setting Register 9"
            },
            "PCRA": {
              "offset": "0x128",
              "size": 32,
              "description": "Pull-up Setting Register A"
            },
            "PCRB": {
              "offset": "0x12C",
              "size": 32,
              "description": "Pull-up Setting Register B"
            },
            "PCRC": {
              "offset": "0x130",
              "size": 32,
              "description": "Pull-up Setting Register C"
            },
            "PCRD": {
              "offset": "0x134",
              "size": 32,
              "description": "Pull-up Setting Register D"
            },
            "PCRE": {
              "offset": "0x138",
              "size": 32,
              "description": "Pull-up Setting Register E"
            },
            "PCRF": {
              "offset": "0x13C",
              "size": 32,
              "description": "Pull-up Setting Register F"
            },
            "DDR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Port input/output Direction Setting Register 0"
            },
            "DDR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Port input/output Direction Setting Register 1"
            },
            "DDR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Port input/output Direction Setting Register 2"
            },
            "DDR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Port input/output Direction Setting Register 3"
            },
            "DDR4": {
              "offset": "0x210",
              "size": 32,
              "description": "Port input/output Direction Setting Register 4"
            },
            "DDR5": {
              "offset": "0x214",
              "size": 32,
              "description": "Port input/output Direction Setting Register 5"
            },
            "DDR6": {
              "offset": "0x218",
              "size": 32,
              "description": "Port input/output Direction Setting Register 6"
            },
            "DDR7": {
              "offset": "0x21C",
              "size": 32,
              "description": "Port input/output Direction Setting Register 7"
            },
            "DDR8": {
              "offset": "0x220",
              "size": 32,
              "description": "Port input/output Direction Setting Register 8"
            },
            "DDR9": {
              "offset": "0x224",
              "size": 32,
              "description": "Port input/output Direction Setting Register 9"
            },
            "DDRA": {
              "offset": "0x228",
              "size": 32,
              "description": "Port input/output Direction Setting Register A"
            },
            "DDRB": {
              "offset": "0x22C",
              "size": 32,
              "description": "Port input/output Direction Setting Register B"
            },
            "DDRC": {
              "offset": "0x230",
              "size": 32,
              "description": "Port input/output Direction Setting Register C"
            },
            "DDRD": {
              "offset": "0x234",
              "size": 32,
              "description": "Port input/output Direction Setting Register D"
            },
            "DDRE": {
              "offset": "0x238",
              "size": 32,
              "description": "Port input/output Direction Setting Register E"
            },
            "DDRF": {
              "offset": "0x23C",
              "size": 32,
              "description": "Port input/output Direction Setting Register F"
            },
            "PDIR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Port Input Data Register 0"
            },
            "PDIR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Port Input Data Register 1"
            },
            "PDIR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Port Input Data Register 2"
            },
            "PDIR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Port Input Data Register 3"
            },
            "PDIR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Port Input Data Register 4"
            },
            "PDIR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Port Input Data Register 5"
            },
            "PDIR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Port Input Data Register 6"
            },
            "PDIR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Port Input Data Register 7"
            },
            "PDIR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Port Input Data Register 8"
            },
            "PDIR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Port Input Data Register 9"
            },
            "PDIRA": {
              "offset": "0x328",
              "size": 32,
              "description": "Port Input Data Register A"
            },
            "PDIRB": {
              "offset": "0x32C",
              "size": 32,
              "description": "Port Input Data Register B"
            },
            "PDIRC": {
              "offset": "0x330",
              "size": 32,
              "description": "Port Input Data Register C"
            },
            "PDIRD": {
              "offset": "0x334",
              "size": 32,
              "description": "Port Input Data Register D"
            },
            "PDIRE": {
              "offset": "0x338",
              "size": 32,
              "description": "Port Input Data Register E"
            },
            "PDIRF": {
              "offset": "0x33C",
              "size": 32,
              "description": "Port Input Data Register F"
            },
            "PDOR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Port Output Data Register 0"
            },
            "PDOR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Port Output Data Register 1"
            },
            "PDOR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Port Output Data Register 2"
            },
            "PDOR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Port Output Data Register 3"
            },
            "PDOR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Port Output Data Register 4"
            },
            "PDOR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Port Output Data Register 5"
            },
            "PDOR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Port Output Data Register 6"
            },
            "PDOR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Port Output Data Register 7"
            },
            "PDOR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Port Output Data Register 8"
            },
            "PDOR9": {
              "offset": "0x424",
              "size": 32,
              "description": "Port Output Data Register 9"
            },
            "PDORA": {
              "offset": "0x428",
              "size": 32,
              "description": "Port Output Data Register A"
            },
            "PDORB": {
              "offset": "0x42C",
              "size": 32,
              "description": "Port Output Data Register B"
            },
            "PDORC": {
              "offset": "0x430",
              "size": 32,
              "description": "Port Output Data Register C"
            },
            "PDORD": {
              "offset": "0x434",
              "size": 32,
              "description": "Port Output Data Register D"
            },
            "PDORE": {
              "offset": "0x438",
              "size": 32,
              "description": "Port Output Data Register E"
            },
            "PDORF": {
              "offset": "0x43C",
              "size": 32,
              "description": "Port Output Data Register F"
            },
            "ADE": {
              "offset": "0x500",
              "size": 32,
              "description": "Analog Input Setting Register"
            },
            "SPSR": {
              "offset": "0x580",
              "size": 32,
              "description": "Special Port Setting Register"
            },
            "EPFR00": {
              "offset": "0x600",
              "size": 32,
              "description": "Extended Pin Function Setting Register 00"
            },
            "EPFR01": {
              "offset": "0x604",
              "size": 32,
              "description": "Extended Pin Function Setting Register 01"
            },
            "EPFR02": {
              "offset": "0x608",
              "size": 32,
              "description": "Extended Pin Function Setting Register 02"
            },
            "EPFR03": {
              "offset": "0x60C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 03"
            },
            "EPFR04": {
              "offset": "0x610",
              "size": 32,
              "description": "Extended Pin Function Setting Register 04"
            },
            "EPFR05": {
              "offset": "0x614",
              "size": 32,
              "description": "Extended Pin Function Setting Register 05"
            },
            "EPFR06": {
              "offset": "0x618",
              "size": 32,
              "description": "Extended Pin Function Setting Register 06"
            },
            "EPFR07": {
              "offset": "0x61C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 07"
            },
            "EPFR08": {
              "offset": "0x620",
              "size": 32,
              "description": "Extended Pin Function Setting Register 08"
            },
            "EPFR09": {
              "offset": "0x624",
              "size": 32,
              "description": "Extended Pin Function Setting Register 09"
            },
            "EPFR10": {
              "offset": "0x628",
              "size": 32,
              "description": "Extended Pin Function Setting Register 10"
            },
            "EPFR11": {
              "offset": "0x62C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 11"
            },
            "EPFR12": {
              "offset": "0x630",
              "size": 32,
              "description": "Extended Pin Function Setting Register 12"
            },
            "EPFR13": {
              "offset": "0x634",
              "size": 32,
              "description": "Extended Pin Function Setting Register 13"
            },
            "EPFR14": {
              "offset": "0x638",
              "size": 32,
              "description": "Extended Pin Function Setting Register 14"
            },
            "EPFR15": {
              "offset": "0x63C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 15"
            },
            "EPFR16": {
              "offset": "0x640",
              "size": 32,
              "description": "Extended Pin Function Setting Register 16"
            },
            "EPFR17": {
              "offset": "0x644",
              "size": 32,
              "description": "Extended Pin Function Setting Register 17"
            },
            "EPFR18": {
              "offset": "0x648",
              "size": 32,
              "description": "Extended Pin Function Setting Register 18"
            },
            "EPFR19": {
              "offset": "0x64C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 19"
            },
            "EPFR20": {
              "offset": "0x650",
              "size": 32,
              "description": "Extended Pin Function Setting Register 20"
            },
            "EPFR21": {
              "offset": "0x654",
              "size": 32,
              "description": "Extended Pin Function Setting Register 21"
            },
            "EPFR22": {
              "offset": "0x658",
              "size": 32,
              "description": "Extended Pin Function Setting Register 22"
            },
            "EPFR23": {
              "offset": "0x65C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 23"
            },
            "EPFR24": {
              "offset": "0x660",
              "size": 32,
              "description": "Extended Pin Function Setting Register 24"
            },
            "EPFR25": {
              "offset": "0x664",
              "size": 32,
              "description": "Extended Pin Function Setting Register 25"
            },
            "EPFR26": {
              "offset": "0x668",
              "size": 32,
              "description": "Extended Pin Function Setting Register 26"
            },
            "PZR0": {
              "offset": "0x700",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 0"
            },
            "PZR1": {
              "offset": "0x704",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 1"
            },
            "PZR2": {
              "offset": "0x708",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 2"
            },
            "PZR3": {
              "offset": "0x70C",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 3"
            },
            "PZR4": {
              "offset": "0x710",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 4"
            },
            "PZR5": {
              "offset": "0x714",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 5"
            },
            "PZR6": {
              "offset": "0x718",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 6"
            },
            "PZR7": {
              "offset": "0x71C",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 7"
            },
            "PZR8": {
              "offset": "0x720",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 8"
            },
            "PZR9": {
              "offset": "0x724",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 9"
            },
            "PZRA": {
              "offset": "0x728",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register A"
            },
            "PZRB": {
              "offset": "0x72C",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register B"
            },
            "PZRC": {
              "offset": "0x730",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register C"
            },
            "PZRD": {
              "offset": "0x734",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register D"
            },
            "PZRE": {
              "offset": "0x738",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register E"
            },
            "PZRF": {
              "offset": "0x73C",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register F"
            },
            "PDSR0": {
              "offset": "0x740",
              "size": 32,
              "description": "/dr"
            },
            "PDSR1": {
              "offset": "0x744",
              "size": 32,
              "description": "/dr"
            },
            "PDSR2": {
              "offset": "0x748",
              "size": 32,
              "description": "/dr"
            },
            "PDSR3": {
              "offset": "0x74C",
              "size": 32,
              "description": "/dr"
            },
            "PDSR4": {
              "offset": "0x750",
              "size": 32,
              "description": "/dr"
            },
            "PDSR5": {
              "offset": "0x754",
              "size": 32,
              "description": "/dr"
            },
            "PDSR6": {
              "offset": "0x758",
              "size": 32,
              "description": "/dr"
            },
            "PDSR7": {
              "offset": "0x75C",
              "size": 32,
              "description": "/dr"
            },
            "PDSR8": {
              "offset": "0x760",
              "size": 32,
              "description": "/dr"
            },
            "PDSR9": {
              "offset": "0x764",
              "size": 32,
              "description": "/dr"
            },
            "PDSRA": {
              "offset": "0x768",
              "size": 32,
              "description": "/dr"
            },
            "PDSRB": {
              "offset": "0x76C",
              "size": 32,
              "description": "/dr"
            },
            "PDSRC": {
              "offset": "0x770",
              "size": 32,
              "description": "/dr"
            },
            "PDSRD": {
              "offset": "0x774",
              "size": 32,
              "description": "/dr"
            },
            "PDSRE": {
              "offset": "0x778",
              "size": 32,
              "description": "/dr"
            },
            "PDSRF": {
              "offset": "0x77C",
              "size": 32,
              "description": "/dr"
            }
          },
          "bits": {
            "PFR0": {
              "P0A": {
                "bit": 10,
                "description": "Bit10 of PFR0"
              },
              "P09": {
                "bit": 9,
                "description": "Bit9 of PFR0"
              },
              "P08": {
                "bit": 8,
                "description": "Bit8 of PFR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of PFR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of PFR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of PFR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of PFR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of PFR0"
              }
            },
            "PFR1": {
              "P1F": {
                "bit": 15,
                "description": "Bit15 of PFR1"
              },
              "P1E": {
                "bit": 14,
                "description": "Bit14 of PFR1"
              },
              "P1D": {
                "bit": 13,
                "description": "Bit13 of PFR1"
              },
              "P1C": {
                "bit": 12,
                "description": "Bit12 of PFR1"
              },
              "P1B": {
                "bit": 11,
                "description": "Bit11 of PFR1"
              },
              "P1A": {
                "bit": 10,
                "description": "Bit10 of PFR1"
              },
              "P19": {
                "bit": 9,
                "description": "Bit9 of PFR1"
              },
              "P18": {
                "bit": 8,
                "description": "Bit8 of PFR1"
              },
              "P17": {
                "bit": 7,
                "description": "Bit7 of PFR1"
              },
              "P16": {
                "bit": 6,
                "description": "Bit6 of PFR1"
              },
              "P15": {
                "bit": 5,
                "description": "Bit5 of PFR1"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of PFR1"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of PFR1"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of PFR1"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of PFR1"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of PFR1"
              }
            },
            "PFR2": {
              "P2A": {
                "bit": 10,
                "description": "Bit10 of PFR2"
              },
              "P29": {
                "bit": 9,
                "description": "Bit9 of PFR2"
              },
              "P28": {
                "bit": 8,
                "description": "Bit8 of PFR2"
              },
              "P27": {
                "bit": 7,
                "description": "Bit7 of PFR2"
              },
              "P26": {
                "bit": 6,
                "description": "Bit6 of PFR2"
              },
              "P25": {
                "bit": 5,
                "description": "Bit5 of PFR2"
              },
              "P24": {
                "bit": 4,
                "description": "Bit4 of PFR2"
              },
              "P23": {
                "bit": 3,
                "description": "Bit3 of PFR2"
              },
              "P22": {
                "bit": 2,
                "description": "Bit2 of PFR2"
              },
              "P21": {
                "bit": 1,
                "description": "Bit1 of PFR2"
              },
              "P20": {
                "bit": 0,
                "description": "Bit0 of PFR2"
              }
            },
            "PFR3": {
              "P3E": {
                "bit": 14,
                "description": "Bit14 of PFR3"
              },
              "P3D": {
                "bit": 13,
                "description": "Bit13 of PFR3"
              },
              "P3C": {
                "bit": 12,
                "description": "Bit12 of PFR3"
              },
              "P3B": {
                "bit": 11,
                "description": "Bit11 of PFR3"
              },
              "P3A": {
                "bit": 10,
                "description": "Bit10 of PFR3"
              },
              "P39": {
                "bit": 9,
                "description": "Bit9 of PFR3"
              },
              "P38": {
                "bit": 8,
                "description": "Bit8 of PFR3"
              },
              "P37": {
                "bit": 7,
                "description": "Bit7 of PFR3"
              },
              "P36": {
                "bit": 6,
                "description": "Bit6 of PFR3"
              },
              "P35": {
                "bit": 5,
                "description": "Bit5 of PFR3"
              },
              "P34": {
                "bit": 4,
                "description": "Bit4 of PFR3"
              },
              "P33": {
                "bit": 3,
                "description": "Bit3 of PFR3"
              },
              "P32": {
                "bit": 2,
                "description": "Bit2 of PFR3"
              },
              "P31": {
                "bit": 1,
                "description": "Bit1 of PFR3"
              },
              "P30": {
                "bit": 0,
                "description": "Bit0 of PFR3"
              }
            },
            "PFR4": {
              "P4E": {
                "bit": 14,
                "description": "Bit14 of PFR4"
              },
              "P4D": {
                "bit": 13,
                "description": "Bit13 of PFR4"
              },
              "P4C": {
                "bit": 12,
                "description": "Bit12 of PFR4"
              },
              "P4B": {
                "bit": 11,
                "description": "Bit11 of PFR4"
              },
              "P4A": {
                "bit": 10,
                "description": "Bit10 of PFR4"
              },
              "P49": {
                "bit": 9,
                "description": "Bit9 of PFR4"
              },
              "P48": {
                "bit": 8,
                "description": "Bit8 of PFR4"
              },
              "P47": {
                "bit": 7,
                "description": "Bit7 of PFR4"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of PFR4"
              },
              "P45": {
                "bit": 5,
                "description": "Bit5 of PFR4"
              },
              "P44": {
                "bit": 4,
                "description": "Bit4 of PFR4"
              },
              "P43": {
                "bit": 3,
                "description": "Bit3 of PFR4"
              },
              "P42": {
                "bit": 2,
                "description": "Bit2 of PFR4"
              },
              "P41": {
                "bit": 1,
                "description": "Bit1 of PFR4"
              },
              "P40": {
                "bit": 0,
                "description": "Bit0 of PFR4"
              }
            },
            "PFR5": {
              "P5F": {
                "bit": 15,
                "description": "Bit15 of PFR5"
              },
              "P5E": {
                "bit": 14,
                "description": "Bit14 of PFR5"
              },
              "P5D": {
                "bit": 13,
                "description": "Bit13 of PFR5"
              },
              "P5C": {
                "bit": 12,
                "description": "Bit12 of PFR5"
              },
              "P5B": {
                "bit": 11,
                "description": "Bit11 of PFR5"
              },
              "P5A": {
                "bit": 10,
                "description": "Bit10 of PFR5"
              },
              "P59": {
                "bit": 9,
                "description": "Bit9 of PFR5"
              },
              "P58": {
                "bit": 8,
                "description": "Bit8 of PFR5"
              },
              "P57": {
                "bit": 7,
                "description": "Bit7 of PFR5"
              },
              "P56": {
                "bit": 6,
                "description": "Bit6 of PFR5"
              },
              "P55": {
                "bit": 5,
                "description": "Bit5 of PFR5"
              },
              "P54": {
                "bit": 4,
                "description": "Bit4 of PFR5"
              },
              "P53": {
                "bit": 3,
                "description": "Bit3 of PFR5"
              },
              "P52": {
                "bit": 2,
                "description": "Bit2 of PFR5"
              },
              "P51": {
                "bit": 1,
                "description": "Bit1 of PFR5"
              },
              "P50": {
                "bit": 0,
                "description": "Bit0 of PFR5"
              }
            },
            "PFR6": {
              "P6E": {
                "bit": 14,
                "description": "Bit14 of PFR6"
              },
              "P6D": {
                "bit": 13,
                "description": "Bit13 of PFR6"
              },
              "P6C": {
                "bit": 12,
                "description": "Bit12 of PFR6"
              },
              "P6B": {
                "bit": 11,
                "description": "Bit11 of PFR6"
              },
              "P6A": {
                "bit": 10,
                "description": "Bit10 of PFR6"
              },
              "P69": {
                "bit": 9,
                "description": "Bit9 of PFR6"
              },
              "P68": {
                "bit": 8,
                "description": "Bit8 of PFR6"
              },
              "P67": {
                "bit": 7,
                "description": "Bit7 of PFR6"
              },
              "P66": {
                "bit": 6,
                "description": "Bit6 of PFR6"
              },
              "P65": {
                "bit": 5,
                "description": "Bit5 of PFR6"
              },
              "P64": {
                "bit": 4,
                "description": "Bit4 of PFR6"
              },
              "P63": {
                "bit": 3,
                "description": "Bit3 of PFR6"
              },
              "P62": {
                "bit": 2,
                "description": "Bit2 of PFR6"
              },
              "P61": {
                "bit": 1,
                "description": "Bit1 of PFR6"
              },
              "P60": {
                "bit": 0,
                "description": "Bit0 of PFR6"
              }
            },
            "PFR7": {
              "P7E": {
                "bit": 14,
                "description": "Bit14 of PFR7"
              },
              "P7D": {
                "bit": 13,
                "description": "Bit13 of PFR7"
              },
              "P7C": {
                "bit": 12,
                "description": "Bit12 of PFR7"
              },
              "P7B": {
                "bit": 11,
                "description": "Bit11 of PFR7"
              },
              "P7A": {
                "bit": 10,
                "description": "Bit10 of PFR7"
              },
              "P79": {
                "bit": 9,
                "description": "Bit9 of PFR7"
              },
              "P78": {
                "bit": 8,
                "description": "Bit8 of PFR7"
              },
              "P77": {
                "bit": 7,
                "description": "Bit7 of PFR7"
              },
              "P76": {
                "bit": 6,
                "description": "Bit6 of PFR7"
              },
              "P75": {
                "bit": 5,
                "description": "Bit5 of PFR7"
              },
              "P74": {
                "bit": 4,
                "description": "Bit4 of PFR7"
              },
              "P73": {
                "bit": 3,
                "description": "Bit3 of PFR7"
              },
              "P72": {
                "bit": 2,
                "description": "Bit2 of PFR7"
              },
              "P71": {
                "bit": 1,
                "description": "Bit1 of PFR7"
              },
              "P70": {
                "bit": 0,
                "description": "Bit0 of PFR7"
              }
            },
            "PFR8": {
              "P83": {
                "bit": 3,
                "description": "Bit3 of PFR8"
              },
              "P82": {
                "bit": 2,
                "description": "Bit2 of PFR8"
              },
              "P81": {
                "bit": 1,
                "description": "Bit1 of PFR8"
              },
              "P80": {
                "bit": 0,
                "description": "Bit0 of PFR8"
              }
            },
            "PFR9": {
              "P97": {
                "bit": 7,
                "description": "Bit7 of PFR9"
              },
              "P96": {
                "bit": 6,
                "description": "Bit6 of PFR9"
              },
              "P95": {
                "bit": 5,
                "description": "Bit5 of PFR9"
              },
              "P94": {
                "bit": 4,
                "description": "Bit4 of PFR9"
              },
              "P93": {
                "bit": 3,
                "description": "Bit3 of PFR9"
              },
              "P92": {
                "bit": 2,
                "description": "Bit2 of PFR9"
              },
              "P91": {
                "bit": 1,
                "description": "Bit1 of PFR9"
              },
              "P90": {
                "bit": 0,
                "description": "Bit0 of PFR9"
              }
            },
            "PFRA": {
              "PAF": {
                "bit": 15,
                "description": "Bit15 of PFRA"
              },
              "PAE": {
                "bit": 14,
                "description": "Bit14 of PFRA"
              },
              "PAD": {
                "bit": 13,
                "description": "Bit13 of PFRA"
              },
              "PAC": {
                "bit": 12,
                "description": "Bit12 of PFRA"
              },
              "PAB": {
                "bit": 11,
                "description": "Bit11 of PFRA"
              },
              "PAA": {
                "bit": 10,
                "description": "Bit10 of PFRA"
              },
              "PA9": {
                "bit": 9,
                "description": "Bit9 of PFRA"
              },
              "PA8": {
                "bit": 8,
                "description": "Bit8 of PFRA"
              },
              "PA7": {
                "bit": 7,
                "description": "Bit7 of PFRA"
              },
              "PA6": {
                "bit": 6,
                "description": "Bit6 of PFRA"
              },
              "PA5": {
                "bit": 5,
                "description": "Bit5 of PFRA"
              },
              "PA4": {
                "bit": 4,
                "description": "Bit4 of PFRA"
              },
              "PA3": {
                "bit": 3,
                "description": "Bit3 of PFRA"
              },
              "PA2": {
                "bit": 2,
                "description": "Bit2 of PFRA"
              },
              "PA1": {
                "bit": 1,
                "description": "Bit1 of PFRA"
              },
              "PA0": {
                "bit": 0,
                "description": "Bit0 of PFRA"
              }
            },
            "PFRB": {
              "PBF": {
                "bit": 15,
                "description": "Bit15 of PFRB"
              },
              "PBE": {
                "bit": 14,
                "description": "Bit14 of PFRB"
              },
              "PBD": {
                "bit": 13,
                "description": "Bit13 of PFRB"
              },
              "PBC": {
                "bit": 12,
                "description": "Bit12 of PFRB"
              },
              "PBB": {
                "bit": 11,
                "description": "Bit11 of PFRB"
              },
              "PBA": {
                "bit": 10,
                "description": "Bit10 of PFRB"
              },
              "PB9": {
                "bit": 9,
                "description": "Bit9 of PFRB"
              },
              "PB8": {
                "bit": 8,
                "description": "Bit8 of PFRB"
              },
              "PB7": {
                "bit": 7,
                "description": "Bit7 of PFRB"
              },
              "PB6": {
                "bit": 6,
                "description": "Bit6 of PFRB"
              },
              "PB5": {
                "bit": 5,
                "description": "Bit5 of PFRB"
              },
              "PB4": {
                "bit": 4,
                "description": "Bit4 of PFRB"
              },
              "PB3": {
                "bit": 3,
                "description": "Bit3 of PFRB"
              },
              "PB2": {
                "bit": 2,
                "description": "Bit2 of PFRB"
              },
              "PB1": {
                "bit": 1,
                "description": "Bit1 of PFRB"
              },
              "PB0": {
                "bit": 0,
                "description": "Bit0 of PFRB"
              }
            },
            "PFRC": {
              "PCF": {
                "bit": 15,
                "description": "Bit15 of PFRC"
              },
              "PCE": {
                "bit": 14,
                "description": "Bit14 of PFRC"
              },
              "PCD": {
                "bit": 13,
                "description": "Bit13 of PFRC"
              },
              "PCC": {
                "bit": 12,
                "description": "Bit12 of PFRC"
              },
              "PCB": {
                "bit": 11,
                "description": "Bit11 of PFRC"
              },
              "PCA": {
                "bit": 10,
                "description": "Bit10 of PFRC"
              },
              "PC9": {
                "bit": 9,
                "description": "Bit9 of PFRC"
              },
              "PC8": {
                "bit": 8,
                "description": "Bit8 of PFRC"
              },
              "PC7": {
                "bit": 7,
                "description": "Bit7 of PFRC"
              },
              "PC6": {
                "bit": 6,
                "description": "Bit6 of PFRC"
              },
              "PC5": {
                "bit": 5,
                "description": "Bit5 of PFRC"
              },
              "PC4": {
                "bit": 4,
                "description": "Bit4 of PFRC"
              },
              "PC3": {
                "bit": 3,
                "description": "Bit3 of PFRC"
              },
              "PC2": {
                "bit": 2,
                "description": "Bit2 of PFRC"
              },
              "PC1": {
                "bit": 1,
                "description": "Bit1 of PFRC"
              },
              "PC0": {
                "bit": 0,
                "description": "Bit0 of PFRC"
              }
            },
            "PFRD": {
              "PD2": {
                "bit": 2,
                "description": "Bit2 of PFRD"
              },
              "PD1": {
                "bit": 1,
                "description": "Bit1 of PFRD"
              },
              "PD0": {
                "bit": 0,
                "description": "Bit0 of PFRD"
              }
            },
            "PFRE": {
              "PE3": {
                "bit": 3,
                "description": "Bit3 of PFRE"
              },
              "PE2": {
                "bit": 2,
                "description": "Bit2 of PFRE"
              },
              "PE0": {
                "bit": 0,
                "description": "Bit0 of PFRE"
              }
            },
            "PFRF": {
              "PFC": {
                "bit": 12,
                "description": "Bit12 of PFRF"
              },
              "PFB": {
                "bit": 11,
                "description": "Bit11 of PFRF"
              },
              "PFA": {
                "bit": 10,
                "description": "Bit10 of PFRF"
              },
              "PF9": {
                "bit": 9,
                "description": "Bit9 of PFRF"
              },
              "PF8": {
                "bit": 8,
                "description": "Bit8 of PFRF"
              },
              "PF7": {
                "bit": 7,
                "description": "Bit7 of PFRF"
              },
              "PF6": {
                "bit": 6,
                "description": "Bit6 of PFRF"
              },
              "PF5": {
                "bit": 5,
                "description": "Bit5 of PFRF"
              },
              "PF4": {
                "bit": 4,
                "description": "Bit4 of PFRF"
              },
              "PF3": {
                "bit": 3,
                "description": "Bit3 of PFRF"
              },
              "PF2": {
                "bit": 2,
                "description": "Bit2 of PFRF"
              },
              "PF1": {
                "bit": 1,
                "description": "Bit1 of PFRF"
              },
              "PF0": {
                "bit": 0,
                "description": "Bit0 of PFRF"
              }
            },
            "DDR0": {
              "P0E": {
                "bit": 14,
                "description": "Bit14 of DDR0"
              },
              "P0D": {
                "bit": 13,
                "description": "Bit13 of DDR0"
              },
              "P0C": {
                "bit": 12,
                "description": "Bit12 of DDR0"
              },
              "P0B": {
                "bit": 11,
                "description": "Bit11 of DDR0"
              },
              "P0A": {
                "bit": 10,
                "description": "Bit10 of DDR0"
              },
              "P09": {
                "bit": 9,
                "description": "Bit9 of DDR0"
              },
              "P08": {
                "bit": 8,
                "description": "Bit8 of DDR0"
              },
              "P07": {
                "bit": 7,
                "description": "Bit7 of DDR0"
              },
              "P06": {
                "bit": 6,
                "description": "Bit6 of DDR0"
              },
              "P05": {
                "bit": 5,
                "description": "Bit5 of DDR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of DDR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of DDR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of DDR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of DDR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of DDR0"
              }
            },
            "ADE": {
              "AN31": {
                "bit": 31,
                "description": "Bit31 of ADE"
              },
              "AN30": {
                "bit": 30,
                "description": "Bit30 of ADE"
              },
              "AN29": {
                "bit": 29,
                "description": "Bit29 of ADE"
              },
              "AN28": {
                "bit": 28,
                "description": "Bit28 of ADE"
              },
              "AN27": {
                "bit": 27,
                "description": "Bit27 of ADE"
              },
              "AN26": {
                "bit": 26,
                "description": "Bit26 of ADE"
              },
              "AN25": {
                "bit": 25,
                "description": "Bit25 of ADE"
              },
              "AN24": {
                "bit": 24,
                "description": "Bit24 of ADE"
              },
              "AN23": {
                "bit": 23,
                "description": "Bit23 of ADE"
              },
              "AN22": {
                "bit": 22,
                "description": "Bit22 of ADE"
              },
              "AN21": {
                "bit": 21,
                "description": "Bit21 of ADE"
              },
              "AN20": {
                "bit": 20,
                "description": "Bit20 of ADE"
              },
              "AN19": {
                "bit": 19,
                "description": "Bit19 of ADE"
              },
              "AN18": {
                "bit": 18,
                "description": "Bit18 of ADE"
              },
              "AN17": {
                "bit": 17,
                "description": "Bit17 of ADE"
              },
              "AN16": {
                "bit": 16,
                "description": "Bit16 of ADE"
              },
              "AN15": {
                "bit": 15,
                "description": "Bit15 of ADE"
              },
              "AN14": {
                "bit": 14,
                "description": "Bit14 of ADE"
              },
              "AN13": {
                "bit": 13,
                "description": "Bit13 of ADE"
              },
              "AN12": {
                "bit": 12,
                "description": "Bit12 of ADE"
              },
              "AN11": {
                "bit": 11,
                "description": "Bit11 of ADE"
              },
              "AN10": {
                "bit": 10,
                "description": "Bit10 of ADE"
              },
              "AN09": {
                "bit": 9,
                "description": "Bit9 of ADE"
              },
              "AN08": {
                "bit": 8,
                "description": "Bit8 of ADE"
              },
              "AN07": {
                "bit": 7,
                "description": "Bit7 of ADE"
              },
              "AN06": {
                "bit": 6,
                "description": "Bit6 of ADE"
              },
              "AN05": {
                "bit": 5,
                "description": "Bit5 of ADE"
              },
              "AN04": {
                "bit": 4,
                "description": "Bit4 of ADE"
              },
              "AN03": {
                "bit": 3,
                "description": "Bit3 of ADE"
              },
              "AN02": {
                "bit": 2,
                "description": "Bit2 of ADE"
              },
              "AN01": {
                "bit": 1,
                "description": "Bit1 of ADE"
              },
              "AN00": {
                "bit": 0,
                "description": "Bit0 of ADE"
              }
            },
            "SPSR": {
              "USB1C": {
                "bit": 5,
                "description": "USB (ch.1) Pin Setting bit"
              },
              "USB0C": {
                "bit": 4,
                "description": "USB (ch.0) Pin Setting bit"
              },
              "MAINXC": {
                "bit": 2,
                "description": "Main Clock (Oscillation) Pin Setting bits",
                "width": 2
              }
            },
            "EPFR00": {
              "TRC3E": {
                "bit": 27,
                "description": "TRACED Function Select bit 3"
              },
              "TRC2E": {
                "bit": 26,
                "description": "TRACED Function Select bit 2"
              },
              "TRC1E": {
                "bit": 25,
                "description": "TRACED Function Select bit 1"
              },
              "TRC0E": {
                "bit": 24,
                "description": "TRACED Function Select bit 0"
              },
              "JTAGEN1S": {
                "bit": 17,
                "description": "JTAG Function Select bit 1"
              },
              "JTAGEN0B": {
                "bit": 16,
                "description": "JTAG Function Select bit 0"
              },
              "USBP1E": {
                "bit": 13,
                "description": "USB ch.1 Function Select bit 1"
              },
              "USBP0E": {
                "bit": 9,
                "description": "USB ch.0 Function Select bit 1"
              },
              "SUBOUTE": {
                "bit": 6,
                "description": "Sub clock divide output function select bit",
                "width": 2
              },
              "RTCCOE": {
                "bit": 4,
                "description": "RTC clock output select bit",
                "width": 2
              },
              "CROUTE": {
                "bit": 1,
                "description": "Internal high-speed CR Oscillation Output Function Select bit",
                "width": 2
              },
              "NMIS": {
                "bit": 0,
                "description": "NMIX Function Select bit"
              }
            },
            "EPFR01": {
              "IC03S": {
                "bit": 29,
                "description": "IC03 Input Select bits",
                "width": 3
              },
              "IC02S": {
                "bit": 26,
                "description": "IC02 Input Select bits",
                "width": 3
              },
              "IC01S": {
                "bit": 23,
                "description": "IC01 Input Select bits",
                "width": 3
              },
              "IC00S": {
                "bit": 20,
                "description": "IC00 Input Select bits",
                "width": 3
              },
              "FRCK0S": {
                "bit": 18,
                "description": "FRCK0 Input Select bits",
                "width": 2
              },
              "DTTI0S": {
                "bit": 16,
                "description": "DTTIX0 Input Select bits",
                "width": 2
              },
              "DTTI0C": {
                "bit": 12,
                "description": "DTTIX0 Function Select bit"
              },
              "RTO05E": {
                "bit": 10,
                "description": "RTO05 Output Select bits",
                "width": 2
              },
              "RTO04E": {
                "bit": 8,
                "description": "RTO04 Output Select bits",
                "width": 2
              },
              "RTO03E": {
                "bit": 6,
                "description": "RTO03 Output Select bits",
                "width": 2
              },
              "RTO02E": {
                "bit": 4,
                "description": "RTO02 Output Select bits",
                "width": 2
              },
              "RTO01E": {
                "bit": 2,
                "description": "RTO01 Output Select bits",
                "width": 2
              },
              "RTO00E": {
                "bit": 0,
                "description": "RTO00 Output Select bits",
                "width": 2
              }
            },
            "EPFR02": {
              "IC13S": {
                "bit": 29,
                "description": "IC13 Input Select bits",
                "width": 3
              },
              "IC12S": {
                "bit": 26,
                "description": "IC13 Input Select bits",
                "width": 3
              },
              "IC11S": {
                "bit": 23,
                "description": "IC13 Input Select bits",
                "width": 3
              },
              "IC10S": {
                "bit": 20,
                "description": "IC13 Input Select bits",
                "width": 3
              },
              "FRCK1S": {
                "bit": 18,
                "description": "FRCK1 Input Select bits",
                "width": 2
              },
              "DTTI1S": {
                "bit": 16,
                "description": "DTTIX1 Input Select bits",
                "width": 2
              },
              "DTTI1C": {
                "bit": 12,
                "description": "DTTIX1 Function Select bit"
              },
              "RTO15E": {
                "bit": 10,
                "description": "RTO15 Output Select bits",
                "width": 2
              },
              "RTO14E": {
                "bit": 8,
                "description": "RTO14 Output Select bits",
                "width": 2
              },
              "RTO13E": {
                "bit": 6,
                "description": "RTO13 Output Select bits",
                "width": 2
              },
              "RTO12E": {
                "bit": 4,
                "description": "RTO12 Output Select bits",
                "width": 2
              },
              "RTO11E": {
                "bit": 2,
                "description": "RTO11 Output Select bits",
                "width": 2
              },
              "RTO10E": {
                "bit": 0,
                "description": "RTO10 Output Select bits",
                "width": 2
              }
            },
            "EPFR03": {
              "IC23S": {
                "bit": 29,
                "description": "IC23 Input Select bits",
                "width": 3
              },
              "IC22S": {
                "bit": 26,
                "description": "IC23 Input Select bits",
                "width": 3
              },
              "IC21S": {
                "bit": 23,
                "description": "IC23 Input Select bits",
                "width": 3
              },
              "IC20S": {
                "bit": 20,
                "description": "IC23 Input Select bits",
                "width": 3
              },
              "FRCK2S": {
                "bit": 18,
                "description": "FRCK2 Input Select bits",
                "width": 2
              },
              "DTTI2S": {
                "bit": 16,
                "description": "DTTIX2 Input Select bits",
                "width": 2
              },
              "DTTI2C": {
                "bit": 12,
                "description": "DTTIX2 Function Select bit"
              },
              "RTO25E": {
                "bit": 10,
                "description": "RTO25 Output Select bits",
                "width": 2
              },
              "RTO24E": {
                "bit": 8,
                "description": "RTO24 Output Select bits",
                "width": 2
              },
              "RTO23E": {
                "bit": 6,
                "description": "RTO23 Output Select bits",
                "width": 2
              },
              "RTO22E": {
                "bit": 4,
                "description": "RTO22 Output Select bits",
                "width": 2
              },
              "RTO21E": {
                "bit": 2,
                "description": "RTO21 Output Select bits",
                "width": 2
              },
              "RTO20E": {
                "bit": 0,
                "description": "RTO20 Output Select bits",
                "width": 2
              }
            },
            "EPFR04": {
              "TIOB3S": {
                "bit": 28,
                "description": "TIOB3 Input Select bits",
                "width": 2
              },
              "TIOA3E": {
                "bit": 26,
                "description": "TIOA3 Output Select bits",
                "width": 2
              },
              "TIOA3S": {
                "bit": 24,
                "description": "TIOA3 Input Select bits",
                "width": 2
              },
              "TIOB2S": {
                "bit": 20,
                "description": "TIOB2 Input Select bits",
                "width": 2
              },
              "TIOA2E": {
                "bit": 18,
                "description": "TIOA2 Output Select bits",
                "width": 2
              },
              "TIOB1S": {
                "bit": 12,
                "description": "TIOB1 Input Select bits",
                "width": 2
              },
              "TIOA1E": {
                "bit": 10,
                "description": "TIOA1 Output Select bits",
                "width": 2
              },
              "TIOA1S": {
                "bit": 8,
                "description": "TIOA1 Input Select bits",
                "width": 2
              },
              "TIOB0S": {
                "bit": 4,
                "description": "TIOB0 Input Select bits",
                "width": 3
              },
              "TIOA0E": {
                "bit": 2,
                "description": "TIOA0 Output Select bits",
                "width": 2
              }
            },
            "EPFR05": {
              "TIOB7S": {
                "bit": 28,
                "description": "TIOB7 Input Select bits",
                "width": 2
              },
              "TIOA7E": {
                "bit": 26,
                "description": "TIOA7 Output Select bits",
                "width": 2
              },
              "TIOA7S": {
                "bit": 24,
                "description": "TIOA7 Input Select bits",
                "width": 2
              },
              "TIOB6S": {
                "bit": 20,
                "description": "TIOB6 Input Select bits",
                "width": 2
              },
              "TIOA6E": {
                "bit": 18,
                "description": "TIOA6 Output Select bits",
                "width": 2
              },
              "TIOB5S": {
                "bit": 12,
                "description": "TIOB5 Input Select bits",
                "width": 2
              },
              "TIOA5E": {
                "bit": 10,
                "description": "TIOA5 Output Select bits",
                "width": 2
              },
              "TIOA5S": {
                "bit": 8,
                "description": "TIOA5 Input Select bits",
                "width": 2
              },
              "TIOB4S": {
                "bit": 4,
                "description": "TIOB4 Input Select bits",
                "width": 2
              },
              "TIOA4E": {
                "bit": 2,
                "description": "TIOA4 Output Select bits",
                "width": 2
              }
            },
            "EPFR06": {
              "EINT15S": {
                "bit": 30,
                "description": "External Interrupt 15 Input Select bits",
                "width": 2
              },
              "EINT14S": {
                "bit": 28,
                "description": "External Interrupt 14 Input Select bits",
                "width": 2
              },
              "EINT13S": {
                "bit": 26,
                "description": "External Interrupt 13 Input Select bits",
                "width": 2
              },
              "EINT12S": {
                "bit": 24,
                "description": "External Interrupt 12 Input Select bits",
                "width": 2
              },
              "EINT11S": {
                "bit": 22,
                "description": "External Interrupt 11 Input Select bits",
                "width": 2
              },
              "EINT10S": {
                "bit": 20,
                "description": "External Interrupt 10 Input Select bits",
                "width": 2
              },
              "EINT09S": {
                "bit": 18,
                "description": "External Interrupt 09 Input Select bits",
                "width": 2
              },
              "EINT08S": {
                "bit": 16,
                "description": "External Interrupt 08 Input Select bits",
                "width": 2
              },
              "EINT07S": {
                "bit": 14,
                "description": "External Interrupt 07 Input Select bits",
                "width": 2
              },
              "EINT06S": {
                "bit": 12,
                "description": "External Interrupt 06 Input Select bits",
                "width": 2
              },
              "EINT05S": {
                "bit": 10,
                "description": "External Interrupt 05 Input Select bits",
                "width": 2
              },
              "EINT04S": {
                "bit": 8,
                "description": "External Interrupt 04 Input Select bits",
                "width": 2
              },
              "EINT03S": {
                "bit": 6,
                "description": "External Interrupt 03 Input Select bits",
                "width": 2
              },
              "EINT02S": {
                "bit": 4,
                "description": "External Interrupt 02 Input Select bits",
                "width": 2
              },
              "EINT01S": {
                "bit": 2,
                "description": "External Interrupt 01 Input Select bits",
                "width": 2
              },
              "EINT00S": {
                "bit": 0,
                "description": "External Interrupt 00 Input Select bits",
                "width": 2
              }
            },
            "EPFR07": {
              "SCK3B": {
                "bit": 26,
                "description": "SCK3 Input/Output Select bits",
                "width": 2
              },
              "SOT3B": {
                "bit": 24,
                "description": "SOT3 Input/Output Select bits",
                "width": 2
              },
              "SIN3S": {
                "bit": 22,
                "description": "SIN3 Input Select bits",
                "width": 2
              },
              "SCK2B": {
                "bit": 20,
                "description": "SCK2 Input/Output Select bits",
                "width": 2
              },
              "SOT2B": {
                "bit": 18,
                "description": "SOT2 Input/Output Select bits",
                "width": 2
              },
              "SIN2S": {
                "bit": 16,
                "description": "SIN2 Input Select bits",
                "width": 2
              },
              "SCK1B": {
                "bit": 14,
                "description": "SCK1 Input/Output Select bits",
                "width": 2
              },
              "SOT1B": {
                "bit": 12,
                "description": "SOT1 Input/Output Select bits",
                "width": 2
              },
              "SIN1S": {
                "bit": 10,
                "description": "SIN1 Input Select bits",
                "width": 2
              },
              "SCK0B": {
                "bit": 8,
                "description": "SCK0 Input/Output Select bits",
                "width": 2
              },
              "SOT0B": {
                "bit": 6,
                "description": "SOT0 Input/Output Select bits",
                "width": 2
              },
              "SIN0S": {
                "bit": 4,
                "description": "SIN0 Input Select bits",
                "width": 2
              }
            },
            "EPFR08": {
              "CTS5S": {
                "bit": 30,
                "description": "CTS5 Input/Output Select bits",
                "width": 2
              },
              "RTS5E": {
                "bit": 28,
                "description": "RTS5 Input/Output Select bits",
                "width": 2
              },
              "SCK7B": {
                "bit": 26,
                "description": "SCK7 Input/Output Select bits",
                "width": 2
              },
              "SOT7B": {
                "bit": 24,
                "description": "SOT7 Input/Output Select bits",
                "width": 2
              },
              "SIN7S": {
                "bit": 22,
                "description": "SIN7 Input Select bits",
                "width": 2
              },
              "SCK6B": {
                "bit": 20,
                "description": "SCK6 Input/Output Select bits",
                "width": 2
              },
              "SOT6B": {
                "bit": 18,
                "description": "SOT6 Input/Output Select bits",
                "width": 2
              },
              "SIN6S": {
                "bit": 16,
                "description": "SIN6 Input Select bits",
                "width": 2
              },
              "SCK5B": {
                "bit": 14,
                "description": "SCK5 Input/Output Select bits",
                "width": 2
              },
              "SOT5B": {
                "bit": 12,
                "description": "SOT5 Input/Output Select bits",
                "width": 2
              },
              "SIN5S": {
                "bit": 10,
                "description": "SIN5 Input Select bits",
                "width": 2
              },
              "SCK4B": {
                "bit": 8,
                "description": "SCK4 Input/Output Select bits",
                "width": 2
              },
              "SOT4B": {
                "bit": 6,
                "description": "SOT4 Input/Output Select bits",
                "width": 2
              },
              "SIN4S": {
                "bit": 4,
                "description": "SIN4 Input Select bits",
                "width": 2
              },
              "CTS4S": {
                "bit": 2,
                "description": "CTS4 Input/Output Select bits",
                "width": 2
              },
              "RTS4E": {
                "bit": 0,
                "description": "RTS4 Input/Output Select bits",
                "width": 2
              }
            },
            "EPFR09": {
              "CTX1E": {
                "bit": 30,
                "description": "CTX1E Output Select bits",
                "width": 2
              },
              "CRX1S": {
                "bit": 28,
                "description": "CRX1S Input Select bits",
                "width": 2
              },
              "CTX0E": {
                "bit": 26,
                "description": "CTX0E Output Select bits",
                "width": 2
              },
              "CRX0S": {
                "bit": 24,
                "description": "CRX0S Input Select bits",
                "width": 2
              },
              "ADTRG2S": {
                "bit": 20,
                "description": "ADTRG2 Input Select bits",
                "width": 4
              },
              "ADTRG1S": {
                "bit": 16,
                "description": "ADTRG1 Input Select bits",
                "width": 4
              },
              "ADTRG0S": {
                "bit": 12,
                "description": "ADTRG0 Input Select bits",
                "width": 4
              },
              "QZIN1S": {
                "bit": 10,
                "description": "QZIN1S Input Select bits",
                "width": 2
              },
              "QBIN1S": {
                "bit": 8,
                "description": "QBIN1S Input Select bits",
                "width": 2
              },
              "QAIN1S": {
                "bit": 6,
                "description": "QAIN1S Input Select bits",
                "width": 2
              },
              "QZIN0S": {
                "bit": 4,
                "description": "QZIN0S Input Select bits",
                "width": 2
              },
              "QBIN0S": {
                "bit": 2,
                "description": "QBIN0S Input Select bits",
                "width": 2
              },
              "QAIN0S": {
                "bit": 0,
                "description": "QAIN0S Input Select bits$",
                "width": 2
              }
            },
            "EPFR10": {
              "UEA24E": {
                "bit": 31,
                "description": "UEA24E Output Select bit"
              },
              "UEA23E": {
                "bit": 30,
                "description": "UEA23E Output Select bit"
              },
              "UEA22E": {
                "bit": 29,
                "description": "UEA22E Output Select bit"
              },
              "UEA21E": {
                "bit": 28,
                "description": "UEA21E Output Select bit"
              },
              "UEA20E": {
                "bit": 27,
                "description": "UEA20E Output Select bit"
              },
              "UEA19E": {
                "bit": 26,
                "description": "UEA19E Output Select bit"
              },
              "UEA18E": {
                "bit": 25,
                "description": "UEA18E Output Select bit"
              },
              "UEA17E": {
                "bit": 24,
                "description": "UEA17E Output Select bit"
              },
              "UEA16E": {
                "bit": 23,
                "description": "UEA16E Output Select bit"
              },
              "UEA15E": {
                "bit": 22,
                "description": "UEA15E Output Select bit"
              },
              "UEA14E": {
                "bit": 21,
                "description": "UEA14E Output Select bit"
              },
              "UEA13E": {
                "bit": 20,
                "description": "UEA13E Output Select bit"
              },
              "UEA12E": {
                "bit": 19,
                "description": "UEA12E Output Select bit"
              },
              "UEA11E": {
                "bit": 18,
                "description": "UEA11E Output Select bit"
              },
              "UEA10E": {
                "bit": 17,
                "description": "UEA10E Output Select bit"
              },
              "UEA09E": {
                "bit": 16,
                "description": "UEA09E Output Select bit"
              },
              "UEA08E": {
                "bit": 15,
                "description": "UEA08E Output Select bit"
              },
              "UEAOOE": {
                "bit": 14,
                "description": "UEAOOE Output Select bit"
              },
              "UECS7E": {
                "bit": 13,
                "description": "UECS7E Output Select bit"
              },
              "UECS6E": {
                "bit": 12,
                "description": "UECS6E Output Select bit"
              },
              "UECS5E": {
                "bit": 11,
                "description": "UECS5E Output Select bit"
              },
              "UECS4E": {
                "bit": 10,
                "description": "UECS4E Output Select bit"
              },
              "UECS3E": {
                "bit": 9,
                "description": "UECS3E Output Select bit"
              },
              "UECS2E": {
                "bit": 8,
                "description": "UECS2E Output Select bit"
              },
              "UECS1E": {
                "bit": 7,
                "description": "UECS1E Output Select bit"
              },
              "UEFLSE": {
                "bit": 6,
                "description": "UEFLSE Output Select bit"
              },
              "UEOEXE": {
                "bit": 5,
                "description": "UEOEXE Output Select bit"
              },
              "UEDQME": {
                "bit": 4,
                "description": "UEDQME Output Select bit"
              },
              "UEWEXE": {
                "bit": 3,
                "description": "UEWEXE Output Select bit"
              },
              "UECLKE": {
                "bit": 2,
                "description": "UECLKE Output Select bit"
              },
              "UEDTHB": {
                "bit": 1,
                "description": "UEDTHB Input/Output Select bit"
              },
              "UEDEFB": {
                "bit": 0,
                "description": "UEDEFB Input/Output Select bit"
              }
            },
            "EPFR11": {
              "UERLC": {
                "bit": 25,
                "description": "UERLC relocation select bit"
              },
              "UED15B": {
                "bit": 24,
                "description": "UED15B Input/Output Select bit"
              },
              "UED14B": {
                "bit": 23,
                "description": "UED14B Input/Output Select bit"
              },
              "UED13B": {
                "bit": 22,
                "description": "UED13B Input/Output Select bit"
              },
              "UED12B": {
                "bit": 21,
                "description": "UED12B Input/Output Select bit"
              },
              "UED11B": {
                "bit": 20,
                "description": "UED11B Input/Output Select bit"
              },
              "UED10B": {
                "bit": 19,
                "description": "UED10B Input/Output Select bit"
              },
              "UED09B": {
                "bit": 18,
                "description": "UED09B Input/Output Select bit"
              },
              "UED08B": {
                "bit": 17,
                "description": "UED08B Input/Output Select bit"
              },
              "UED07B": {
                "bit": 16,
                "description": "UED07B Input/Output Select bit"
              },
              "UED06B": {
                "bit": 15,
                "description": "UED06B Input/Output Select bit"
              },
              "UED05B": {
                "bit": 14,
                "description": "UED05B Input/Output Select bit"
              },
              "UED04B": {
                "bit": 13,
                "description": "UED04B Input/Output Select bit"
              },
              "UED03B": {
                "bit": 12,
                "description": "UED03B Input/Output Select bit"
              },
              "UED02B": {
                "bit": 11,
                "description": "UED02B Input/Output Select bit"
              },
              "UED01B": {
                "bit": 10,
                "description": "UED01B Input/Output Select bit"
              },
              "UED00B": {
                "bit": 9,
                "description": "UED00B Input/Output Select bit"
              },
              "UEA07E": {
                "bit": 8,
                "description": "UEA07E Output Select bit"
              },
              "UEA06E": {
                "bit": 7,
                "description": "UEA06E Output Select bit"
              },
              "UEA05E": {
                "bit": 6,
                "description": "UEA05E Output Select bit"
              },
              "UEA04E": {
                "bit": 5,
                "description": "UEA04E Output Select bit"
              },
              "UEA03E": {
                "bit": 4,
                "description": "UEA03E Output Select bit"
              },
              "UEA02E": {
                "bit": 3,
                "description": "UEA02E Output Select bit"
              },
              "UEA01E": {
                "bit": 2,
                "description": "UEA01E Output Select bit"
              },
              "UECS0E": {
                "bit": 1,
                "description": "UEA00E Output Select bit"
              },
              "UEALEE": {
                "bit": 0,
                "description": "UEALEE Output Select bit"
              }
            },
            "EPFR12": {
              "TIOB11S": {
                "bit": 28,
                "description": "TIOB11 Input Select bits",
                "width": 2
              },
              "TIOA11E": {
                "bit": 26,
                "description": "TIOA11 Output Select bits",
                "width": 2
              },
              "TIOA11S": {
                "bit": 24,
                "description": "TIOA11 Input Select bits",
                "width": 2
              },
              "TIOB10S": {
                "bit": 20,
                "description": "TIOB10 Input Select bits",
                "width": 2
              },
              "TIOA10E": {
                "bit": 18,
                "description": "TIOA10 Output Select bits",
                "width": 2
              },
              "TIOB9S": {
                "bit": 12,
                "description": "TIOB9 Input Select bits",
                "width": 2
              },
              "TIOA9E": {
                "bit": 10,
                "description": "TIOA9 Output Select bits",
                "width": 2
              },
              "TIOA9S": {
                "bit": 8,
                "description": "TIOA9 Input Select bits",
                "width": 2
              },
              "TIOB8S": {
                "bit": 4,
                "description": "TIOB8 Input Select bits",
                "width": 2
              },
              "TIOA8E": {
                "bit": 2,
                "description": "TIOA8 Output Select bits",
                "width": 2
              }
            },
            "EPFR13": {
              "TIOB15S": {
                "bit": 28,
                "description": "TIOB15 Input Select bits",
                "width": 2
              },
              "TIOA15E": {
                "bit": 26,
                "description": "TIOA15 Output Select bits",
                "width": 2
              },
              "TIOA15S": {
                "bit": 24,
                "description": "TIOA15 Input Select bits",
                "width": 2
              },
              "TIOB14S": {
                "bit": 20,
                "description": "TIOB14 Input Select bits",
                "width": 2
              },
              "TIOA14E": {
                "bit": 18,
                "description": "TIOA14 Output Select bits",
                "width": 2
              },
              "TIOB13S": {
                "bit": 12,
                "description": "TIOB13 Input Select bits",
                "width": 2
              },
              "TIOA13E": {
                "bit": 10,
                "description": "TIOA13 Output Select bits",
                "width": 2
              },
              "TIOA13S": {
                "bit": 8,
                "description": "TIOA13 Input Select bits",
                "width": 2
              },
              "TIOB12S": {
                "bit": 4,
                "description": "TIOB12 Input Select bits",
                "width": 2
              },
              "TIOA12E": {
                "bit": 2,
                "description": "TIOA12 Output Select bits",
                "width": 2
              }
            },
            "EPFR14": {
              "E_SPLC": {
                "bit": 28,
                "description": "Input cutoff Select bit in Standby of input Pin for Ethernet-MAC",
                "width": 2
              },
              "E_PSE": {
                "bit": 27,
                "description": "PPS0_PPS1 Output Select bit for Ethernet-MAC"
              },
              "E_CKE": {
                "bit": 26,
                "description": "E_COUT Output Select bit"
              },
              "E_MD1B": {
                "bit": 25,
                "description": "E_MDO1 I/O Select bit"
              },
              "E_MD0B": {
                "bit": 24,
                "description": "E_MDO0 I/O Select bit"
              },
              "E_MC1B": {
                "bit": 23,
                "description": "E_MDC1 I/O Select bit"
              },
              "E_MC0E": {
                "bit": 22,
                "description": "E_MDC0 Output Select bit"
              },
              "E_TE1E": {
                "bit": 21,
                "description": "E_TXER0_TXEN1 Output Select bit"
              },
              "E_TE0E": {
                "bit": 20,
                "description": "E_TXEN0 Output Select bit"
              },
              "E_TD1E": {
                "bit": 19,
                "description": "E_TX02_TX10, E_TX03_TX11 Output Select bit"
              },
              "E_TD0E": {
                "bit": 18,
                "description": "E_TX00, E_TX01 Output Select bit"
              },
              "QZIN2S": {
                "bit": 4,
                "description": "QDU-ch.2 ZIN Input Pin bits",
                "width": 2
              },
              "QBIN2S": {
                "bit": 2,
                "description": "QDU-ch.2 BIN Input Pin bits",
                "width": 2
              },
              "QAIN2S": {
                "bit": 0,
                "description": "QDU-ch.2 AIN Input Pin bits",
                "width": 2
              }
            },
            "EPFR15": {
              "EINT31S": {
                "bit": 30,
                "description": "External Interrupt 31 Input Select bits",
                "width": 2
              },
              "EINT30S": {
                "bit": 28,
                "description": "External Interrupt 30 Input Select bits",
                "width": 2
              },
              "EINT29S": {
                "bit": 26,
                "description": "External Interrupt 29 Input Select bits",
                "width": 2
              },
              "EINT28S": {
                "bit": 24,
                "description": "External Interrupt 28 Input Select bits",
                "width": 2
              },
              "EINT27S": {
                "bit": 22,
                "description": "External Interrupt 27 Input Select bits",
                "width": 2
              },
              "EINT26S": {
                "bit": 20,
                "description": "External Interrupt 26 Input Select bits",
                "width": 2
              },
              "EINT25S": {
                "bit": 18,
                "description": "External Interrupt 25 Input Select bits",
                "width": 2
              },
              "EINT24S": {
                "bit": 16,
                "description": "External Interrupt 24 Input Select bits",
                "width": 2
              },
              "EINT23S": {
                "bit": 14,
                "description": "External Interrupt 23 Input Select bits",
                "width": 2
              },
              "EINT22S": {
                "bit": 12,
                "description": "External Interrupt 22 Input Select bits",
                "width": 2
              },
              "EINT21S": {
                "bit": 10,
                "description": "External Interrupt 21 Input Select bits",
                "width": 2
              },
              "EINT20S": {
                "bit": 8,
                "description": "External Interrupt 20 Input Select bits",
                "width": 2
              },
              "EINT19S": {
                "bit": 6,
                "description": "External Interrupt 19 Input Select bits",
                "width": 2
              },
              "EINT18S": {
                "bit": 4,
                "description": "External Interrupt 18 Input Select bits",
                "width": 2
              },
              "EINT17S": {
                "bit": 2,
                "description": "External Interrupt 17 Input Select bits",
                "width": 2
              },
              "EINT16S": {
                "bit": 0,
                "description": "External Interrupt 16 Input Select bits",
                "width": 2
              }
            },
            "EPFR16": {
              "SFMPBC": {
                "bit": 29,
                "description": "MFS ch.B I2C FastMode+ Select bit"
              },
              "SFMPAC": {
                "bit": 28,
                "description": "MFS ch.A I2C FastMode+ Select bit"
              },
              "SCK11B": {
                "bit": 26,
                "description": "SCK11 Input/Output Select bits",
                "width": 2
              },
              "SOT11B": {
                "bit": 24,
                "description": "SOT11 Input/Output Select bits",
                "width": 2
              },
              "SIN11S": {
                "bit": 22,
                "description": "SIN11 Input Select bits",
                "width": 2
              },
              "SCK10B": {
                "bit": 20,
                "description": "SCK10 Input/Output Select bits",
                "width": 2
              },
              "SOT10B": {
                "bit": 18,
                "description": "SOT10 Input/Output Select bits",
                "width": 2
              },
              "SIN10S": {
                "bit": 16,
                "description": "SIN10 Input Select bits",
                "width": 2
              },
              "SCK9B": {
                "bit": 14,
                "description": "SCK9 Input/Output Select bits",
                "width": 2
              },
              "SOT9B": {
                "bit": 12,
                "description": "SOT9 Input/Output Select bits",
                "width": 2
              },
              "SIN9S": {
                "bit": 10,
                "description": "SIN9 Input Select bits",
                "width": 2
              },
              "SCK8B": {
                "bit": 8,
                "description": "SCK8 Input/Output Select bits",
                "width": 2
              },
              "SOT8B": {
                "bit": 6,
                "description": "SOT8 Input/Output Select bits",
                "width": 2
              },
              "SIN8S": {
                "bit": 4,
                "description": "SIN8 Input Select bits",
                "width": 2
              },
              "SCS7B": {
                "bit": 2,
                "description": "SCS7 Input/Output Select bits",
                "width": 2
              },
              "SCS6B": {
                "bit": 0,
                "description": "SCS6 Select bits",
                "width": 2
              }
            },
            "EPFR17": {
              "SCK15B": {
                "bit": 26,
                "description": "SCK15 Input/Output Select bits",
                "width": 2
              },
              "SOT15B": {
                "bit": 24,
                "description": "SOT15 Input/Output Select bits",
                "width": 2
              },
              "SIN15S": {
                "bit": 22,
                "description": "SIN15 Input Select bits",
                "width": 2
              },
              "SCK14B": {
                "bit": 20,
                "description": "SCK14 Input/Output Select bits",
                "width": 2
              },
              "SOT14B": {
                "bit": 18,
                "description": "SOT14 Input/Output Select bits",
                "width": 2
              },
              "SIN14S": {
                "bit": 16,
                "description": "SIN14 Input Select bits",
                "width": 2
              },
              "SCK13B": {
                "bit": 14,
                "description": "SCK13 Input/Output Select bits",
                "width": 2
              },
              "SOT13B": {
                "bit": 12,
                "description": "SOT13 Input/Output Select bits",
                "width": 2
              },
              "SIN13S": {
                "bit": 10,
                "description": "SIN13 Input Select bits",
                "width": 2
              },
              "SCK12B": {
                "bit": 8,
                "description": "SCK12 Input/Output Select bits",
                "width": 2
              },
              "SOT12B": {
                "bit": 6,
                "description": "SOT12 Input/Output Select bits",
                "width": 2
              },
              "SIN12S": {
                "bit": 4,
                "description": "SIN12 Input Select bits",
                "width": 2
              }
            },
            "EPFR18": {
              "SDWPS": {
                "bit": 28,
                "description": "S_WP input select bits",
                "width": 2
              },
              "SDCDS": {
                "bit": 26,
                "description": "S_CD input select bits",
                "width": 2
              },
              "SDDATA3B": {
                "bit": 24,
                "description": "S_CD input select bits",
                "width": 2
              },
              "SDDATA2B": {
                "bit": 22,
                "description": "S_CD input select bits",
                "width": 2
              },
              "SDDATA1B": {
                "bit": 20,
                "description": "S_CD input select bits",
                "width": 2
              },
              "SDDATA0B": {
                "bit": 18,
                "description": "S_CD input select bits",
                "width": 2
              },
              "SDCMDB": {
                "bit": 16,
                "description": "S_CMD input/output select bits",
                "width": 2
              },
              "SDCLKE": {
                "bit": 14,
                "description": "S_CLK output select bits",
                "width": 2
              },
              "QZIN3S": {
                "bit": 8,
                "description": "QDU-ch3 ZIN input select bits",
                "width": 2
              },
              "QBIN3S": {
                "bit": 6,
                "description": "QDU-ch3 BIN input select bits",
                "width": 2
              },
              "QAIN3S": {
                "bit": 4,
                "description": "QDU-ch3 AIN input select bits",
                "width": 2
              },
              "CECR1B": {
                "bit": 2,
                "description": "CEC1 Input/Output Select bit",
                "width": 2
              },
              "CECR0B": {
                "bit": 0,
                "description": "CEC0 Input/Output Select bit",
                "width": 2
              }
            },
            "EPFR20": {
              "UED31B": {
                "bit": 24,
                "description": "UED31B input/output select bit"
              },
              "UED30B": {
                "bit": 23,
                "description": "UED30B input/output select bit"
              },
              "UED29B": {
                "bit": 22,
                "description": "UED29B input/output select bit"
              },
              "UED28B": {
                "bit": 21,
                "description": "UED28B input/output select bit"
              },
              "UED27B": {
                "bit": 20,
                "description": "UED27B input/output select bit"
              },
              "UED26B": {
                "bit": 19,
                "description": "UED26B input/output select bit"
              },
              "UED25B": {
                "bit": 18,
                "description": "UED25B input/output select bit"
              },
              "UED24B": {
                "bit": 17,
                "description": "UED24B input/output select bit"
              },
              "UED23B": {
                "bit": 16,
                "description": "UED23B input/output select bit"
              },
              "UED22B": {
                "bit": 15,
                "description": "UED22B input/output select bit"
              },
              "UED21B": {
                "bit": 14,
                "description": "UED21B input/output select bit"
              },
              "UED20B": {
                "bit": 13,
                "description": "UED20B input/output select bit"
              },
              "UED19B": {
                "bit": 12,
                "description": "UED19B input/output select bit"
              },
              "UED18B": {
                "bit": 11,
                "description": "UED18B input/output select bit"
              },
              "UED17B": {
                "bit": 10,
                "description": "UED17B input/output select bit"
              },
              "UED16B": {
                "bit": 9,
                "description": "UED16B input/output select bit"
              },
              "UEDTHHB": {
                "bit": 8,
                "description": "UEDTHHB input/output select bit"
              },
              "UEDQM3E": {
                "bit": 7,
                "description": "UEDQM3E output select bit"
              },
              "UEDQM2E": {
                "bit": 6,
                "description": "UEDQM2E output select bit"
              },
              "UECSXE": {
                "bit": 5,
                "description": "UECSXE output select bit"
              },
              "UEDWEXE": {
                "bit": 4,
                "description": "UEDWEXE output select bit"
              },
              "UECASE": {
                "bit": 3,
                "description": "UECASE output select bit"
              },
              "UERASE": {
                "bit": 2,
                "description": "UERASE output select bit"
              },
              "UESMCEE": {
                "bit": 1,
                "description": "UESMCEE output select bit"
              },
              "UESMCKE": {
                "bit": 0,
                "description": "UESMCKE output select bit"
              }
            },
            "EPFR23": {
              "SCS73E": {
                "bit": 14,
                "description": "SCS73 Input Select bits",
                "width": 2
              },
              "SCS72E": {
                "bit": 12,
                "description": "SCS72 Input Select bits",
                "width": 2
              },
              "SCS71E": {
                "bit": 10,
                "description": "SCS71 Input Select bits",
                "width": 2
              },
              "SCS70E": {
                "bit": 8,
                "description": "SCS70 Input Select bits",
                "width": 2
              },
              "SCS63E": {
                "bit": 6,
                "description": "SCS63 Input Select bits",
                "width": 2
              },
              "SCS62E": {
                "bit": 4,
                "description": "SCS62 Input Select bits",
                "width": 2
              },
              "SCS61E": {
                "bit": 2,
                "description": "SCS61 Input Select bits",
                "width": 2
              },
              "SCS60E": {
                "bit": 0,
                "description": "SCS60 Input Select bits",
                "width": 2
              }
            },
            "EPFR24": {
              "I2SM4_SDO0E": {
                "bit": 10,
                "description": "I2SDO0 Output Select bits",
                "width": 2
              },
              "I2SM4_SDI0S": {
                "bit": 8,
                "description": "I2SDI0 Input Select bits",
                "width": 2
              },
              "I2SM4_WS0B": {
                "bit": 6,
                "description": "I2SWS0 Input/Output Select bits",
                "width": 2
              },
              "I2SM4_SCK0B": {
                "bit": 4,
                "description": "I2SCK0 Input/Output Select bits",
                "width": 2
              },
              "I2SM4_MCLK0E": {
                "bit": 2,
                "description": "I2SMCLK0 Output Select bits",
                "width": 2
              },
              "I2SM4_MCLK0S": {
                "bit": 0,
                "description": "I2SMCLK0 Input Select bits",
                "width": 2
              }
            },
            "EPFR25": {
              "MCTX2E": {
                "bit": 2,
                "description": "TX2 Output Select bits",
                "width": 2
              },
              "MCRX2S": {
                "bit": 0,
                "description": "RX2 Input Select bits",
                "width": 2
              }
            },
            "EPFR26": {
              "Q_IO3B": {
                "bit": 16,
                "description": "Q_IO3 Input Select bits",
                "width": 2
              },
              "Q_IO2B": {
                "bit": 14,
                "description": "Q_IO2 Input Select bits",
                "width": 2
              },
              "Q_IO1B": {
                "bit": 12,
                "description": "Q_IO1 Input Select bits",
                "width": 2
              },
              "Q_IO0B": {
                "bit": 10,
                "description": "Q_IO0 Input Select bits",
                "width": 2
              },
              "Q_CS3E": {
                "bit": 8,
                "description": "Q_CS3 Input Select bits",
                "width": 2
              },
              "Q_CS2E": {
                "bit": 6,
                "description": "Q_CS2 Input Select bits",
                "width": 2
              },
              "Q_CS1E": {
                "bit": 4,
                "description": "Q_CS1 Input Select bits",
                "width": 2
              },
              "Q_CS0E": {
                "bit": 2,
                "description": "Q_CS0 Input Select bits",
                "width": 2
              },
              "Q_SCKE": {
                "bit": 0,
                "description": "Q_SCK Input Select bits",
                "width": 2
              }
            }
          }
        },
        "LVD": {
          "instances": [
            {
              "name": "LVD",
              "base": "0x40035000",
              "irq": 2
            }
          ],
          "registers": {
            "LVD_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Low-voltage Detection Voltage Control Register"
            },
            "LVD_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "Low-voltage Detection Interrupt Factor Register"
            },
            "LVD_CLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Low-voltage Detection Interrupt Factor Clear Register"
            },
            "LVD_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Low-voltage Detection Voltage Protection Register"
            },
            "LVD_STR2": {
              "offset": "0x10",
              "size": 8,
              "description": "Low-voltage Detection Circuit Status Register"
            }
          },
          "bits": {
            "LVD_CTL": {
              "LVDIE": {
                "bit": 7,
                "description": "Low-voltage detection interrupt enable bit"
              },
              "SVHI": {
                "bit": 2,
                "description": "Low-voltage detection interrupt voltage setting bits",
                "width": 5
              }
            },
            "LVD_STR": {
              "LVDIR": {
                "bit": 7,
                "description": "Low-voltage detection interrupt factor bit"
              }
            },
            "LVD_CLR": {
              "LVDCL": {
                "bit": 7,
                "description": "Low-voltage detection interrupt factor clear bit"
              }
            },
            "LVD_RLR": {
              "LVDLCK": {
                "bit": 0,
                "description": "Low-voltage Detection Voltage Control Register protection bits",
                "width": 32
              }
            },
            "LVD_STR2": {
              "LVDIRDY": {
                "bit": 7,
                "description": "Low-voltage detection interrupt status flag"
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x40035100"
            }
          ],
          "registers": {
            "RCK_CTL": {
              "offset": "0x04",
              "size": 8,
              "description": "Sub Clock Control Register"
            },
            "PMD_CTL": {
              "offset": "0x700",
              "size": 8,
              "description": "RTC Mode Control Register"
            },
            "WRFSR": {
              "offset": "0x704",
              "size": 8,
              "description": "Deep Standby Return Cause Register 1"
            },
            "WIFSR": {
              "offset": "0x708",
              "size": 16,
              "description": "Deep Standby Return Cause Register 2"
            },
            "WIER": {
              "offset": "0x70C",
              "size": 16,
              "description": "Deep Standby Return Enable Register"
            },
            "WILVR": {
              "offset": "0x710",
              "size": 8,
              "description": "WKUP Pin Input Level Register"
            },
            "DSRAMR": {
              "offset": "0x714",
              "size": 8,
              "description": "Deep Standby RAM Retention Register"
            },
            "BUR01": {
              "offset": "0x800",
              "size": 8,
              "description": "Backup Registers from 1"
            },
            "BUR02": {
              "offset": "0x801",
              "size": 8,
              "description": "Backup Registers from 2"
            },
            "BUR03": {
              "offset": "0x802",
              "size": 8,
              "description": "Backup Registers from 3"
            },
            "BUR04": {
              "offset": "0x803",
              "size": 8,
              "description": "Backup Registers from 4"
            },
            "BUR05": {
              "offset": "0x804",
              "size": 8,
              "description": "Backup Registers from 5"
            },
            "BUR06": {
              "offset": "0x805",
              "size": 8,
              "description": "Backup Registers from 6"
            },
            "BUR07": {
              "offset": "0x806",
              "size": 8,
              "description": "Backup Registers from 7"
            },
            "BUR08": {
              "offset": "0x807",
              "size": 8,
              "description": "Backup Registers from 8"
            },
            "BUR09": {
              "offset": "0x808",
              "size": 8,
              "description": "Backup Registers from 9"
            },
            "BUR10": {
              "offset": "0x809",
              "size": 8,
              "description": "Backup Registers from 10"
            },
            "BUR11": {
              "offset": "0x80A",
              "size": 8,
              "description": "Backup Registers from 11"
            },
            "BUR12": {
              "offset": "0x80B",
              "size": 8,
              "description": "Backup Registers from 12"
            },
            "BUR13": {
              "offset": "0x80C",
              "size": 8,
              "description": "Backup Registers from 13"
            },
            "BUR14": {
              "offset": "0x80D",
              "size": 8,
              "description": "Backup Registers from 14"
            },
            "BUR15": {
              "offset": "0x80E",
              "size": 8,
              "description": "Backup Registers from 15"
            },
            "BUR16": {
              "offset": "0x80F",
              "size": 8,
              "description": "Backup Registers from 16"
            }
          },
          "bits": {
            "RCK_CTL": {
              "CECCKE": {
                "bit": 1,
                "description": "CEC clock control bit"
              },
              "RTCCKE": {
                "bit": 0,
                "description": "RTC clock control bit"
              }
            },
            "PMD_CTL": {
              "RTCE": {
                "bit": 0,
                "description": "RTC mode control bit"
              }
            },
            "WRFSR": {
              "WLVDH": {
                "bit": 1,
                "description": "Low-voltage detection reset return bit"
              },
              "WINITX": {
                "bit": 0,
                "description": "INITX pin input reset return bit"
              }
            },
            "WIFSR": {
              "WUI5": {
                "bit": 7,
                "description": "WKUP pin input return bit 5"
              },
              "WUI4": {
                "bit": 6,
                "description": "WKUP pin input return bit 4"
              },
              "WUI3": {
                "bit": 5,
                "description": "WKUP pin input return bit 3"
              },
              "WUI2": {
                "bit": 4,
                "description": "WKUP pin input return bit 2"
              },
              "WUI1": {
                "bit": 3,
                "description": "WKUP pin input return bit 1"
              },
              "WUI0": {
                "bit": 2,
                "description": "WKUP pin input return bit 0"
              },
              "WLVDI": {
                "bit": 1,
                "description": "LVD interrupt return bit"
              },
              "WRTCI": {
                "bit": 0,
                "description": "RTC interrupt return bit"
              }
            },
            "WIER": {
              "WUI5E": {
                "bit": 7,
                "description": "WKUP pin input return enable bit 5"
              },
              "WUI4E": {
                "bit": 6,
                "description": "WKUP pin input return enable bit 4"
              },
              "WUI3E": {
                "bit": 5,
                "description": "WKUP pin input return enable bit 3"
              },
              "WUI2E": {
                "bit": 4,
                "description": "WKUP pin input return enable bit 2"
              },
              "WUI1E": {
                "bit": 3,
                "description": "WKUP pin input return enable bit 1"
              },
              "WLVDE": {
                "bit": 1,
                "description": "LVD interrupt return enable bit"
              },
              "WRTCE": {
                "bit": 0,
                "description": "RTC interrupt return enable bit"
              }
            },
            "WILVR": {
              "WUI5LV": {
                "bit": 4,
                "description": "WKUP pin input level select bit 5"
              },
              "WUI4LV": {
                "bit": 3,
                "description": "WKUP pin input level select bit 4"
              },
              "WUI3LV": {
                "bit": 2,
                "description": "WKUP pin input level select bit 3"
              },
              "WUI2LV": {
                "bit": 1,
                "description": "WKUP pin input level select bit 2"
              },
              "WUI1LV": {
                "bit": 0,
                "description": "WKUP pin input level select bit 1"
              }
            },
            "DSRAMR": {
              "SRAMR": {
                "bit": 0,
                "description": "On-chip SRAM retention control bits",
                "width": 2
              }
            }
          }
        },
        "MFS0": {
          "instances": [
            {
              "name": "MFS0",
              "base": "0x40038000",
              "irq": 60
            }
          ],
          "registers": {
            "UART_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "UART_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "UART_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "UART_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "UART_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "UART_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "UART_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "UART_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "UART_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "UART_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "UART_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "CSIO_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "CSIO_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "CSIO_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "CSIO_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "CSIO_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "CSIO_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "CSIO_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "CSIO_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "CSIO_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "CSIO_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "CSIO_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "CSIO_SCSTR0": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Chip Select Timing Register 0"
            },
            "CSIO_SCSTR1": {
              "offset": "0x1D",
              "size": 8,
              "description": "Serial Chip Select Timing Register 1"
            },
            "CSIO_SCSTR2": {
              "offset": "0x20",
              "size": 16,
              "description": "Serial Chip Select Timing Registers 2/3"
            },
            "CSIO_SCSTR3": {
              "offset": "0x21",
              "size": 8,
              "description": "Serial Chip Select Timing Registers 3"
            },
            "CSIO_SACSR": {
              "offset": "0x24",
              "size": 16,
              "description": "Serial Support Control Register"
            },
            "CSIO_STMR": {
              "offset": "0x28",
              "size": 16,
              "description": "Serial Timer Register"
            },
            "CSIO_STMCR": {
              "offset": "0x2C",
              "size": 16,
              "description": "Serial Timer Comparison Register"
            },
            "CSIO_SCSCR": {
              "offset": "0x30",
              "size": 16,
              "description": "Serial Chip Select Control Status Register"
            },
            "CSIO_SCSFR0": {
              "offset": "0x34",
              "size": 8,
              "description": "Serial Chip Select Format Register 0"
            },
            "CSIO_SCSFR1": {
              "offset": "0x35",
              "size": 8,
              "description": "Serial Chip Select Format Register 1"
            },
            "CSIO_SCSFR2": {
              "offset": "0x38",
              "size": 8,
              "description": "Serial Chip Select Format Register 2"
            },
            "CSIO_TBYTE0": {
              "offset": "0x3C",
              "size": 8,
              "description": "Transfer Byte Register 0"
            },
            "CSIO_TBYTE1": {
              "offset": "0x3D",
              "size": 8,
              "description": "Transfer Byte Register 1"
            },
            "CSIO_TBYTE2": {
              "offset": "0x40",
              "size": 8,
              "description": "Transfer Byte Register 2"
            },
            "CSIO_TBYTE3": {
              "offset": "0x41",
              "size": 8,
              "description": "Transfer Byte Register 3"
            },
            "LIN_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "LIN_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "LIN_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "LIN_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "LIN_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "LIN_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "LIN_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "LIN_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "LIN_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "LIN_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "LIN_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "I2C_IBCR": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register"
            },
            "I2C_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "I2C_IBSR": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Status Register"
            },
            "I2C_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "I2C_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "I2C_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "I2C_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "I2C_ISMK": {
              "offset": "0x11",
              "size": 8,
              "description": "7-bit Slave Address Mask Register"
            },
            "I2C_ISBA": {
              "offset": "0x10",
              "size": 8,
              "description": "7-bit Slave Address Register"
            },
            "I2C_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "I2C_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "I2C_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "I2C_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "I2C_NFCR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Noise Filter Control Register"
            },
            "I2C_EIBCR": {
              "offset": "0x1D",
              "size": 8,
              "description": "Extension I2C Bus Control Register"
            }
          },
          "bits": {
            "UART_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable Clear bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Received operation enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmission operation enable bit"
              }
            },
            "UART_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bit",
                "width": 3
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "UART_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "PE": {
                "bit": 5,
                "description": "Parity error flag bit (only functions in operation mode 0)"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag"
              }
            },
            "UART_ESCR": {
              "FLWEN": {
                "bit": 7,
                "description": "Flow control enable bit"
              },
              "ESBL": {
                "bit": 6,
                "description": "Extension stop bit length select bit"
              },
              "INV": {
                "bit": 5,
                "description": "Inverted serial data format bit"
              },
              "PEN": {
                "bit": 4,
                "description": "Parity enable bit (only functions in operation mode 0)"
              },
              "P": {
                "bit": 3,
                "description": "Parity select bit (only functions in operation mode 0)"
              },
              "L": {
                "bit": 0,
                "description": "Data length select bit",
                "width": 3
              }
            },
            "UART_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 9
              }
            },
            "UART_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 9
              }
            },
            "UART_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "UART_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "UART_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "CSIO_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "SPI": {
                "bit": 5,
                "description": "SPI corresponding bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data received enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "CSIO_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bits",
                "width": 3
              },
              "SCINV": {
                "bit": 3,
                "description": "Serial clock invert bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SCKE": {
                "bit": 1,
                "description": "Master mode serial clock output enable bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "CSIO_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "AWC": {
                "bit": 4,
                "description": "Access Width Control bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "CSIO_ESCR": {
              "SOP": {
                "bit": 7,
                "description": "Serial output pin set bit"
              },
              "L3": {
                "bit": 6,
                "description": "Bit3 of Data length select bits"
              },
              "CSFE": {
                "bit": 5,
                "description": "Serial Chip Select Format enable bit"
              },
              "WT": {
                "bit": 3,
                "description": "Data transmit/received wait select bits",
                "width": 2
              },
              "L": {
                "bit": 0,
                "description": "Data length select bits",
                "width": 3
              }
            },
            "CSIO_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 16
              }
            },
            "CSIO_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 16
              }
            },
            "CSIO_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "CSIO_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "CSIO_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "CSIO_SCSTR0": {
              "CSHD": {
                "bit": 0,
                "description": "Serial Chip Select Hold Delay bits",
                "width": 8
              }
            },
            "CSIO_SCSTR1": {
              "CSSU": {
                "bit": 0,
                "description": "Serial Chip Select Setup Delay bits",
                "width": 8
              }
            },
            "CSIO_SCSTR2": {
              "CSDS": {
                "bit": 0,
                "description": "Serial Chip Deselect bits",
                "width": 16
              }
            },
            "CSIO_SACSR": {
              "TBEEN": {
                "bit": 13,
                "description": "Transfer Byte Error Enable bit"
              },
              "CSEIE": {
                "bit": 12,
                "description": "Chip Select Error Interupt Enable bit"
              },
              "CSE": {
                "bit": 11,
                "description": "Chip Select Error Flag"
              },
              "TINT": {
                "bit": 8,
                "description": "Timer Interrupt Flag"
              },
              "TINTE": {
                "bit": 7,
                "description": "Timer Interrupt Enable bit"
              },
              "TSYNE": {
                "bit": 6,
                "description": "Synchronous Transmission Enable bit"
              },
              "TDIV": {
                "bit": 1,
                "description": "Timer Operation Clock Division bit",
                "width": 4
              },
              "TMRE": {
                "bit": 0,
                "description": "Serial Timer Enable bit"
              }
            },
            "CSIO_STMR": {
              "TM": {
                "bit": 0,
                "description": "Timer Data bits",
                "width": 16
              }
            },
            "CSIO_STMCR": {
              "TC": {
                "bit": 0,
                "description": "Compare bits",
                "width": 16
              }
            },
            "CSIO_SCSCR": {
              "SST": {
                "bit": 14,
                "description": "Serial Chip Select Active Start bit",
                "width": 2
              },
              "SED": {
                "bit": 12,
                "description": "Serial Chip Select Active End bit",
                "width": 2
              },
              "SCD": {
                "bit": 10,
                "description": "Serial Chip Select Active Display bit",
                "width": 2
              },
              "SCAM": {
                "bit": 9,
                "description": "Serial Chip Select Active Hold bit"
              },
              "CDIV": {
                "bit": 6,
                "description": "Serial Chip Select Timing Operation Clock Division bit",
                "width": 3
              },
              "CSLVL": {
                "bit": 5,
                "description": "Serial Chip Select Level Setting bit"
              },
              "CSEN3": {
                "bit": 4,
                "description": "Serial Chip Select Enable bit with SCS3 pin"
              },
              "CSEN2": {
                "bit": 3,
                "description": "Serial Chip Select Enable bit with SCS2 pin"
              },
              "CSEN1": {
                "bit": 2,
                "description": "Serial Chip Select Enable bit with SCS1 pin"
              },
              "CSEN0": {
                "bit": 1,
                "description": "Serial Chip Select Enable bit with SCS0 pin"
              },
              "CSOE": {
                "bit": 0,
                "description": "Serial Chip Select Output Enable bit"
              }
            },
            "CSIO_SCSFR0": {
              "CS1CSLVL": {
                "bit": 7,
                "description": "Serial Chip Select 1 Level Setting bit"
              },
              "CS1SCINV": {
                "bit": 6,
                "description": "Serial Clock Invert bit of Serial Chip Select 1"
              },
              "CS1SPI": {
                "bit": 5,
                "description": "SPI corresponding bit of Serial Chip Select 1"
              },
              "CS1L": {
                "bit": 0,
                "description": "Transfer direction select bit of Serial Chip Select 1",
                "width": 5
              }
            },
            "CSIO_SCSFR1": {
              "CS2CSLVL": {
                "bit": 7,
                "description": "Serial Chip Select 2 Level Setting bit"
              },
              "CS2SCINV": {
                "bit": 6,
                "description": "Serial Clock Invert bit of Serial Chip Select 2"
              },
              "CS2SPI": {
                "bit": 5,
                "description": "SPI corresponding bit of Serial Chip Select 2"
              },
              "CS2L": {
                "bit": 0,
                "description": "Transfer direction select bit of Serial Chip Select 2",
                "width": 5
              }
            },
            "CSIO_SCSFR2": {
              "CS3CSLVL": {
                "bit": 7,
                "description": "Serial Chip Select 3 Level Setting bit"
              },
              "CS3SCINV": {
                "bit": 6,
                "description": "Serial Clock Invert bit of Serial Chip Select 3"
              },
              "CS3SPI": {
                "bit": 5,
                "description": "SPI corresponding bit of Serial Chip Select 3"
              },
              "CS3L": {
                "bit": 0,
                "description": "Transfer direction select bit of Serial Chip Select 3",
                "width": 5
              }
            },
            "LIN_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "LBR": {
                "bit": 5,
                "description": "LIN Break Field setting bit (valid in master mode only)"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data reception enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "LIN_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode setting bits",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "Wake-up control bit"
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "LIN_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received Error flag clear bit"
              },
              "LBD": {
                "bit": 5,
                "description": "LIN Break field detection flag bit"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "LIN_ESCR": {
              "ESBL": {
                "bit": 6,
                "description": "Extended stop bit length select bit"
              },
              "LBIE": {
                "bit": 4,
                "description": "LIN Break field detect interrupt enable bit"
              },
              "LBL": {
                "bit": 2,
                "description": "LIN Break field length select bits (valid in master mode only)",
                "width": 2
              },
              "DEL": {
                "bit": 0,
                "description": "LIN Break delimiter length select bits (valid in master mode only)",
                "width": 2
              }
            },
            "LIN_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "LIN_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "LIN_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "LIN_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "LIN_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "I2C_IBCR": {
              "MSS": {
                "bit": 7,
                "description": "Master/slave select bit"
              },
              "ACT_SCC": {
                "bit": 6,
                "description": "Operation flag/iteration start condition generation bit"
              },
              "ACKE": {
                "bit": 5,
                "description": "Data byte acknowledge enable bit"
              },
              "WSEL": {
                "bit": 4,
                "description": "Wait selection bit"
              },
              "CNDE": {
                "bit": 3,
                "description": "Condition detection interrupt enable bit"
              },
              "INTE": {
                "bit": 2,
                "description": "Interrupt enable bit"
              },
              "BER": {
                "bit": 1,
                "description": "Bus error flag bit"
              },
              "INT": {
                "bit": 0,
                "description": "interrupt flag bit"
              }
            },
            "I2C_SMR": {
              "MD": {
                "bit": 5,
                "description": "operation mode set bits",
                "width": 3
              },
              "RIE": {
                "bit": 3,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 2,
                "description": "Transmit interrupt enable bit"
              }
            },
            "I2C_IBSR": {
              "FBT": {
                "bit": 7,
                "description": "First byte bit"
              },
              "RACK": {
                "bit": 6,
                "description": "Acknowledge flag bit"
              },
              "RSA": {
                "bit": 5,
                "description": "Reserved address detection bit"
              },
              "TRX": {
                "bit": 4,
                "description": "Data direction bit"
              },
              "AL": {
                "bit": 3,
                "description": "Arbitration lost bit"
              },
              "RSC": {
                "bit": 2,
                "description": "Iteration start condition check bit"
              },
              "SPC": {
                "bit": 1,
                "description": "Stop condition check bit"
              },
              "BB": {
                "bit": 0,
                "description": "Bus state bit"
              }
            },
            "I2C_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "TSET": {
                "bit": 6,
                "description": "Transmit empty flag set bit"
              },
              "DMA": {
                "bit": 5,
                "description": "DMA mode enable bit"
              },
              "TBIE": {
                "bit": 4,
                "description": "Transmit bus idle interrupt enable bit (Effective only when DMA mode is enabled)"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit (Effective only when DMA mode is enabled)"
              }
            },
            "I2C_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "I2C_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "I2C_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "I2C_ISMK": {
              "EN": {
                "bit": 7,
                "description": "I2C interface operation enable bit"
              },
              "SM": {
                "bit": 0,
                "description": "Slave address mask bits",
                "width": 7
              }
            },
            "I2C_ISBA": {
              "SAEN": {
                "bit": 7,
                "description": "Slave address enable bit"
              },
              "SA": {
                "bit": 0,
                "description": "7-bit slave address",
                "width": 7
              }
            },
            "I2C_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "I2C_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "I2C_NFCR": {
              "NFT": {
                "bit": 0,
                "description": "Noise Filter Time Select bits",
                "width": 5
              }
            },
            "I2C_EIBCR": {
              "SDAS": {
                "bit": 5,
                "description": "SDA status bit"
              },
              "SCLS": {
                "bit": 4,
                "description": "SCL status bit"
              },
              "SDAC": {
                "bit": 3,
                "description": "SDA output control bit"
              },
              "SCLC": {
                "bit": 2,
                "description": "SCL output control bit"
              },
              "SOCE": {
                "bit": 1,
                "description": "Serial output enabled bit"
              },
              "BEC": {
                "bit": 0,
                "description": "Bus error control bit"
              }
            }
          }
        },
        "MFS1": {
          "instances": [
            {
              "name": "MFS1",
              "base": "0x40038100",
              "irq": 62
            }
          ],
          "registers": {}
        },
        "MFS2": {
          "instances": [
            {
              "name": "MFS2",
              "base": "0x40038200",
              "irq": 64
            }
          ],
          "registers": {}
        },
        "MFS3": {
          "instances": [
            {
              "name": "MFS3",
              "base": "0x40038300",
              "irq": 66
            }
          ],
          "registers": {}
        },
        "MFS4": {
          "instances": [
            {
              "name": "MFS4",
              "base": "0x40038400",
              "irq": 68
            }
          ],
          "registers": {}
        },
        "MFS5": {
          "instances": [
            {
              "name": "MFS5",
              "base": "0x40038500",
              "irq": 70
            }
          ],
          "registers": {}
        },
        "MFS6": {
          "instances": [
            {
              "name": "MFS6",
              "base": "0x40038600",
              "irq": 72
            }
          ],
          "registers": {}
        },
        "MFS7": {
          "instances": [
            {
              "name": "MFS7",
              "base": "0x40038700",
              "irq": 74
            }
          ],
          "registers": {}
        },
        "MFS8": {
          "instances": [
            {
              "name": "MFS8",
              "base": "0x40038800",
              "irq": 103
            }
          ],
          "registers": {}
        },
        "MFS9": {
          "instances": [
            {
              "name": "MFS9",
              "base": "0x40038900",
              "irq": 105
            }
          ],
          "registers": {}
        },
        "MFS10": {
          "instances": [
            {
              "name": "MFS10",
              "base": "0x40038A00",
              "irq": 107
            }
          ],
          "registers": {}
        },
        "MFS11": {
          "instances": [
            {
              "name": "MFS11",
              "base": "0x40038B00",
              "irq": 109
            }
          ],
          "registers": {}
        },
        "MFS12": {
          "instances": [
            {
              "name": "MFS12",
              "base": "0x40038C00",
              "irq": 120
            }
          ],
          "registers": {}
        },
        "MFS13": {
          "instances": [
            {
              "name": "MFS13",
              "base": "0x40038D00",
              "irq": 122
            }
          ],
          "registers": {}
        },
        "MFS14": {
          "instances": [
            {
              "name": "MFS14",
              "base": "0x40038E00",
              "irq": 124
            }
          ],
          "registers": {}
        },
        "MFS15": {
          "instances": [
            {
              "name": "MFS15",
              "base": "0x40038F00",
              "irq": 126
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40039000"
            }
          ],
          "registers": {
            "CRCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register"
            },
            "CRCINIT": {
              "offset": "0x04",
              "size": 32,
              "description": "Initial Value Register"
            },
            "CRCIN": {
              "offset": "0x08",
              "size": 32,
              "description": "Input Data Register"
            },
            "CRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CRC Register"
            }
          },
          "bits": {
            "CRCCR": {
              "FXOR": {
                "bit": 6,
                "description": "Initialization bit"
              },
              "CRCLSF": {
                "bit": 5,
                "description": "Final XOR control bit"
              },
              "CRCLTE": {
                "bit": 4,
                "description": "CRC result bit-order setting bit"
              },
              "LSBFST": {
                "bit": 3,
                "description": "CRC result byte-order setting bit"
              },
              "LTLEND": {
                "bit": 2,
                "description": "Bit-order setting bit"
              },
              "CRC32": {
                "bit": 1,
                "description": "Byte-order setting bit"
              },
              "INIT": {
                "bit": 0,
                "description": "CRC mode selection bit"
              }
            },
            "CRCINIT": {
              "D": {
                "bit": 0,
                "description": "Initial value",
                "width": 32
              }
            },
            "CRCIN": {
              "D": {
                "bit": 0,
                "description": "Input data",
                "width": 32
              }
            },
            "CRCR": {
              "D": {
                "bit": 0,
                "description": "CRC Data",
                "width": 32
              }
            }
          }
        },
        "WC": {
          "instances": [
            {
              "name": "WC",
              "base": "0x4003A000",
              "irq": 48
            }
          ],
          "registers": {
            "WCRD": {
              "offset": "0x00",
              "size": 8,
              "description": "Watch Counter Read Register"
            },
            "WCRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Watch Counter Reload Register"
            },
            "WCCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Watch Counter Control Register"
            },
            "CLK_SEL": {
              "offset": "0x10",
              "size": 16,
              "description": "Clock Selection Register"
            },
            "CLK_EN": {
              "offset": "0x14",
              "size": 8,
              "description": "Division Clock Enable Register"
            }
          },
          "bits": {
            "WCRD": {
              "CTR": {
                "bit": 0,
                "description": "Counter read bits",
                "width": 6
              }
            },
            "WCRL": {
              "RLC": {
                "bit": 0,
                "description": "Counter reload value setting bits",
                "width": 6
              }
            },
            "WCCR": {
              "WCEN": {
                "bit": 7,
                "description": "Watch counter operation enable bit"
              },
              "WCOP": {
                "bit": 6,
                "description": "Watch counter operating state flag"
              },
              "CS": {
                "bit": 2,
                "description": "Count clock select bits",
                "width": 2
              },
              "WCIE": {
                "bit": 1,
                "description": "Interrupt request enable bit"
              },
              "WCIF": {
                "bit": 0,
                "description": "Interrupt request flag bit"
              }
            },
            "CLK_SEL": {
              "SEL_OUT": {
                "bit": 8,
                "description": "Output clock selection bit",
                "width": 3
              },
              "SEL_IN": {
                "bit": 0,
                "description": "Input clock selection bit",
                "width": 2
              }
            },
            "CLK_EN": {
              "CLK_EN_R": {
                "bit": 1,
                "description": "Division clock enable read bit"
              },
              "CLK_EN": {
                "bit": 0,
                "description": "Division clock enable bit"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003B000",
              "irq": 50
            }
          ],
          "registers": {
            "WTCR10": {
              "offset": "0x100",
              "size": 8,
              "description": "Control Register 10"
            },
            "WTCR11": {
              "offset": "0x104",
              "size": 8,
              "description": "Control Register 11"
            },
            "WTCR12": {
              "offset": "0x108",
              "size": 8,
              "description": "Control Register 12"
            },
            "WTCR13": {
              "offset": "0x10C",
              "size": 8,
              "description": "Control Register 13"
            },
            "WTCR20": {
              "offset": "0x110",
              "size": 32,
              "description": "Control Register 20"
            },
            "WTCR21": {
              "offset": "0x114",
              "size": 32,
              "description": "Control Register 21"
            },
            "WTSR": {
              "offset": "0x11C",
              "size": 8,
              "description": "Second Register"
            },
            "WTMIR": {
              "offset": "0x120",
              "size": 8,
              "description": "Minute Register"
            },
            "WTHR": {
              "offset": "0x124",
              "size": 8,
              "description": "Hour register"
            },
            "WTDR": {
              "offset": "0x128",
              "size": 8,
              "description": "Day Register"
            },
            "WTDW": {
              "offset": "0x12C",
              "size": 8,
              "description": "Day of the Week Register"
            },
            "WTMOR": {
              "offset": "0x130",
              "size": 8,
              "description": "Month Register"
            },
            "WTYR": {
              "offset": "0x134",
              "size": 8,
              "description": "Year Register"
            },
            "ALMIR": {
              "offset": "0x138",
              "size": 8,
              "description": "Alarm Minute Register"
            },
            "ALHR": {
              "offset": "0x13C",
              "size": 8,
              "description": "Alarm Hour Register"
            },
            "ALDR": {
              "offset": "0x140",
              "size": 8,
              "description": "Alarm Date Register"
            },
            "ALMOR": {
              "offset": "0x144",
              "size": 8,
              "description": "Alarm Month Register"
            },
            "ALYR": {
              "offset": "0x148",
              "size": 8,
              "description": "Alarm Years Register"
            },
            "WTTR0": {
              "offset": "0x14C",
              "size": 8,
              "description": "Timer Setting Register 0"
            },
            "WTTR1": {
              "offset": "0x150",
              "size": 8,
              "description": "Timer Setting Register 1"
            },
            "WTTR2": {
              "offset": "0x154",
              "size": 8,
              "description": "Timer Setting Register 2"
            },
            "WTCAL0": {
              "offset": "0x158",
              "size": 8,
              "description": "Frequency Correction Value Setting Register 0"
            },
            "WTCAL1": {
              "offset": "0x15C",
              "size": 8,
              "description": "Frequency Correction Value Setting Register 1"
            },
            "WTCALEN": {
              "offset": "0x160",
              "size": 8,
              "description": "Frequency Correction Enable Register"
            },
            "WTDIV": {
              "offset": "0x164",
              "size": 8,
              "description": "Division Ratio Setting Register"
            },
            "WTDIVEN": {
              "offset": "0x168",
              "size": 8,
              "description": "Divider Output Enable Register"
            },
            "WTCALPRD": {
              "offset": "0x16C",
              "size": 8,
              "description": "Frequency Correction Period Setting Register"
            },
            "WTCOSEL": {
              "offset": "0x170",
              "size": 8,
              "description": "RTCCO Output Selection Register"
            },
            "VB_CLKDIV": {
              "offset": "0x174",
              "size": 8,
              "description": "VB_CLKDIV Register"
            },
            "WTOSCCNT": {
              "offset": "0x178",
              "size": 8,
              "description": "WTOSCCNT Register"
            },
            "CCS": {
              "offset": "0x17C",
              "size": 8,
              "description": "CCS Register"
            },
            "CCB": {
              "offset": "0x180",
              "size": 8,
              "description": "CCB Register"
            },
            "BOOST": {
              "offset": "0x188",
              "size": 8,
              "description": "BOOST Register"
            },
            "EWKUP": {
              "offset": "0x18C",
              "size": 8,
              "description": "EWKUP Register"
            },
            "VDET": {
              "offset": "0x190",
              "size": 8,
              "description": "VDET Register"
            },
            "HIBRST": {
              "offset": "0x198",
              "size": 8,
              "description": "HIBRST Register"
            },
            "VBPFR": {
              "offset": "0x19C",
              "size": 8,
              "description": "Port Function Set Register"
            },
            "VBPCR": {
              "offset": "0x1A0",
              "size": 8,
              "description": "Pull-up Set Register"
            },
            "VBDDR": {
              "offset": "0x1A4",
              "size": 8,
              "description": "Port I/O Direction Set Register"
            },
            "VBDIR": {
              "offset": "0x1A8",
              "size": 8,
              "description": "Port Input Data Register"
            },
            "VBDOR": {
              "offset": "0x1AC",
              "size": 8,
              "description": "Port Output Data Register"
            },
            "VBPZR": {
              "offset": "0x1B0",
              "size": 8,
              "description": "Port Pseudo-Open Drain Set Register"
            },
            "BREG00": {
              "offset": "0x200",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG01": {
              "offset": "0x201",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG02": {
              "offset": "0x202",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG03": {
              "offset": "0x203",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG04": {
              "offset": "0x204",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG05": {
              "offset": "0x205",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG06": {
              "offset": "0x206",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG07": {
              "offset": "0x207",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG08": {
              "offset": "0x208",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG09": {
              "offset": "0x209",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG0A": {
              "offset": "0x20A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG0B": {
              "offset": "0x20B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG0C": {
              "offset": "0x20C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG0D": {
              "offset": "0x20D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG0E": {
              "offset": "0x20E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG0F": {
              "offset": "0x20F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG10": {
              "offset": "0x210",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG11": {
              "offset": "0x211",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG12": {
              "offset": "0x212",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG13": {
              "offset": "0x213",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG14": {
              "offset": "0x214",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG15": {
              "offset": "0x215",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG16": {
              "offset": "0x216",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG17": {
              "offset": "0x217",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG18": {
              "offset": "0x218",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG19": {
              "offset": "0x219",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG1A": {
              "offset": "0x21A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG1B": {
              "offset": "0x21B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG1C": {
              "offset": "0x21C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG1D": {
              "offset": "0x21D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG1E": {
              "offset": "0x21E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG1F": {
              "offset": "0x21F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG20": {
              "offset": "0x220",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG21": {
              "offset": "0x221",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG22": {
              "offset": "0x222",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG23": {
              "offset": "0x223",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG24": {
              "offset": "0x224",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG25": {
              "offset": "0x225",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG26": {
              "offset": "0x226",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG27": {
              "offset": "0x227",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG28": {
              "offset": "0x228",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG29": {
              "offset": "0x229",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG2A": {
              "offset": "0x22A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG2B": {
              "offset": "0x22B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG2C": {
              "offset": "0x22C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG2D": {
              "offset": "0x22D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG2E": {
              "offset": "0x22E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG2F": {
              "offset": "0x22F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG30": {
              "offset": "0x230",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG31": {
              "offset": "0x231",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG32": {
              "offset": "0x232",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG33": {
              "offset": "0x233",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG34": {
              "offset": "0x234",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG35": {
              "offset": "0x235",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG36": {
              "offset": "0x236",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG37": {
              "offset": "0x237",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG38": {
              "offset": "0x238",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG39": {
              "offset": "0x239",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG3A": {
              "offset": "0x23A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG3B": {
              "offset": "0x23B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG3C": {
              "offset": "0x23C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG3D": {
              "offset": "0x23D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG3E": {
              "offset": "0x23E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG3F": {
              "offset": "0x23F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG40": {
              "offset": "0x240",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG41": {
              "offset": "0x241",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG42": {
              "offset": "0x242",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG43": {
              "offset": "0x243",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG44": {
              "offset": "0x244",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG45": {
              "offset": "0x245",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG46": {
              "offset": "0x246",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG47": {
              "offset": "0x247",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG48": {
              "offset": "0x248",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG49": {
              "offset": "0x249",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG4A": {
              "offset": "0x24A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG4B": {
              "offset": "0x24B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG4C": {
              "offset": "0x24C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG4D": {
              "offset": "0x24D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG4E": {
              "offset": "0x24E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG4F": {
              "offset": "0x24F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG50": {
              "offset": "0x250",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG51": {
              "offset": "0x251",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG52": {
              "offset": "0x252",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG53": {
              "offset": "0x253",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG54": {
              "offset": "0x254",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG55": {
              "offset": "0x255",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG56": {
              "offset": "0x256",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG57": {
              "offset": "0x257",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG58": {
              "offset": "0x258",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG59": {
              "offset": "0x259",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG5A": {
              "offset": "0x25A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG5B": {
              "offset": "0x25B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG5C": {
              "offset": "0x25C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG5D": {
              "offset": "0x25D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG5E": {
              "offset": "0x25E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG5F": {
              "offset": "0x25F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG60": {
              "offset": "0x260",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG61": {
              "offset": "0x261",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG62": {
              "offset": "0x262",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG63": {
              "offset": "0x263",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG64": {
              "offset": "0x264",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG65": {
              "offset": "0x265",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG66": {
              "offset": "0x266",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG67": {
              "offset": "0x267",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG68": {
              "offset": "0x268",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG69": {
              "offset": "0x269",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG6A": {
              "offset": "0x26A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG6B": {
              "offset": "0x26B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG6C": {
              "offset": "0x26C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG6D": {
              "offset": "0x26D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG6E": {
              "offset": "0x26E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG6F": {
              "offset": "0x26F",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG70": {
              "offset": "0x270",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG71": {
              "offset": "0x271",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG72": {
              "offset": "0x272",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG73": {
              "offset": "0x273",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG74": {
              "offset": "0x274",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG75": {
              "offset": "0x275",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG76": {
              "offset": "0x276",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG77": {
              "offset": "0x277",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG78": {
              "offset": "0x278",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG79": {
              "offset": "0x279",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG7A": {
              "offset": "0x27A",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG7B": {
              "offset": "0x27B",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG7C": {
              "offset": "0x27C",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG7D": {
              "offset": "0x27D",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG7E": {
              "offset": "0x27E",
              "size": 8,
              "description": "Backup Register"
            },
            "BREG7F": {
              "offset": "0x27F",
              "size": 8,
              "description": "Backup Register"
            }
          },
          "bits": {
            "WTCR10": {
              "TRANS": {
                "bit": 7,
                "description": "Transfer flag bit"
              },
              "BUSY": {
                "bit": 6,
                "description": "Busy bit"
              },
              "SCRST": {
                "bit": 5,
                "description": "Sub second generation/1-second generation counter reset bit"
              },
              "SCST": {
                "bit": 4,
                "description": "1-second clock output stop bit"
              },
              "SRST": {
                "bit": 3,
                "description": "RTC reset bit"
              },
              "RUN": {
                "bit": 2,
                "description": "RTC count block operation bit"
              },
              "ST": {
                "bit": 0,
                "description": "Start bit"
              }
            },
            "WTCR11": {
              "YEN": {
                "bit": 4,
                "description": "Alarm year register enable bit"
              },
              "MOEN": {
                "bit": 3,
                "description": "Alarm month register enable bit"
              },
              "DEN": {
                "bit": 2,
                "description": "Alarm day register enable bit"
              },
              "HEN": {
                "bit": 1,
                "description": "Alarm hour register enable bit"
              },
              "MIEN": {
                "bit": 0,
                "description": "Alarm minute register enable bit"
              }
            },
            "WTCR12": {
              "INTCRI": {
                "bit": 7,
                "description": "Year/month/date/hour/minute/second/day of the week counter value read completion interrupt flag bit"
              },
              "INTERI": {
                "bit": 6,
                "description": "Time rewrite error interrupt flag bit"
              },
              "INTALI": {
                "bit": 5,
                "description": "Alarm coincidence flag bit"
              },
              "INTTMI": {
                "bit": 4,
                "description": "Timer underflow detection flag bit"
              },
              "INTHI": {
                "bit": 3,
                "description": "Every hour flag bit"
              },
              "INTMI": {
                "bit": 2,
                "description": "Every minute flag bit"
              },
              "INTSI": {
                "bit": 1,
                "description": "Every second flag bit"
              },
              "INTSSI": {
                "bit": 0,
                "description": "Every 0.5-second flag bit"
              }
            },
            "WTCR13": {
              "INTCRIE": {
                "bit": 7,
                "description": "Year/month/date/hour/minute/second/day of the week counter value read completion interrupt enable bit"
              },
              "INTERIE": {
                "bit": 6,
                "description": "Time rewrite error interrupt enable bit"
              },
              "INTALIE": {
                "bit": 5,
                "description": "Alarm coincidence interrupt enable bit"
              },
              "INTTMIE": {
                "bit": 4,
                "description": "Timer underflow interrupt enable bit"
              },
              "INTHIE": {
                "bit": 3,
                "description": "Every hour interrupt enable bit"
              },
              "INTMIE": {
                "bit": 2,
                "description": "Every minute interrupt enable bit"
              },
              "INTSIE": {
                "bit": 1,
                "description": "Every second interrupt enable bit"
              },
              "INTSSIE": {
                "bit": 0,
                "description": "Every 0.5-second interrupt enable bit"
              }
            },
            "WTCR20": {
              "PWRITE": {
                "bit": 5,
                "description": "VBAT PORT save control bit"
              },
              "PREAD": {
                "bit": 4,
                "description": "VBAT PORT recall control bit"
              },
              "BWRITE": {
                "bit": 3,
                "description": "Back up register save control bit"
              },
              "BREAD": {
                "bit": 2,
                "description": "Back up register recall control bit"
              },
              "CWRITE": {
                "bit": 1,
                "description": "RTC setting save control bit"
              },
              "CREAD": {
                "bit": 0,
                "description": "RTC setting recall control bit"
              }
            },
            "WTCR21": {
              "TMRUN": {
                "bit": 2,
                "description": "Timer counter operation bit"
              },
              "TMEN": {
                "bit": 1,
                "description": "Timer counter control bit"
              },
              "TMST": {
                "bit": 0,
                "description": "Timer counter start bit"
              }
            },
            "WTSR": {
              "TS": {
                "bit": 4,
                "description": "2nd digit of the second information",
                "width": 3
              },
              "S": {
                "bit": 0,
                "description": "1st digit of the second information",
                "width": 4
              }
            },
            "WTMIR": {
              "TMI": {
                "bit": 4,
                "description": "2nd digit of the minute information",
                "width": 3
              },
              "MI": {
                "bit": 0,
                "description": "1st digit of the minute information",
                "width": 4
              }
            },
            "WTHR": {
              "TH": {
                "bit": 4,
                "description": "2nd digit of the hour information",
                "width": 2
              },
              "H": {
                "bit": 0,
                "description": "1st digit of the hour information",
                "width": 4
              }
            },
            "WTDR": {
              "TD": {
                "bit": 4,
                "description": "2nd digit of the day information",
                "width": 2
              },
              "D": {
                "bit": 0,
                "description": "1st digit of the day information",
                "width": 4
              }
            },
            "WTDW": {
              "DW": {
                "bit": 0,
                "description": "Day of the week information",
                "width": 3
              }
            },
            "WTMOR": {
              "TMO0": {
                "bit": 4,
                "description": "2nd digit of the month information"
              },
              "MO": {
                "bit": 0,
                "description": "1st digit of the month information",
                "width": 4
              }
            },
            "WTYR": {
              "TY": {
                "bit": 4,
                "description": "2nd digit of the year information",
                "width": 4
              },
              "Y": {
                "bit": 0,
                "description": "1st digit of the year information",
                "width": 4
              }
            },
            "ALMIR": {
              "TAMI": {
                "bit": 4,
                "description": "2nd digit of the alarm-set minute information",
                "width": 3
              },
              "AMI": {
                "bit": 0,
                "description": "1st digit of the alarm-set minute information",
                "width": 4
              }
            },
            "ALHR": {
              "TAH": {
                "bit": 4,
                "description": "2nd digit of the alarm-set hour information",
                "width": 2
              },
              "AH": {
                "bit": 0,
                "description": "1st digit of the alarm-set hour information",
                "width": 4
              }
            },
            "ALDR": {
              "TAD": {
                "bit": 4,
                "description": "2nd digit of the alarm-set date information",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "1st digit of the alarm-set date information",
                "width": 4
              }
            },
            "ALMOR": {
              "TAMO0": {
                "bit": 4,
                "description": "2nd digit of the alarm-set month information"
              },
              "AMO": {
                "bit": 0,
                "description": "1st digit of the alarm-set month information",
                "width": 4
              }
            },
            "ALYR": {
              "TAY": {
                "bit": 4,
                "description": "2nd digit of the alarm-set year information",
                "width": 4
              },
              "AY": {
                "bit": 0,
                "description": "1st digit of the alarm-set year information",
                "width": 4
              }
            },
            "WTTR0": {
              "TM": {
                "bit": 0,
                "description": "Timer Setting Register",
                "width": 8
              }
            },
            "WTTR1": {
              "TM": {
                "bit": 0,
                "description": "Timer Setting Register",
                "width": 8
              }
            },
            "WTTR2": {
              "TM": {
                "bit": 0,
                "description": "Timer Setting Register",
                "width": 2
              }
            },
            "WTCAL0": {
              "WTCAL0": {
                "bit": 0,
                "description": "Frequency correction value setting bits 0",
                "width": 8
              }
            },
            "WTCAL1": {
              "WTCAL1": {
                "bit": 0,
                "description": "Frequency correction value setting bits 1",
                "width": 2
              }
            },
            "WTCALEN": {
              "WTCALEN": {
                "bit": 0,
                "description": "Frequency correction enable bit"
              }
            },
            "WTDIV": {
              "WTDIV": {
                "bit": 0,
                "description": "Division ration setting bits",
                "width": 4
              }
            },
            "WTDIVEN": {
              "WTDIVRDY": {
                "bit": 1,
                "description": "Divider state bit"
              },
              "WTDIVEN": {
                "bit": 0,
                "description": "Divider enable bit"
              }
            },
            "WTCALPRD": {
              "WTCALPRD": {
                "bit": 0,
                "description": "Frequency correction value setting bits",
                "width": 6
              }
            },
            "WTCOSEL": {
              "WTCOSEL": {
                "bit": 0,
                "description": "RTCCO output selection bit"
              }
            },
            "VB_CLKDIV": {
              "DIV": {
                "bit": 0,
                "description": "Transfer clock set bits",
                "width": 8
              }
            },
            "WTOSCCNT": {
              "SOSCNTL": {
                "bit": 1,
                "description": "Cooperative operation control bit"
              },
              "SOSCEX": {
                "bit": 0,
                "description": "Oscillation enable bit"
              }
            },
            "CCS": {
              "CCS": {
                "bit": 0,
                "description": "Oscillation sustain current set bits",
                "width": 8
              }
            },
            "CCB": {
              "CCB": {
                "bit": 0,
                "description": "Oscillation boost current set bits",
                "width": 8
              }
            },
            "BOOST": {
              "BOOST": {
                "bit": 0,
                "description": "Oscillation boost time set bits",
                "width": 2
              }
            },
            "EWKUP": {
              "WUP0": {
                "bit": 0,
                "description": "Wakeup request bit"
              }
            },
            "VDET": {
              "PON": {
                "bit": 7,
                "description": "Power-on bit"
              }
            },
            "HIBRST": {
              "HIBRST": {
                "bit": 0,
                "description": "Hibernation start bit"
              }
            },
            "VBPFR": {
              "SPSR": {
                "bit": 4,
                "description": "Oscillation pin function set bits",
                "width": 2
              },
              "VPFR3": {
                "bit": 3,
                "description": "Port function of P46/X0A pin set bit"
              },
              "VPFR2": {
                "bit": 2,
                "description": "Port function of P47/X1A pin set bit"
              },
              "VPFR1": {
                "bit": 1,
                "description": "Port function of P49/VWAKEUP pin set bit"
              },
              "VPFR0": {
                "bit": 0,
                "description": "Port function of P48/VREGCTL pin set bit"
              }
            },
            "VBPCR": {
              "VPCR3": {
                "bit": 3,
                "description": "P46/X0A pin pull-up set bit"
              },
              "VPCR2": {
                "bit": 2,
                "description": "P47/X1A pin pull-up set bit"
              },
              "VPCR1": {
                "bit": 1,
                "description": "P49/VWAKEUP pin pull-up set bit"
              },
              "VPCR0": {
                "bit": 0,
                "description": "P48/VREGCTL pin pull-up set bit"
              }
            },
            "VBDDR": {
              "VDDR3": {
                "bit": 3,
                "description": "Port direction of P46/X0A pin set bit"
              },
              "VDDR2": {
                "bit": 2,
                "description": "Port direction of P47/X1A pin set bit"
              },
              "VDDR1": {
                "bit": 1,
                "description": "Port direction of P49/VWAKEUP pin set bit"
              },
              "VDDR0": {
                "bit": 0,
                "description": "Port direction of P48/VREGCTL pin set bit"
              }
            },
            "VBDIR": {
              "VDIR3": {
                "bit": 3,
                "description": "Port input data of P46/X0A pin bit"
              },
              "VDIR2": {
                "bit": 2,
                "description": "Port input data of P47/X1A pin bit"
              },
              "VDIR1": {
                "bit": 1,
                "description": "Port input data of P49/VWAKEUP pin bit"
              },
              "VDIR0": {
                "bit": 0,
                "description": "Port input data of P48/VREGCTL pin bit"
              }
            },
            "VBDOR": {
              "VDOR3": {
                "bit": 3,
                "description": "Port output data of P46/X0A pin bit"
              },
              "VDOR2": {
                "bit": 2,
                "description": "Port output data of P47/X1A pin bit"
              },
              "VDOR1": {
                "bit": 1,
                "description": "Port output data of P49/VWAKEUP pin bit"
              },
              "VDOR0": {
                "bit": 0,
                "description": "Port output data of P48/VREGCTL pin bit"
              }
            },
            "VBPZR": {
              "VPZR1": {
                "bit": 1,
                "description": "P49/VWAKEUP pin pseudo-open drain set bit"
              },
              "VPZR0": {
                "bit": 0,
                "description": "P48/VREGCTL pin pseudo-open drain set bit"
              }
            }
          }
        },
        "LCR": {
          "instances": [
            {
              "name": "LCR",
              "base": "0x4003C000"
            }
          ],
          "registers": {
            "LCR_PRSLD": {
              "offset": "0x00",
              "size": 8,
              "description": "Low-speed CR Prescaler Control Register"
            }
          },
          "bits": {
            "LCR_PRSLD": {
              "LCR_PRSLD": {
                "bit": 0,
                "description": "Low-speed CR Prescaler Load",
                "width": 6
              }
            }
          }
        },
        "CLK": {
          "instances": [
            {
              "name": "CLK_GATING",
              "base": "0x4003C100"
            }
          ],
          "registers": {
            "CKEN0": {
              "offset": "0x00",
              "size": 32,
              "description": "Peripheral Function Clock Control Register 0"
            },
            "MRST0": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral Function Reset Control Register 0"
            },
            "CKEN1": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Function Clock Control Register 1"
            },
            "MRST1": {
              "offset": "0x14",
              "size": 32,
              "description": "Peripheral Function Reset Control Register 1"
            },
            "CKEN2": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Function Clock Control Register 2"
            },
            "MRST2": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Function Reset Control Register 2"
            }
          },
          "bits": {
            "CKEN0": {
              "GIOCK": {
                "bit": 28,
                "description": "Settings for operation clock supplying and gating to GPIO function"
              },
              "EXBCK": {
                "bit": 26,
                "description": "Settings for operation clock supplying and gating of external bus interface function"
              },
              "DMACK": {
                "bit": 24,
                "description": "Supplying and gating settings of DMAC operation clock"
              },
              "ADCCK3": {
                "bit": 19,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 3"
              },
              "ADCCK2": {
                "bit": 18,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 2"
              },
              "ADCCK1": {
                "bit": 17,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 1"
              },
              "ADCCK0": {
                "bit": 16,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 0"
              },
              "MFSCK15": {
                "bit": 15,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.15"
              },
              "MFSCK14": {
                "bit": 14,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.14"
              },
              "MFSCK13": {
                "bit": 13,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.13"
              },
              "MFSCK12": {
                "bit": 12,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.12"
              },
              "MFSCK11": {
                "bit": 11,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.11"
              },
              "MFSCK10": {
                "bit": 10,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.10"
              },
              "MFSCK9": {
                "bit": 9,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.9"
              },
              "MFSCK8": {
                "bit": 8,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.8"
              },
              "MFSCK7": {
                "bit": 7,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.7"
              },
              "MFSCK6": {
                "bit": 6,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.6"
              },
              "MFSCK5": {
                "bit": 5,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.5"
              },
              "MFSCK4": {
                "bit": 4,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.4"
              },
              "MFSCK3": {
                "bit": 3,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.3"
              },
              "MFSCK2": {
                "bit": 2,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.2"
              },
              "MFSCK1": {
                "bit": 1,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.1"
              },
              "MFSCK0": {
                "bit": 0,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.0"
              }
            },
            "MRST0": {
              "EXBRST": {
                "bit": 26,
                "description": "Reset control for external bus interface"
              },
              "DMARST": {
                "bit": 24,
                "description": "Reset control of DMAC"
              },
              "ADCRST3": {
                "bit": 19,
                "description": "Reset control of A/D converter unit 3"
              },
              "ADCRST2": {
                "bit": 18,
                "description": "Reset control of A/D converter unit 2"
              },
              "ADCRST1": {
                "bit": 17,
                "description": "Reset control of A/D converter unit 1"
              },
              "ADCRST0": {
                "bit": 16,
                "description": "Reset control of A/D converter unit 0"
              },
              "MFSRST15": {
                "bit": 15,
                "description": "Control of software reset of multi-function serial interface ch.15"
              },
              "MFSRST14": {
                "bit": 14,
                "description": "Control of software reset of multi-function serial interface ch.14"
              },
              "MFSRST13": {
                "bit": 13,
                "description": "Control of software reset of multi-function serial interface ch.13"
              },
              "MFSRST12": {
                "bit": 12,
                "description": "Control of software reset of multi-function serial interface ch.12"
              },
              "MFSRST11": {
                "bit": 11,
                "description": "Control of software reset of multi-function serial interface ch.11"
              },
              "MFSRST10": {
                "bit": 10,
                "description": "Control of software reset of multi-function serial interface ch.10"
              },
              "MFSRST9": {
                "bit": 9,
                "description": "Control of software reset of multi-function serial interface ch.9"
              },
              "MFSRST8": {
                "bit": 8,
                "description": "Control of software reset of multi-function serial interface ch.8"
              },
              "MFSRST7": {
                "bit": 7,
                "description": "Control of software reset of multi-function serial interface ch.7"
              },
              "MFSRST6": {
                "bit": 6,
                "description": "Control of software reset of multi-function serial interface ch.6"
              },
              "MFSRST5": {
                "bit": 5,
                "description": "Control of software reset of multi-function serial interface ch.5"
              },
              "MFSRST4": {
                "bit": 4,
                "description": "Control of software reset of multi-function serial interface ch.4"
              },
              "MFSRST3": {
                "bit": 3,
                "description": "Control of software reset of multi-function serial interface ch.3"
              },
              "MFSRST2": {
                "bit": 2,
                "description": "Control of software reset of multi-function serial interface ch.2"
              },
              "MFSRST1": {
                "bit": 1,
                "description": "Control of software reset of multi-function serial interface ch.1"
              },
              "MFSRST0": {
                "bit": 0,
                "description": "Control of software reset of multi-function serial interface ch.0"
              }
            },
            "CKEN1": {
              "QDUCK3": {
                "bit": 19,
                "description": "Reset control of quad counter unit 3"
              },
              "QDUCK2": {
                "bit": 18,
                "description": "Reset control of quad counter unit 2"
              },
              "QDUCK1": {
                "bit": 17,
                "description": "Reset control of quad counter unit 1"
              },
              "QDUCK0": {
                "bit": 16,
                "description": "Reset control of quad counter unit 0"
              },
              "MFTCK3": {
                "bit": 11,
                "description": "Settings for operation clock supply and gating of multi-function timer 3 and PPG 24/26/28/30"
              },
              "MFTCK2": {
                "bit": 10,
                "description": "Settings for operation clock supply and gating of multi-function timer 2 and PPG 16/18/20/22"
              },
              "MFTCK1": {
                "bit": 9,
                "description": "Settings for operation clock supply and gating of multi-function timer 1 and PPG 8/10/12/14"
              },
              "MFTCK0": {
                "bit": 8,
                "description": "Settings for operation clock supply and gating of multi-function timer 0 and PPG 0/2/4/6"
              },
              "BTMCK3": {
                "bit": 3,
                "description": "Settings operation clock supply and gating to base timer 12/13/14/15"
              },
              "BTMCK2": {
                "bit": 2,
                "description": "Settings operation clock supply and gating to base timer 8/9/10/11"
              },
              "BTMCK1": {
                "bit": 1,
                "description": "Settings operation clock supply and gating to base timer 4/5/6/7"
              },
              "BTMCK0": {
                "bit": 0,
                "description": "Settings operation clock supply and gating to base timer 0/1/2/3"
              }
            },
            "MRST1": {
              "QDURST3": {
                "bit": 19,
                "description": "Reset control of quad counter unit 3"
              },
              "QDURST2": {
                "bit": 18,
                "description": "Reset control of quad counter unit 2"
              },
              "QDURST1": {
                "bit": 17,
                "description": "Reset control of quad counter unit 1"
              },
              "QDURST0": {
                "bit": 16,
                "description": "Reset control of quad counter unit 0"
              },
              "MFTRST3": {
                "bit": 11,
                "description": "Control of multi-function timer 3 and PPG 24/26/28/30 reset control"
              },
              "MFTRST2": {
                "bit": 10,
                "description": "Control of multi-function timer 2 and PPG 16/18/20/22 reset control"
              },
              "MFTRST1": {
                "bit": 9,
                "description": "Control of multi-function timer 1 and PPG 8/10/12/14 reset control"
              },
              "MFTRST0": {
                "bit": 8,
                "description": "Control of multi-function timer 0 and PPG 0/2/4/6 reset control"
              },
              "BTMRST3": {
                "bit": 3,
                "description": "Reset control of base timer 12/13/14/15"
              },
              "BTMRST2": {
                "bit": 2,
                "description": "Reset control of base timer 8/9/10/11"
              },
              "BTMRST1": {
                "bit": 1,
                "description": "Reset control of base timer 4/5/6/7"
              },
              "BTMRST0": {
                "bit": 0,
                "description": "Reset control of base timer 0/1/2/3"
              }
            },
            "CKEN2": {
              "QSPICK": {
                "bit": 28,
                "description": "28"
              },
              "CECCK1": {
                "bit": 25,
                "description": "25"
              },
              "CECCK0": {
                "bit": 24,
                "description": "24"
              },
              "PCRCCK": {
                "bit": 20,
                "description": "20"
              },
              "I2SCK1": {
                "bit": 17,
                "description": "17"
              },
              "I2SCK0": {
                "bit": 16,
                "description": "16"
              },
              "SDCCK": {
                "bit": 8,
                "description": "Settings for operation clock supply and gating to SD card interface"
              },
              "CANCK2": {
                "bit": 6,
                "description": "Settings for operation clock supply and gating to SD card interface"
              },
              "CANCK1": {
                "bit": 5,
                "description": "Settings for clock supply and gating to CAN controller ch.1"
              },
              "CANCK0": {
                "bit": 4,
                "description": "Settings for clock supply and gating to CAN controller ch.0"
              },
              "USBCK1": {
                "bit": 1,
                "description": "Settings for operation clock supply and gating of USB(function/host) ch.1"
              },
              "USBCK0": {
                "bit": 0,
                "description": "Settings for operation clock supply and gating of USB(function/host) ch.0"
              }
            },
            "MRST2": {
              "QSPIRST": {
                "bit": 28,
                "description": "28"
              },
              "CECRST1": {
                "bit": 25,
                "description": "25"
              },
              "CECRST0": {
                "bit": 24,
                "description": "24"
              },
              "PCRCRST": {
                "bit": 20,
                "description": "20"
              },
              "I2SRST1": {
                "bit": 17,
                "description": "17"
              },
              "I2SRST0": {
                "bit": 16,
                "description": "16"
              },
              "SDCRST": {
                "bit": 8,
                "description": "Reset control of SD card interface"
              },
              "CANRST2": {
                "bit": 6,
                "description": "Reset control of SD card interface"
              },
              "CANRST1": {
                "bit": 5,
                "description": "Reset control of CAN controller ch.1"
              },
              "CANRST0": {
                "bit": 4,
                "description": "Reset control of CAN controller ch.0"
              },
              "USBRST1": {
                "bit": 1,
                "description": "Reset control of USB (function/host) ch.1"
              },
              "USBRST0": {
                "bit": 0,
                "description": "Reset control of USB (function/host) ch.0"
              }
            }
          }
        },
        "PLL": {
          "instances": [
            {
              "name": "PLL_CONTROL",
              "base": "0x4003C800"
            }
          ],
          "registers": {
            "SSCTL1": {
              "offset": "0x00",
              "size": 32,
              "description": "SSCTL1"
            },
            "SSCTL2": {
              "offset": "0x04",
              "size": 32,
              "description": "SSCTL2"
            }
          }
        },
        "EXBUS": {
          "instances": [
            {
              "name": "EXBUS",
              "base": "0x4003F000",
              "irq": 49
            }
          ],
          "registers": {
            "MODE0": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register 0"
            },
            "MODE1": {
              "offset": "0x04",
              "size": 32,
              "description": "Mode Register 1"
            },
            "MODE2": {
              "offset": "0x08",
              "size": 32,
              "description": "Mode Register 2"
            },
            "MODE3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Mode Register 3"
            },
            "MODE4": {
              "offset": "0x10",
              "size": 32,
              "description": "Mode Register 4"
            },
            "MODE5": {
              "offset": "0x14",
              "size": 32,
              "description": "Mode Register 5"
            },
            "MODE6": {
              "offset": "0x18",
              "size": 32,
              "description": "Mode Register 6"
            },
            "MODE7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Mode Register 7"
            },
            "TIM0": {
              "offset": "0x20",
              "size": 32,
              "description": "Timing Register 0"
            },
            "TIM1": {
              "offset": "0x24",
              "size": 32,
              "description": "Timing Register 1"
            },
            "TIM2": {
              "offset": "0x28",
              "size": 32,
              "description": "Timing Register 2"
            },
            "TIM3": {
              "offset": "0x2C",
              "size": 32,
              "description": "Timing Register 3"
            },
            "TIM4": {
              "offset": "0x30",
              "size": 32,
              "description": "Timing Register 4"
            },
            "TIM5": {
              "offset": "0x34",
              "size": 32,
              "description": "Timing Register 5"
            },
            "TIM6": {
              "offset": "0x38",
              "size": 32,
              "description": "Timing Register 6"
            },
            "TIM7": {
              "offset": "0x3C",
              "size": 32,
              "description": "Timing Register 7"
            },
            "AREA0": {
              "offset": "0x40",
              "size": 32,
              "description": "Area Register 0"
            },
            "AREA1": {
              "offset": "0x44",
              "size": 32,
              "description": "Area Register 1"
            },
            "AREA2": {
              "offset": "0x48",
              "size": 32,
              "description": "Area Register 2"
            },
            "AREA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Area Register 3"
            },
            "AREA4": {
              "offset": "0x50",
              "size": 32,
              "description": "Area Register 4"
            },
            "AREA5": {
              "offset": "0x54",
              "size": 32,
              "description": "Area Register 5"
            },
            "AREA6": {
              "offset": "0x58",
              "size": 32,
              "description": "Area Register 6"
            },
            "AREA7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Area Register 7"
            },
            "ATIM0": {
              "offset": "0x60",
              "size": 32,
              "description": "ALE Timing Register 0"
            },
            "ATIM1": {
              "offset": "0x64",
              "size": 32,
              "description": "ALE Timing Register 1"
            },
            "ATIM2": {
              "offset": "0x68",
              "size": 32,
              "description": "ALE Timing Register 2"
            },
            "ATIM3": {
              "offset": "0x6C",
              "size": 32,
              "description": "ALE Timing Register 3"
            },
            "ATIM4": {
              "offset": "0x70",
              "size": 32,
              "description": "ALE Timing Register 4"
            },
            "ATIM5": {
              "offset": "0x74",
              "size": 32,
              "description": "ALE Timing Register 5"
            },
            "ATIM6": {
              "offset": "0x78",
              "size": 32,
              "description": "ALE Timing Register 6"
            },
            "ATIM7": {
              "offset": "0x7C",
              "size": 32,
              "description": "ALE Timing Register 7"
            },
            "SDMODE": {
              "offset": "0x100",
              "size": 32,
              "description": "SDRAM Mode Register"
            },
            "REFTIM": {
              "offset": "0x104",
              "size": 32,
              "description": "Refresh Timer Register"
            },
            "PWRDWN": {
              "offset": "0x108",
              "size": 32,
              "description": "Power Down Count Register"
            },
            "SDTIM": {
              "offset": "0x10C",
              "size": 32,
              "description": "SDRAM Timing Register"
            },
            "SDCMD": {
              "offset": "0x110",
              "size": 32,
              "description": "SDRAM Command Register"
            },
            "MEMCERR": {
              "offset": "0x200",
              "size": 32,
              "description": "Memory Controller Register"
            },
            "DCLKR": {
              "offset": "0x300",
              "size": 32,
              "description": "Division Clock Register"
            },
            "EST": {
              "offset": "0x304",
              "size": 32,
              "description": "Error Status Register"
            },
            "WEAD": {
              "offset": "0x308",
              "size": 32,
              "description": "Write Error Address Register"
            },
            "ESCLR": {
              "offset": "0x30C",
              "size": 32,
              "description": "Error Status Clear Register"
            },
            "AMODE": {
              "offset": "0x310",
              "size": 32,
              "description": "Access Mode Register"
            }
          },
          "bits": {
            "MODE0": {
              "MOEXEUP": {
                "bit": 13,
                "description": "select how to set the MOEX width"
              },
              "MPXCSOF": {
                "bit": 12,
                "description": "select a CS assertion from the start of accessing to the end of address output"
              },
              "MPXDOFF": {
                "bit": 11,
                "description": "select whether or not the address is output to the data lines in multiplex mode"
              },
              "ALEINV": {
                "bit": 9,
                "description": "set up the polarity of the ALE signal"
              },
              "MPXMODE": {
                "bit": 8,
                "description": "select operation bus mode"
              },
              "SHRTDOUT": {
                "bit": 7,
                "description": "select to which idle cycle the write data output is extended"
              },
              "RDY": {
                "bit": 6,
                "description": "control the external RDY function"
              },
              "PAGE": {
                "bit": 5,
                "description": "NOR Flash memory page access mode"
              },
              "NAND": {
                "bit": 4,
                "description": "NAND Flash memory mode"
              },
              "WEOFF": {
                "bit": 3,
                "description": "disable the write enable signal (MWEX) operation"
              },
              "RBMON": {
                "bit": 2,
                "description": "Read Byte Mask ON"
              },
              "WDTH": {
                "bit": 0,
                "description": "specify Data Width",
                "width": 2
              }
            },
            "TIM0": {
              "WIDLC": {
                "bit": 28,
                "description": "Write Idle Cycle",
                "width": 4
              },
              "WWEC": {
                "bit": 24,
                "description": "Write Enable Cycle",
                "width": 4
              },
              "WADC": {
                "bit": 20,
                "description": "Write Address Setup cycle",
                "width": 4
              },
              "WACC": {
                "bit": 16,
                "description": "Write Access Cycle",
                "width": 4
              },
              "RIDLC": {
                "bit": 12,
                "description": "Read Idle Cycle",
                "width": 4
              },
              "FRADC": {
                "bit": 8,
                "description": "First Read Address Cycle",
                "width": 4
              },
              "RADC": {
                "bit": 4,
                "description": "Read Address Setup cycle",
                "width": 4
              },
              "RACC": {
                "bit": 0,
                "description": "Read Access Cycle",
                "width": 4
              }
            },
            "AREA0": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA1": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA2": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA3": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA4": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA5": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA6": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "AREA7": {
              "MASK": {
                "bit": 16,
                "description": "address mask",
                "width": 7
              },
              "ADDR": {
                "bit": 0,
                "description": "Address",
                "width": 8
              }
            },
            "ATIM0": {
              "ALEW": {
                "bit": 8,
                "description": "Address Latch Enable Width",
                "width": 4
              },
              "ALES": {
                "bit": 4,
                "description": "Address Latch Enable Setup cycle",
                "width": 4
              },
              "ALC": {
                "bit": 0,
                "description": "Address Latch Cycle",
                "width": 4
              }
            },
            "SDMODE": {
              "MSDCLKOFF": {
                "bit": 16,
                "description": "MSDCLK OFF"
              },
              "BASEL": {
                "bit": 12,
                "description": "Bank Address Select",
                "width": 4
              },
              "RASEL": {
                "bit": 8,
                "description": "Row Address Select",
                "width": 4
              },
              "CASEL": {
                "bit": 4,
                "description": "Column Address Select",
                "width": 2
              },
              "ROFF": {
                "bit": 2,
                "description": "Refresh OFF"
              },
              "PDON": {
                "bit": 1,
                "description": "Power Down ON"
              },
              "SDON": {
                "bit": 0,
                "description": "SDRAM ON"
              }
            },
            "REFTIM": {
              "PREF": {
                "bit": 24,
                "description": "Pre-Refresh"
              },
              "NREF": {
                "bit": 16,
                "description": "Number of Refresh",
                "width": 8
              },
              "REFC": {
                "bit": 0,
                "description": "Refresh Count",
                "width": 16
              }
            },
            "PWRDWN": {
              "PDC": {
                "bit": 0,
                "description": "Power Down Count",
                "width": 16
              }
            },
            "SDTIM": {
              "BOFF": {
                "bit": 31,
                "description": "Buffer readout bit"
              },
              "TDPL": {
                "bit": 24,
                "description": "Data-in to Precharge Lead Time",
                "width": 2
              },
              "TREFC": {
                "bit": 20,
                "description": "Refresh Cycle time",
                "width": 4
              },
              "TRAS": {
                "bit": 16,
                "description": "RAS active time",
                "width": 4
              },
              "TRCD": {
                "bit": 12,
                "description": "RAS-CAS Delay",
                "width": 4
              },
              "TRP": {
                "bit": 8,
                "description": "RAS Precharge time",
                "width": 4
              },
              "TRC": {
                "bit": 4,
                "description": "RAS Cycle time",
                "width": 4
              },
              "CL": {
                "bit": 0,
                "description": "CAS Latency",
                "width": 2
              }
            },
            "SDCMD": {
              "PEND": {
                "bit": 31,
                "description": "Pend"
              },
              "SDCKE": {
                "bit": 20,
                "description": "SDRAM CKE"
              },
              "SDCS": {
                "bit": 19,
                "description": "SDRAM Chip Select"
              },
              "SDRAS": {
                "bit": 18,
                "description": "SDRAM RAS"
              },
              "SDCAS": {
                "bit": 17,
                "description": "SDRAM CAS"
              },
              "SDWE": {
                "bit": 16,
                "description": "SDRAM Write Enable"
              },
              "SDAD": {
                "bit": 0,
                "description": "SDRAM ADress",
                "width": 16
              }
            },
            "MEMCERR": {
              "SDION": {
                "bit": 3,
                "description": "SDRAM error Interrupt ON"
              },
              "SFION": {
                "bit": 2,
                "description": "SRAM/Flash error Interrupt ON"
              },
              "SDER": {
                "bit": 1,
                "description": "SDRAM Error"
              },
              "SFER": {
                "bit": 0,
                "description": "SRAM/Flash Error"
              }
            },
            "DCLKR": {
              "MCLKON": {
                "bit": 4,
                "description": "MCLK ON"
              },
              "MDIV": {
                "bit": 0,
                "description": "MCLK Division Ratio Setup",
                "width": 4
              }
            },
            "EST": {
              "WERR": {
                "bit": 0,
                "description": "WERR"
              }
            },
            "WEAD": {
              "ADDR": {
                "bit": 0,
                "description": "ADDR",
                "width": 32
              }
            },
            "ESCLR": {
              "WERRCLR": {
                "bit": 0,
                "description": "Write Error Clear"
              }
            },
            "AMODE": {
              "WAEN": {
                "bit": 0,
                "description": "WAEN"
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBETHERCLK",
              "base": "0x40036000"
            },
            {
              "name": "USB0",
              "base": "0x40040000",
              "irq": 78
            },
            {
              "name": "USB1",
              "base": "0x40050000",
              "irq": 113
            }
          ],
          "registers": {
            "UCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "USB/Ethernet-PLL Clock Control Register"
            },
            "UPCR1": {
              "offset": "0x04",
              "size": 8,
              "description": "USB/Ethernet-PLL Control Register 1"
            },
            "UPCR2": {
              "offset": "0x08",
              "size": 8,
              "description": "USB/Ethernet-PLL Control Register 2"
            },
            "UPCR3": {
              "offset": "0x0C",
              "size": 8,
              "description": "USB/Ethernet-PLL Control Register 3"
            },
            "UPCR4": {
              "offset": "0x10",
              "size": 8,
              "description": "USB/Ethernet-PLL Control Register 4"
            },
            "UP_STR": {
              "offset": "0x14",
              "size": 8,
              "description": "USB/Ethernet-PLL Status Register"
            },
            "UPINT_ENR": {
              "offset": "0x18",
              "size": 8,
              "description": "USB/Ethernet-PLL Interrupt Source Enable Register"
            },
            "UPINT_CLR": {
              "offset": "0x1C",
              "size": 8,
              "description": "USB/Ethernet-PLL Interrupt Source Clear Register"
            },
            "UPINT_STR": {
              "offset": "0x20",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "UPCR5": {
              "offset": "0x24",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "UPCR6": {
              "offset": "0x28",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "UPCR7": {
              "offset": "0x2C",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "USBEN0": {
              "offset": "0x30",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            },
            "USBEN1": {
              "offset": "0x34",
              "size": 8,
              "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
            }
          },
          "bits": {
            "UCCR": {
              "ECSEL1": {
                "bit": 7,
                "description": "Ethernet clock selection bit 1"
              },
              "ECSEL0": {
                "bit": 6,
                "description": "Ethernet clock selection bit 0"
              },
              "ECEN": {
                "bit": 4,
                "description": "Ethernet clock output enable bit"
              },
              "UCEN1": {
                "bit": 3,
                "description": "USB1 clock output enable bit"
              },
              "UCSEL1": {
                "bit": 2,
                "description": "USB1 clock selection bit"
              },
              "UCSEL0": {
                "bit": 1,
                "description": "USB0 clock selection bit"
              },
              "UCEN0": {
                "bit": 0,
                "description": "USB0 clock output enable bit"
              }
            },
            "UPCR1": {
              "UPINC": {
                "bit": 1,
                "description": "USB/Ethernet-PLL input clock selection bit"
              },
              "UPLLEN": {
                "bit": 0,
                "description": "USB/Ethernet-PLL oscillation enable bit"
              }
            },
            "UPCR2": {
              "UPOWT": {
                "bit": 0,
                "description": "USB/Ethernet-PLL oscillation stabilization wait time setting bit",
                "width": 3
              }
            },
            "UPCR3": {
              "UPLLK": {
                "bit": 0,
                "description": "Frequency division ratio (K) setting bit of the USB/Ethernet-PLL clock",
                "width": 5
              }
            },
            "UPCR4": {
              "UPLLN": {
                "bit": 0,
                "description": "Frequency division ratio (N) setting bit of the USB/Ethernet-PLL clock",
                "width": 7
              }
            },
            "UP_STR": {
              "UPRDY": {
                "bit": 0,
                "description": "USB/Ethernet-PLL oscillation stabilization bit"
              }
            },
            "UPINT_ENR": {
              "UPCSE": {
                "bit": 0,
                "description": "USB/Ethernet-PLL oscillation stabilization wait complete interrupt enable bit"
              }
            },
            "UPINT_CLR": {
              "UPCSC": {
                "bit": 0,
                "description": "USB/Ethernet-PLL oscillation stabilization interrupt source clear bit"
              }
            },
            "UPINT_STR": {
              "UPCSI": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "UPCR5": {
              "UPLLM": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!",
                "width": 4
              }
            },
            "UPCR6": {
              "UBSR": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!",
                "width": 4
              }
            },
            "UPCR7": {
              "EPLLEN": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "USBEN0": {
              "USBEN0": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            },
            "USBEN1": {
              "USBEN1": {
                "bit": 0,
                "description": "ERROR!!!!!!!!!!!!!!!!!!!!"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC",
              "base": "0x40060000",
              "irq": 83
            }
          ],
          "registers": {
            "DMACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Entire DMAC Configuration Register"
            },
            "DMACA0": {
              "offset": "0x10",
              "size": 32,
              "description": "Configuration A Register"
            },
            "DMACB0": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration B Register"
            },
            "DMACSA0": {
              "offset": "0x18",
              "size": 32,
              "description": "Transfer Source Address Register"
            },
            "DMACDA0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transfer Destination Address Register"
            },
            "DMACA1": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration A Register 1"
            },
            "DMACB1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration B Register 1"
            },
            "DMACSA1": {
              "offset": "0x28",
              "size": 32,
              "description": "Transfer Source Address Register 1"
            },
            "DMACDA1": {
              "offset": "0x2C",
              "size": 32,
              "description": "Transfer Destination Address Register 1"
            },
            "DMACA2": {
              "offset": "0x30",
              "size": 32,
              "description": "Configuration A Register 2"
            },
            "DMACB2": {
              "offset": "0x34",
              "size": 32,
              "description": "Configuration B Register 2"
            },
            "DMACSA2": {
              "offset": "0x38",
              "size": 32,
              "description": "Transfer Source Address Register 2"
            },
            "DMACDA2": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transfer Destination Address Register 2"
            },
            "DMACA3": {
              "offset": "0x40",
              "size": 32,
              "description": "Configuration A Register 3"
            },
            "DMACB3": {
              "offset": "0x44",
              "size": 32,
              "description": "Configuration B Register 3"
            },
            "DMACSA3": {
              "offset": "0x48",
              "size": 32,
              "description": "Transfer Source Address Register 3"
            },
            "DMACDA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Transfer Destination Address Register 3"
            },
            "DMACA4": {
              "offset": "0x50",
              "size": 32,
              "description": "Configuration A Register 4"
            },
            "DMACB4": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration B Register 4"
            },
            "DMACSA4": {
              "offset": "0x58",
              "size": 32,
              "description": "Transfer Source Address Register 4"
            },
            "DMACDA4": {
              "offset": "0x5C",
              "size": 32,
              "description": "Transfer Destination Address Register 4"
            },
            "DMACA5": {
              "offset": "0x60",
              "size": 32,
              "description": "Configuration A Register 5"
            },
            "DMACB5": {
              "offset": "0x64",
              "size": 32,
              "description": "Configuration B Register 5"
            },
            "DMACSA5": {
              "offset": "0x68",
              "size": 32,
              "description": "Transfer Source Address Register 5"
            },
            "DMACDA5": {
              "offset": "0x6C",
              "size": 32,
              "description": "Transfer Destination Address Register 5"
            },
            "DMACA6": {
              "offset": "0x70",
              "size": 32,
              "description": "Configuration A Register 6"
            },
            "DMACB6": {
              "offset": "0x74",
              "size": 32,
              "description": "Configuration B Register 6"
            },
            "DMACSA6": {
              "offset": "0x78",
              "size": 32,
              "description": "Transfer Source Address Register 6"
            },
            "DMACDA6": {
              "offset": "0x7C",
              "size": 32,
              "description": "Transfer Destination Address Register 6"
            },
            "DMACA7": {
              "offset": "0x80",
              "size": 32,
              "description": "Configuration A Register 7"
            },
            "DMACB7": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration B Register 7"
            },
            "DMACSA7": {
              "offset": "0x88",
              "size": 32,
              "description": "Transfer Source Address Register 7"
            },
            "DMACDA7": {
              "offset": "0x8C",
              "size": 32,
              "description": "Transfer Destination Address Register 7"
            }
          },
          "bits": {
            "DMACR": {
              "DE": {
                "bit": 31,
                "description": "DMA Enable (all-channel operation enable bit)"
              },
              "DS": {
                "bit": 30,
                "description": "DMA Stop"
              },
              "PR": {
                "bit": 28,
                "description": "Priority Rotation"
              },
              "DH": {
                "bit": 24,
                "description": "DMA Halt (All-channel pause bit)",
                "width": 4
              }
            },
            "DMACA0": {
              "EB": {
                "bit": 31,
                "description": "Enable bit (individual-channel operation enable bit)"
              },
              "PB": {
                "bit": 30,
                "description": "Pause bit (individual-channel pause bit)"
              },
              "ST": {
                "bit": 29,
                "description": "Software Trigger"
              },
              "IS": {
                "bit": 23,
                "description": "Input Select",
                "width": 6
              },
              "BC": {
                "bit": 16,
                "description": "Block Count",
                "width": 4
              },
              "TC": {
                "bit": 0,
                "description": "Transfer Count",
                "width": 16
              }
            },
            "DMACB0": {
              "MS": {
                "bit": 28,
                "description": "Mode Select",
                "width": 2
              },
              "TW": {
                "bit": 26,
                "description": "Transfer Width",
                "width": 2
              },
              "FS": {
                "bit": 25,
                "description": "Fixed Source"
              },
              "FD": {
                "bit": 24,
                "description": "Fixed Destination"
              },
              "RC": {
                "bit": 23,
                "description": "Reload Count (BC/TC reload)"
              },
              "RS": {
                "bit": 22,
                "description": "Reload Source"
              },
              "RD": {
                "bit": 21,
                "description": "Reload Destination"
              },
              "EI": {
                "bit": 20,
                "description": "Error Interrupt (unsuccessful transfer completion interrupt enable)"
              },
              "CI": {
                "bit": 19,
                "description": "Completion Interrupt (successful transfer completion interrupt enable)"
              },
              "SS": {
                "bit": 16,
                "description": "Stop Status (stop status notification)",
                "width": 3
              },
              "EM": {
                "bit": 0,
                "description": "Enable bit Mask (EB bit clear mask)"
              }
            }
          }
        },
        "DSTC": {
          "instances": [
            {
              "name": "DSTC",
              "base": "0x40061000",
              "irq": 91
            }
          ],
          "registers": {
            "DESTP": {
              "offset": "0x00",
              "size": 32,
              "description": "Descriptor top address Register"
            },
            "HWDESP": {
              "offset": "0x04",
              "size": 32,
              "description": "Hardware DES pointer Register"
            },
            "CMD": {
              "offset": "0x08",
              "size": 8,
              "description": "Command Register"
            },
            "CFG": {
              "offset": "0x09",
              "size": 8,
              "description": "Configuration Register"
            },
            "SWTR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Software trigger Register"
            },
            "MONERS": {
              "offset": "0x0C",
              "size": 32,
              "description": "MONERS Register"
            },
            "DREQENB0": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA request enable Register 0"
            },
            "DREQENB1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA request enable Register 1"
            },
            "DREQENB2": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA request enable Register 2"
            },
            "DREQENB3": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA request enable Register 3"
            },
            "DREQENB4": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA request enable Register 4"
            },
            "DREQENB5": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA request enable Register 5"
            },
            "DREQENB6": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA request enable Register 6"
            },
            "DREQENB7": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA request enable Register 7"
            },
            "HWINT0": {
              "offset": "0x30",
              "size": 32,
              "description": "Hardware transfer interrupt Register 0"
            },
            "HWINT1": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware transfer interrupt Register 1"
            },
            "HWINT2": {
              "offset": "0x38",
              "size": 32,
              "description": "Hardware transfer interrupt Register 2"
            },
            "HWINT3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Hardware transfer interrupt Register 3"
            },
            "HWINT4": {
              "offset": "0x40",
              "size": 32,
              "description": "Hardware transfer interrupt Register 4"
            },
            "HWINT5": {
              "offset": "0x44",
              "size": 32,
              "description": "Hardware transfer interrupt Register 5"
            },
            "HWINT6": {
              "offset": "0x48",
              "size": 32,
              "description": "Hardware transfer interrupt Register 6"
            },
            "HWINT7": {
              "offset": "0x4C",
              "size": 32,
              "description": "Hardware transfer interrupt Register 7"
            },
            "HWINTCLR0": {
              "offset": "0x50",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 0"
            },
            "HWINTCLR1": {
              "offset": "0x54",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 1"
            },
            "HWINTCLR2": {
              "offset": "0x58",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 2"
            },
            "HWINTCLR3": {
              "offset": "0x5C",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 3"
            },
            "HWINTCLR4": {
              "offset": "0x60",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 4"
            },
            "HWINTCLR5": {
              "offset": "0x64",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 5"
            },
            "HWINTCLR6": {
              "offset": "0x68",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 6"
            },
            "HWINTCLR7": {
              "offset": "0x6C",
              "size": 32,
              "description": "Hardware transfer interrupt clear Register 7"
            },
            "DQMSK0": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA request mask Register 0"
            },
            "DQMSK1": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA request mask Register 1"
            },
            "DQMSK2": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA request mask Register 2"
            },
            "DQMSK3": {
              "offset": "0x7C",
              "size": 32,
              "description": "DMA request mask Register 3"
            },
            "DQMSK4": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA request mask Register 4"
            },
            "DQMSK5": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA request mask Register 5"
            },
            "DQMSK6": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA request mask Register 6"
            },
            "DQMSK7": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA request mask Register 7"
            },
            "DQMSKCLR0": {
              "offset": "0x90",
              "size": 32,
              "description": "DMA request mask clear Register 0"
            },
            "DQMSKCLR1": {
              "offset": "0x94",
              "size": 32,
              "description": "DMA request mask clear Register 1"
            },
            "DQMSKCLR2": {
              "offset": "0x98",
              "size": 32,
              "description": "DMA request mask clear Register 2"
            },
            "DQMSKCLR3": {
              "offset": "0x9C",
              "size": 32,
              "description": "DMA request mask clear Register 3"
            },
            "DQMSKCLR4": {
              "offset": "0xA0",
              "size": 32,
              "description": "DMA request mask clear Register 4"
            },
            "DQMSKCLR5": {
              "offset": "0xA4",
              "size": 32,
              "description": "DMA request mask clear Register 5"
            },
            "DQMSKCLR6": {
              "offset": "0xA8",
              "size": 32,
              "description": "DMA request mask clear Register 6"
            },
            "DQMSKCLR7": {
              "offset": "0xAC",
              "size": 32,
              "description": "DMA request mask clear Register 7"
            }
          },
          "bits": {
            "HWDESP": {
              "HWDESP": {
                "bit": 16,
                "description": "HWDESP",
                "width": 14
              },
              "CHANNEL": {
                "bit": 0,
                "description": "CHANNEL",
                "width": 8
              }
            },
            "CFG": {
              "SWPR": {
                "bit": 4,
                "description": "Software transfer priority",
                "width": 3
              },
              "ESTE": {
                "bit": 3,
                "description": "Error stop enable"
              },
              "RBDIS": {
                "bit": 2,
                "description": "Read skip buffer disable"
              },
              "ERINTE": {
                "bit": 1,
                "description": "Error interrupt enable"
              },
              "SWINTE": {
                "bit": 0,
                "description": "Software interrupt enable"
              }
            },
            "SWTR": {
              "SWST": {
                "bit": 15,
                "description": "Software status"
              },
              "SWREQ": {
                "bit": 14,
                "description": "Software request"
              },
              "SWDESP": {
                "bit": 0,
                "description": "Software DES pointer",
                "width": 14
              }
            },
            "MONERS": {
              "EDESP": {
                "bit": 16,
                "description": "Error DES pointer",
                "width": 14
              },
              "ECH": {
                "bit": 8,
                "description": "Error hardware channel",
                "width": 8
              },
              "EHS": {
                "bit": 6,
                "description": "Error hardware software"
              },
              "ESTOP": {
                "bit": 4,
                "description": "Error stop"
              },
              "DER": {
                "bit": 3,
                "description": "Double error"
              },
              "EST": {
                "bit": 0,
                "description": "Error status",
                "width": 3
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CANPRES",
              "base": "0x40037000"
            },
            {
              "name": "CAN0",
              "base": "0x40062000",
              "irq": 80
            },
            {
              "name": "CAN1",
              "base": "0x40063000",
              "irq": 81
            },
            {
              "name": "CANFD",
              "base": "0x40070000"
            }
          ],
          "registers": {
            "CANPRE": {
              "offset": "0x00",
              "size": 8,
              "description": "CAN Prescaler Register"
            }
          },
          "bits": {
            "CANPRE": {
              "CANPRE": {
                "bit": 0,
                "description": "CAN prescaler setting bits",
                "width": 4
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "ETHERNET_MAC0",
              "base": "0x40064000",
              "irq": 82
            },
            {
              "name": "ETHERNET_CONTROL",
              "base": "0x40066000"
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "MAC Configuration Register"
            },
            "MFFR": {
              "offset": "0x04",
              "size": 32,
              "description": "MAC Frame Filter Register"
            },
            "MHTRH": {
              "offset": "0x08",
              "size": 32,
              "description": "MAC Hash Table Register (High)"
            },
            "MHTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "MAC Hash Table Register (Low)"
            },
            "GAR": {
              "offset": "0x10",
              "size": 32,
              "description": "GMII/MII Address Register"
            },
            "GDR": {
              "offset": "0x14",
              "size": 32,
              "description": "GMII/MII Data Register"
            },
            "FCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Flow Control Register"
            },
            "VTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "VLAN TAG Register"
            },
            "RWFFR": {
              "offset": "0x28",
              "size": 32,
              "description": "Remote Wake-up Frame Filter Register"
            },
            "PMTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "PMT Register"
            },
            "LPICSR": {
              "offset": "0x30",
              "size": 32,
              "description": "LPI Control and Status Register"
            },
            "LPITCR": {
              "offset": "0x34",
              "size": 32,
              "description": "LPI Timers Control Register"
            },
            "ISR": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "MAR0H": {
              "offset": "0x40",
              "size": 32,
              "description": "MAC Address0 Register (High)"
            },
            "MAR0L": {
              "offset": "0x44",
              "size": 32,
              "description": "MAC Address0 Register (Low)"
            },
            "MAR1H": {
              "offset": "0x48",
              "size": 32,
              "description": "MAC Address1 Register -High"
            },
            "MAR1L": {
              "offset": "0x4C",
              "size": 32,
              "description": "MAC Address1 Register -Low"
            },
            "MAR2H": {
              "offset": "0x50",
              "size": 32,
              "description": "MAC Address2 Register -High"
            },
            "MAR2L": {
              "offset": "0x54",
              "size": 32,
              "description": "MAC Address2 Register -Low"
            },
            "MAR3H": {
              "offset": "0x58",
              "size": 32,
              "description": "MAC Address3 Register -High"
            },
            "MAR3L": {
              "offset": "0x5C",
              "size": 32,
              "description": "MAC Address3 Register -Low"
            },
            "MAR4H": {
              "offset": "0x60",
              "size": 32,
              "description": "MAC Address4 Register -High"
            },
            "MAR4L": {
              "offset": "0x64",
              "size": 32,
              "description": "MAC Address4 Register -Low"
            },
            "MAR5H": {
              "offset": "0x68",
              "size": 32,
              "description": "MAC Address5 Register -High"
            },
            "MAR5L": {
              "offset": "0x6C",
              "size": 32,
              "description": "MAC Address5 Register -Low"
            },
            "MAR6H": {
              "offset": "0x70",
              "size": 32,
              "description": "MAC Address6 Register -High"
            },
            "MAR6L": {
              "offset": "0x74",
              "size": 32,
              "description": "MAC Address6 Register -Low"
            },
            "MAR7H": {
              "offset": "0x78",
              "size": 32,
              "description": "MAC Address7 Register -High"
            },
            "MAR7L": {
              "offset": "0x7C",
              "size": 32,
              "description": "MAC Address7 Register -Low"
            },
            "MAR8H": {
              "offset": "0x80",
              "size": 32,
              "description": "MAC Address8 Register -High"
            },
            "MAR8L": {
              "offset": "0x84",
              "size": 32,
              "description": "MAC Address8 Register -Low"
            },
            "MAR9H": {
              "offset": "0x88",
              "size": 32,
              "description": "MAC Address9 Register -High"
            },
            "MAR9L": {
              "offset": "0x8C",
              "size": 32,
              "description": "MAC Address9 Register -Low"
            },
            "MAR10H": {
              "offset": "0x90",
              "size": 32,
              "description": "MAC Address10 Register -High"
            },
            "MAR10L": {
              "offset": "0x94",
              "size": 32,
              "description": "MAC Address10 Register -Low"
            },
            "MAR11H": {
              "offset": "0x98",
              "size": 32,
              "description": "MAC Address11 Register -High"
            },
            "MAR11L": {
              "offset": "0x9C",
              "size": 32,
              "description": "MAC Address11 Register -Low"
            },
            "MAR12H": {
              "offset": "0xA0",
              "size": 32,
              "description": "MAC Address12 Register -High"
            },
            "MAR12L": {
              "offset": "0xA4",
              "size": 32,
              "description": "MAC Address12 Register -Low"
            },
            "MAR13H": {
              "offset": "0xA8",
              "size": 32,
              "description": "MAC Address13 Register -High"
            },
            "MAR13L": {
              "offset": "0xAC",
              "size": 32,
              "description": "MAC Address13 Register -Low"
            },
            "MAR14H": {
              "offset": "0xB0",
              "size": 32,
              "description": "MAC Address14 Register -High"
            },
            "MAR14L": {
              "offset": "0xB4",
              "size": 32,
              "description": "MAC Address14 Register -Low"
            },
            "MAR15H": {
              "offset": "0xB8",
              "size": 32,
              "description": "MAC Address15 Register -High"
            },
            "MAR15L": {
              "offset": "0xBC",
              "size": 32,
              "description": "MAC Address15 Register -Low"
            },
            "RGSR": {
              "offset": "0xD8",
              "size": 32,
              "description": "RGMII Status Register)"
            },
            "mmc_cntl": {
              "offset": "0x100",
              "size": 32,
              "description": "MMC Control Register"
            },
            "mmc_intr_rx": {
              "offset": "0x104",
              "size": 32,
              "description": "Receive Interrupt Register"
            },
            "mmc_intr_tx": {
              "offset": "0x108",
              "size": 32,
              "description": "MMC Transmit Interrupt Register"
            },
            "mmc_intr_mask_rx": {
              "offset": "0x10C",
              "size": 32,
              "description": "MMC Receive Interrupt Mask Register"
            },
            "mmc_intr_mask_tx": {
              "offset": "0x110",
              "size": 32,
              "description": "MMC Transmit Interrupt Mask Register"
            },
            "txoctetcount_gb": {
              "offset": "0x114",
              "size": 32,
              "description": "\"Number of bytes transmitted, exclusive of preamble and retried bytes, in good and bad frames\""
            },
            "txframecount_gb": {
              "offset": "0x118",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted, exclusive of retried frames\""
            },
            "txbroadcastframes_g": {
              "offset": "0x11C",
              "size": 32,
              "description": "Number of good broadcast frames transmitted"
            },
            "txmulticastframes_g": {
              "offset": "0x120",
              "size": 32,
              "description": "Number of good multicast frames transmitted"
            },
            "tx64octets_gb": {
              "offset": "0x124",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted with length of 64 bytes, exclusive of preamble and retried frames\""
            },
            "tx65to127octets_gb": {
              "offset": "0x128",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted with length between 65 and 127 (inclusive) bytes, exclusive of preamble and retried frames\""
            },
            "tx128to255octets_gb": {
              "offset": "0x12C",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted with length between 128 and 255 (inclusive) bytes, exclusive of preamble and retried frames\""
            },
            "tx256to511octets_gb": {
              "offset": "0x130",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted with length between 256 and 511 (inclusive) bytes, exclusive of preamble and retried frames\""
            },
            "tx512to1023octets_gb": {
              "offset": "0x134",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted with length between 512 and 1023 (inclusive) bytes, exclusive of preamble and retried frames\""
            },
            "tx1024tomaxoctets_gb": {
              "offset": "0x138",
              "size": 32,
              "description": "\"Number of good and bad frames transmitted with length between 1024 and Maxsize (inclusive) bytes, exclusive of preamble and retried frames\""
            },
            "txunicastframes_gb": {
              "offset": "0x13C",
              "size": 32,
              "description": "Number of good and bad unicast frames transmitted"
            },
            "txmulticastframes_gb": {
              "offset": "0x140",
              "size": 32,
              "description": "Number of good and bad multicast frames transmitted"
            },
            "txbroadcastframes_gb": {
              "offset": "0x144",
              "size": 32,
              "description": "Number of good and bad broadcast frames transmitted"
            },
            "txunderflowerror": {
              "offset": "0x148",
              "size": 32,
              "description": "Number of frames aborted due to frame underflow error"
            },
            "txsinglecol_g": {
              "offset": "0x14C",
              "size": 32,
              "description": "Number of successfully transmitted frames after a single collision in Half-duplex mode"
            },
            "txmulticol_g": {
              "offset": "0x150",
              "size": 32,
              "description": "Number of successfully transmitted frames after more than a single collision in Half-duplex mode"
            },
            "txdeferred": {
              "offset": "0x154",
              "size": 32,
              "description": "Number of successfully transmitted frames after a deferral in Half-duplex mode."
            },
            "txlatecol": {
              "offset": "0x158",
              "size": 32,
              "description": "Number of frames aborted due to late collision error."
            },
            "txexesscol": {
              "offset": "0x15C",
              "size": 32,
              "description": "Number of frames aborted due to excessive (16) collision errors."
            },
            "txcarriererror": {
              "offset": "0x160",
              "size": 32,
              "description": "Number of frames aborted due to carrier sense error (no carrier or loss of carrier)."
            },
            "txoctetcount_g": {
              "offset": "0x164",
              "size": 32,
              "description": "\"Number of bytes transmitted, exclusive of preamble, in good frames only. \""
            },
            "txframecount_g": {
              "offset": "0x168",
              "size": 32,
              "description": "Number of good frames transmitted."
            },
            "txexecessdef_g": {
              "offset": "0x16C",
              "size": 32,
              "description": "Number of frames aborted due to excessive deferral error (deferred for more than two max-sized frame times)."
            },
            "txpauseframes": {
              "offset": "0x170",
              "size": 32,
              "description": "Number of good PAUSE frames transmitted."
            },
            "txvlanframes_g": {
              "offset": "0x174",
              "size": 32,
              "description": "\"Number of good VLAN frames transmitted, exclusive of retried frames. \""
            },
            "rxframecount_gb": {
              "offset": "0x180",
              "size": 32,
              "description": "Number of good and bad frames received."
            },
            "rxoctetcount_gb": {
              "offset": "0x184",
              "size": 32,
              "description": "\"Number of bytes received, exclusive of preamble, in good and bad frames.  \""
            },
            "rxoctetcount_g": {
              "offset": "0x188",
              "size": 32,
              "description": "\"Number of bytes received, exclusive of preamble, only in good frames. \""
            },
            "rxbroadcastframes_g": {
              "offset": "0x18C",
              "size": 32,
              "description": "Number of good broadcast frames received."
            },
            "rxmulticastframes_g": {
              "offset": "0x190",
              "size": 32,
              "description": "Number of good multicast frames received."
            },
            "rxcrcerror": {
              "offset": "0x194",
              "size": 32,
              "description": "Number of frames received with CRC error."
            },
            "rxallignmenterror": {
              "offset": "0x198",
              "size": 32,
              "description": "Number of frames received with alignment (dribble) error. Valid only in 10/100 mode."
            },
            "rxrunterror": {
              "offset": "0x19C",
              "size": 32,
              "description": "Number of frames received with runt (64 bytes and CRC error) error."
            },
            "rxjabbererror": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Number of frames received with length greater than 1518 bytes with CRC error."
            },
            "rxundersize_g": {
              "offset": "0x1A4",
              "size": 32,
              "description": "\"Number of frames received with length less than 64 bytes, without any errors.  \""
            },
            "rxoversize_g": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Number of frames received with length greater than the maxsize without error."
            },
            "rx64octets_gb": {
              "offset": "0x1AC",
              "size": 32,
              "description": "\"Number of good and bad frames received with length 64 bytes, exclusive of preamble. \""
            },
            "rx65to127octets_gb": {
              "offset": "0x1B0",
              "size": 32,
              "description": "\"Number of good and bad frames received with length between 65 and 127 (inclusive) bytes, exclusive of preamble.  \""
            },
            "rx128to255octets_gb": {
              "offset": "0x1B4",
              "size": 32,
              "description": "\"Number of good and bad frames received with length between 128 and 255 (inclusive) bytes, exclusive of preamble.  \""
            },
            "rx256to511octets_gb": {
              "offset": "0x1B8",
              "size": 32,
              "description": "\"Number of good and bad frames received with length between 256 and 511 (inclusive) bytes, exclusive of preamble.  \""
            },
            "rx512to1023octets_gb": {
              "offset": "0x1BC",
              "size": 32,
              "description": "\"Number of good and bad frames received with length between 512 and 1023 (inclusive) bytes, exclusive of preamble.  \""
            },
            "rx1024tomaxoctets_gb": {
              "offset": "0x1C0",
              "size": 32,
              "description": "\"Number of good and bad frames received with length between 1024 and maxsize (inclusive) bytes, exclusive of preamble. \""
            },
            "rxunicastframes_g": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Number of good unicast frames received."
            },
            "rxlengtherror": {
              "offset": "0x1C8",
              "size": 32,
              "description": "\"Number of frames received with length error (Length type field is not the frame size), for all frames with valid length field. \""
            },
            "rxoutofrangetype": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Number of frames received with length/type field not equal to the valid frame size (>1500)"
            },
            "rxpauseframes": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Number of good and valid PAUSE frames received."
            },
            "rxfifooverflow": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Number of missed received frames due to FIFO overflow."
            },
            "rxvlanframes_gb": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Number of good and bad VLAN frames received."
            },
            "rxwatchdogerror": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Number of frames received with error due to watchdog timeout error (frames with a data load larger than 2048 bytes)."
            },
            "mmc_ipc_intr_mask_rx": {
              "offset": "0x200",
              "size": 32,
              "description": "MMC Receive Checksum Offload Interrupt Mask Register"
            },
            "mmc_ipc_intr_rx": {
              "offset": "0x208",
              "size": 32,
              "description": "MMC Receive Checksum Offload Interrupt Register"
            },
            "rxipv4_gd_frms": {
              "offset": "0x210",
              "size": 32,
              "description": "\"Number of good IPv4 datagrams received with the TCP, UDP, or ICMP payload  \""
            },
            "rxipv4_hdrerr_frms": {
              "offset": "0x214",
              "size": 32,
              "description": "\"Number of IPv4 datagrams received with header errors (checksum, length, or version mismatch) \""
            },
            "rxipv4_nopay_frms": {
              "offset": "0x218",
              "size": 32,
              "description": "\"Number of IPv4 datagram frames received that did not have a TCP, UDP, or ICMP payload processed by the Checksum engine \""
            },
            "rxipv4_frag_frms": {
              "offset": "0x21C",
              "size": 32,
              "description": "Number of good IPv4 datagrams with fragmentation"
            },
            "rxipv4_udsbl_frms": {
              "offset": "0x220",
              "size": 32,
              "description": "Number of good IPv4 datagrams received that had a UDP payload with checksum disabled"
            },
            "rxipv6_gd_frms": {
              "offset": "0x224",
              "size": 32,
              "description": "\"Number of good IPv6 datagrams received with TCP, UDP, or ICMP payloads \""
            },
            "rxipv6_hdrerr_frms": {
              "offset": "0x228",
              "size": 32,
              "description": "Number of IPv6 datagrams received with header errors (length or version mismatch)"
            },
            "rxipv6_nopay_frms": {
              "offset": "0x22C",
              "size": 32,
              "description": "\"Number of IPv6 datagram frames received that did not have a TCP, UDP, or ICMP payload. This includes all IPv6 datagrams with fragmentation or security extension headers  \""
            },
            "rxudp_gd_frms": {
              "offset": "0x230",
              "size": 32,
              "description": "Number of good IP datagrams with a good UDP payload. This counter is not updated when the rxipv4_udsbl_frms counter is incremented."
            },
            "rxudp_err_frms": {
              "offset": "0x234",
              "size": 32,
              "description": "Number of good IP datagrams whose UDP payload has a checksum error"
            },
            "rxtcp_gd_frms": {
              "offset": "0x238",
              "size": 32,
              "description": "Number of good IP datagrams with a good TCP payload"
            },
            "rxtcp_err_frms": {
              "offset": "0x23C",
              "size": 32,
              "description": "Number of good IP datagrams whose TCP payload has a checksum error"
            },
            "rxicmp_gd_frms": {
              "offset": "0x240",
              "size": 32,
              "description": "Number of good IP datagrams with a good ICMP payload"
            },
            "rxicmp_err_frms": {
              "offset": "0x244",
              "size": 32,
              "description": "Number of good IP datagrams whose ICMP payload has a checksum error"
            },
            "rxipv4_gd_octets": {
              "offset": "0x250",
              "size": 32,
              "description": "\"Number of bytes received in good IPv4 datagrams encapsulating TCP, UDP, or ICMP data. (Ethernet header, FCS, pad, or IP pad bytes are not included in this counter or in the octet counters listed below).  \""
            },
            "rxipv4_hdrerr_octets": {
              "offset": "0x254",
              "size": 32,
              "description": "\"Number of bytes received in IPv4 datagrams with header errors (checksum, length, version mismatch). The value in the Length field of IPv4 header is used to update this counter. \""
            },
            "rxipv4_nopay_octets": {
              "offset": "0x258",
              "size": 32,
              "description": "\"Number of bytes received in IPv4 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the IPv4 header's Length field is used to update this counter. \""
            },
            "rxipv4_frag_octets": {
              "offset": "0x25C",
              "size": 32,
              "description": "Number of bytes received in fragmented IPv4 datagrams. The value in the IPv4 header's Length field is used to update this counter."
            },
            "rxipv4_udsbl_octets": {
              "offset": "0x260",
              "size": 32,
              "description": "Number of bytes received in a UDP segment that had the UDP checksum disabled. This counter does not count IP Header bytes."
            },
            "rxipv6_gd_octets": {
              "offset": "0x264",
              "size": 32,
              "description": "\"Number of bytes received in good IPv6 datagrams encapsulating TCP, UDP or ICMPv6 data\""
            },
            "rxipv6_hdrerr_octets": {
              "offset": "0x268",
              "size": 32,
              "description": "\"Number of bytes received in IPv6 datagrams with header errors (length, version mismatch). The value in the IPv6 header's Length field is used to update this counter.  \""
            },
            "rxipv6_nopay_octets": {
              "offset": "0x26C",
              "size": 32,
              "description": "\"Number of bytes received in IPv6 datagrams that did not have a TCP, UDP, or ICMP payload. The value in the IPv6 header's Length field is used to update this counter. \""
            },
            "rxudp_gd_octets": {
              "offset": "0x270",
              "size": 32,
              "description": "Number of bytes received in a good UDP segment. This counter (and the counters below) does not count IP header bytes."
            },
            "rxudp_err_octets": {
              "offset": "0x274",
              "size": 32,
              "description": "Number of bytes received in a UDP segment that had checksum errors"
            },
            "rxtcp_gd_octets": {
              "offset": "0x278",
              "size": 32,
              "description": "Number of bytes received in a good TCP segment"
            },
            "rxtcp_err_octets": {
              "offset": "0x27C",
              "size": 32,
              "description": "Number of bytes received in a TCP segment with checksum errors"
            },
            "rxicmp_gd_octets": {
              "offset": "0x280",
              "size": 32,
              "description": "Number of bytes received in a good ICMP segment"
            },
            "rxicmp_err_octets": {
              "offset": "0x284",
              "size": 32,
              "description": "Number of bytes received in an ICMP segment with checksum errors"
            },
            "TSCR": {
              "offset": "0x700",
              "size": 32,
              "description": "Time Stamp Control Register"
            },
            "SSIR": {
              "offset": "0x704",
              "size": 32,
              "description": "Sub-Second Increment Register"
            },
            "STSR": {
              "offset": "0x708",
              "size": 32,
              "description": "System Time - Seconds Register"
            },
            "STNR": {
              "offset": "0x70C",
              "size": 32,
              "description": "System Time - Nanoseconds Register"
            },
            "STSUR": {
              "offset": "0x710",
              "size": 32,
              "description": "System Time - Seconds Update Register"
            },
            "STNUR": {
              "offset": "0x714",
              "size": 32,
              "description": "System Time - Nanoseconds Update Register"
            },
            "TSAR": {
              "offset": "0x718",
              "size": 32,
              "description": "Time Stamp Addend Register"
            },
            "TTSR": {
              "offset": "0x71C",
              "size": 32,
              "description": "Target Time Seconds Register"
            },
            "TTNR": {
              "offset": "0x720",
              "size": 32,
              "description": "Target Time Nanoseconds Register"
            },
            "STHWSR": {
              "offset": "0x724",
              "size": 32,
              "description": "System Time - Higher Word Seconds Register"
            },
            "TSR": {
              "offset": "0x728",
              "size": 32,
              "description": "Time Stamp Status Register"
            },
            "PPSCR": {
              "offset": "0x72C",
              "size": 32,
              "description": "PPS Control Register"
            },
            "ATNR": {
              "offset": "0x730",
              "size": 32,
              "description": "Auxiliary Time Stamp - Nanoseconds Register"
            },
            "ATSR": {
              "offset": "0x734",
              "size": 32,
              "description": "Auxiliary Time Stamp - Seconds Register"
            },
            "MAR16H": {
              "offset": "0x800",
              "size": 32,
              "description": "MAC Address16 Register -High"
            },
            "MAR16L": {
              "offset": "0x804",
              "size": 32,
              "description": "MAC Address16 Register -Low"
            },
            "MAR17H": {
              "offset": "0x808",
              "size": 32,
              "description": "MAC Address17 Register -High"
            },
            "MAR17L": {
              "offset": "0x80C",
              "size": 32,
              "description": "MAC Address17 Register -Low"
            },
            "MAR18H": {
              "offset": "0x810",
              "size": 32,
              "description": "MAC Address18 Register -High"
            },
            "MAR18L": {
              "offset": "0x814",
              "size": 32,
              "description": "MAC Address18 Register -Low"
            },
            "MAR19H": {
              "offset": "0x818",
              "size": 32,
              "description": "MAC Address19 Register -High"
            },
            "MAR19L": {
              "offset": "0x81C",
              "size": 32,
              "description": "MAC Address19 Register -Low"
            },
            "MAR20H": {
              "offset": "0x820",
              "size": 32,
              "description": "MAC Address20 Register -High"
            },
            "MAR20L": {
              "offset": "0x824",
              "size": 32,
              "description": "MAC Address20 Register -Low"
            },
            "MAR21H": {
              "offset": "0x828",
              "size": 32,
              "description": "MAC Address21 Register -High"
            },
            "MAR21L": {
              "offset": "0x82C",
              "size": 32,
              "description": "MAC Address21 Register -Low"
            },
            "MAR22H": {
              "offset": "0x830",
              "size": 32,
              "description": "MAC Address22 Register -High"
            },
            "MAR22L": {
              "offset": "0x834",
              "size": 32,
              "description": "MAC Address22 Register -Low"
            },
            "MAR23H": {
              "offset": "0x838",
              "size": 32,
              "description": "MAC Address23 Register -High"
            },
            "MAR23L": {
              "offset": "0x83C",
              "size": 32,
              "description": "MAC Address23 Register -Low"
            },
            "MAR24H": {
              "offset": "0x840",
              "size": 32,
              "description": "MAC Address24 Register -High"
            },
            "MAR24L": {
              "offset": "0x844",
              "size": 32,
              "description": "MAC Address24 Register -Low"
            },
            "MAR25H": {
              "offset": "0x848",
              "size": 32,
              "description": "MAC Address25 Register -High"
            },
            "MAR25L": {
              "offset": "0x84C",
              "size": 32,
              "description": "MAC Address25 Register -Low"
            },
            "MAR26H": {
              "offset": "0x850",
              "size": 32,
              "description": "MAC Address26 Register -High"
            },
            "MAR26L": {
              "offset": "0x854",
              "size": 32,
              "description": "MAC Address26 Register -Low"
            },
            "MAR27H": {
              "offset": "0x858",
              "size": 32,
              "description": "MAC Address27 Register -High"
            },
            "MAR27L": {
              "offset": "0x85C",
              "size": 32,
              "description": "MAC Address27 Register -Low"
            },
            "MAR28H": {
              "offset": "0x860",
              "size": 32,
              "description": "MAC Address28 Register -High"
            },
            "MAR28L": {
              "offset": "0x864",
              "size": 32,
              "description": "MAC Address28 Register -Low"
            },
            "MAR29H": {
              "offset": "0x868",
              "size": 32,
              "description": "MAC Address29 Register -High"
            },
            "MAR29L": {
              "offset": "0x86C",
              "size": 32,
              "description": "MAC Address29 Register -Low"
            },
            "MAR30H": {
              "offset": "0x870",
              "size": 32,
              "description": "MAC Address30 Register -High"
            },
            "MAR30L": {
              "offset": "0x874",
              "size": 32,
              "description": "MAC Address30 Register -Low"
            },
            "MAR31H": {
              "offset": "0x878",
              "size": 32,
              "description": "MAC Address31 Register -High"
            },
            "MAR31L": {
              "offset": "0x87C",
              "size": 32,
              "description": "MAC Address31 Register -Low"
            },
            "BMR": {
              "offset": "0x1000",
              "size": 32,
              "description": "Bus Mode Register"
            },
            "TPDR": {
              "offset": "0x1004",
              "size": 32,
              "description": "Transmit Poll Demand Register)"
            },
            "RPDR": {
              "offset": "0x1008",
              "size": 32,
              "description": "Receive Poll Demand Register"
            },
            "RDLAR": {
              "offset": "0x100C",
              "size": 32,
              "description": "Receive Descriptor List Address Register)"
            },
            "TDLAR": {
              "offset": "0x1010",
              "size": 32,
              "description": "Transmit Descriptor List Address Register"
            },
            "SR": {
              "offset": "0x1014",
              "size": 32,
              "description": "Status Register"
            },
            "OMR": {
              "offset": "0x1018",
              "size": 32,
              "description": "Operation Mode Register"
            },
            "IER": {
              "offset": "0x101C",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "MFBOCR": {
              "offset": "0x1020",
              "size": 32,
              "description": "Missed Frame and Buffer Overflow Counter Register"
            },
            "RIWTR": {
              "offset": "0x1024",
              "size": 32,
              "description": "Receive Interrupt Watchdog Timer Register"
            },
            "AHBSR": {
              "offset": "0x102C",
              "size": 32,
              "description": "AHB Status Register"
            },
            "CHTDR": {
              "offset": "0x1048",
              "size": 32,
              "description": "Current Host Transmit Descriptor Register"
            },
            "CHRDR": {
              "offset": "0x104C",
              "size": 32,
              "description": "Current Host Receive Descriptor Register"
            },
            "CHTBAR": {
              "offset": "0x1050",
              "size": 32,
              "description": "Current Host Transmit Buffer Address Register"
            },
            "CHRBAR": {
              "offset": "0x1054",
              "size": 32,
              "description": "Current Host Receive Buffer Address Register"
            }
          },
          "bits": {
            "MCR": {
              "CST": {
                "bit": 25,
                "description": "CRC stripping for Type frames"
              },
              "TC": {
                "bit": 24,
                "description": "Transmit Configuration in RGMII"
              },
              "WD": {
                "bit": 23,
                "description": "Watchdog Disable"
              },
              "JD": {
                "bit": 22,
                "description": "Jabber Disable"
              },
              "BE": {
                "bit": 21,
                "description": "Frame Burst Enable"
              },
              "JE": {
                "bit": 20,
                "description": "Jumbo Frame Enable"
              },
              "IFG": {
                "bit": 17,
                "description": "Inter-Frame GAP",
                "width": 3
              },
              "DCRS": {
                "bit": 16,
                "description": "Disable Carrier Sense During Transaction"
              },
              "PS": {
                "bit": 15,
                "description": "Port Select"
              },
              "FES": {
                "bit": 14,
                "description": "Speed"
              },
              "DO": {
                "bit": 13,
                "description": "Disable Receive Own"
              },
              "LM": {
                "bit": 12,
                "description": "Loop-back Mode"
              },
              "DM": {
                "bit": 11,
                "description": "Duplex mode"
              },
              "IPC": {
                "bit": 10,
                "description": "Checksum Offload"
              },
              "DR": {
                "bit": 9,
                "description": "Disable Retry"
              },
              "LUD": {
                "bit": 8,
                "description": "Link Up/Down in RGMII"
              },
              "ACS": {
                "bit": 7,
                "description": "Automatic Pad/CRC Stripping"
              },
              "BL": {
                "bit": 5,
                "description": "Back-off Limit",
                "width": 2
              },
              "DC": {
                "bit": 4,
                "description": "Deferral Check"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              }
            },
            "MFFR": {
              "RA": {
                "bit": 31,
                "description": "Receive All"
              },
              "HPF": {
                "bit": 10,
                "description": "Hash or Perfect Filter"
              },
              "SAF": {
                "bit": 9,
                "description": "Source Address Filter"
              },
              "SAIF": {
                "bit": 8,
                "description": "Source Address Inverse Filter"
              },
              "PCF": {
                "bit": 6,
                "description": "Pass Control Frames",
                "width": 2
              },
              "DB": {
                "bit": 5,
                "description": "Disable Broadcast Frames"
              },
              "PM": {
                "bit": 4,
                "description": "Pass All Multicast"
              },
              "DAIF": {
                "bit": 3,
                "description": "DA Inverse Filtering"
              },
              "HMC": {
                "bit": 2,
                "description": "Hash Multicast"
              },
              "HUC": {
                "bit": 1,
                "description": "Hash Unicast"
              },
              "PR": {
                "bit": 0,
                "description": "Promiscuous Mode"
              }
            },
            "MHTRH": {
              "HTH": {
                "bit": 0,
                "description": "the upper 32 bits of the hash table in the HTH",
                "width": 32
              }
            },
            "MHTRL": {
              "HTL": {
                "bit": 0,
                "description": "the lower 32 bits of the hash table in the HTL",
                "width": 32
              }
            },
            "GAR": {
              "PA": {
                "bit": 11,
                "description": "Physical Layer Address",
                "width": 5
              },
              "GR": {
                "bit": 6,
                "description": "GMII Register",
                "width": 5
              },
              "CR": {
                "bit": 2,
                "description": "Application Clock Range",
                "width": 4
              },
              "GW": {
                "bit": 1,
                "description": "GMII/MII Write"
              },
              "GB": {
                "bit": 0,
                "description": "GMII/MII Busy"
              }
            },
            "GDR": {
              "GD": {
                "bit": 0,
                "description": "GMII/MII Data Register",
                "width": 16
              }
            },
            "FCR": {
              "PT": {
                "bit": 16,
                "description": "Pause Time",
                "width": 16
              },
              "DZPQ": {
                "bit": 7,
                "description": "Disable Zero-Quanta Pause"
              },
              "PLT": {
                "bit": 4,
                "description": "Pause Low Threshold",
                "width": 2
              },
              "UP": {
                "bit": 3,
                "description": "Unicast Pause Frame detect"
              },
              "RFE": {
                "bit": 2,
                "description": "Receive Flow Control Enable"
              },
              "TFE": {
                "bit": 1,
                "description": "Transmit Flow Control Enable"
              },
              "FCB_BPA": {
                "bit": 0,
                "description": "Flow Control Busy/Backpressure Activate"
              }
            },
            "VTR": {
              "ETV": {
                "bit": 16,
                "description": "Enable 12-Bit VLAN Tag Comparison"
              },
              "VL": {
                "bit": 0,
                "description": "VLAN Tag Identifier",
                "width": 16
              }
            },
            "RWFFR": {
              "RWFFR": {
                "bit": 0,
                "description": "Remote Wake-up Frame Filter Register",
                "width": 32
              }
            },
            "PMTR": {
              "RWFFRPR": {
                "bit": 31,
                "description": "Remote Wake-up Frame Filter Register Pointer Reset"
              },
              "GU": {
                "bit": 9,
                "description": "Global Unicast"
              },
              "WPR": {
                "bit": 6,
                "description": "Wake Up Frame Receive"
              },
              "MPR": {
                "bit": 5,
                "description": "Magic Packet Received"
              },
              "WFE": {
                "bit": 2,
                "description": "Wake-Up Frame Enable"
              },
              "MPE": {
                "bit": 1,
                "description": "Magic Packet Enable"
              },
              "PD": {
                "bit": 0,
                "description": "Power Down"
              }
            },
            "LPICSR": {
              "LPITXA": {
                "bit": 19,
                "description": "LPI TX Automate"
              },
              "PLSEN": {
                "bit": 18,
                "description": "PHY Link Status Enable"
              },
              "PLS": {
                "bit": 17,
                "description": "PHY Link Status"
              },
              "LPIEN": {
                "bit": 16,
                "description": "LPI Enable"
              },
              "RLPIST": {
                "bit": 9,
                "description": "Receive LPI State"
              },
              "TLPIST": {
                "bit": 8,
                "description": "Transmit LPI State"
              },
              "RLPIEX": {
                "bit": 3,
                "description": "Receive LPI Exit"
              },
              "RLPIEN": {
                "bit": 2,
                "description": "Receive LPI Entry"
              },
              "TLPIEX": {
                "bit": 1,
                "description": "Transmit LPI Exit"
              },
              "TLPIEN": {
                "bit": 0,
                "description": "Transmit LPI Entry"
              }
            },
            "LPITCR": {
              "LIT": {
                "bit": 16,
                "description": "LPI LS TIMER",
                "width": 10
              },
              "TWT": {
                "bit": 0,
                "description": "LPI TW TIMER",
                "width": 16
              }
            },
            "ISR": {
              "LPIIS": {
                "bit": 10,
                "description": "LPI Interrupt Status"
              },
              "TSIS": {
                "bit": 9,
                "description": "Time Stamp Interrupt Status"
              },
              "COIS": {
                "bit": 7,
                "description": "MMC Receive Checksum Offload Interrupt Status"
              },
              "TIS": {
                "bit": 6,
                "description": "MMC Transmit Interrupt Status"
              },
              "RIS": {
                "bit": 5,
                "description": "MMC Receive Interrupt Status"
              },
              "MIS": {
                "bit": 4,
                "description": "MMC Interrupt Status"
              },
              "PIS": {
                "bit": 3,
                "description": "PMT Interrupt Status"
              },
              "RGIS": {
                "bit": 0,
                "description": "RGMII Interrupt Status"
              }
            },
            "IMR": {
              "LPIIM": {
                "bit": 10,
                "description": "LPI Interrupt Mask"
              },
              "TSIM": {
                "bit": 9,
                "description": "Time Stamp Interrupt Mask"
              },
              "PIM": {
                "bit": 3,
                "description": "PMT Interrupt Mask"
              },
              "RGIM": {
                "bit": 0,
                "description": "RGMII Interrupt Mask"
              }
            },
            "MAR0H": {
              "MO": {
                "bit": 31,
                "description": "Must be one"
              },
              "A0": {
                "bit": 0,
                "description": "MAC Address0",
                "width": 16
              }
            },
            "MAR0L": {
              "A0": {
                "bit": 0,
                "description": "MAC Address0",
                "width": 32
              }
            },
            "MAR1H": {
              "AE": {
                "bit": 31,
                "description": "Address Enable"
              },
              "SA": {
                "bit": 30,
                "description": "Source Address"
              },
              "MBC": {
                "bit": 24,
                "description": "Mask Byte Control",
                "width": 6
              },
              "A": {
                "bit": 0,
                "description": "MAC Address",
                "width": 16
              }
            },
            "MAR1L": {
              "A": {
                "bit": 0,
                "description": "MAC Address",
                "width": 32
              }
            },
            "RGSR": {
              "LS": {
                "bit": 3,
                "description": "Link Status"
              },
              "LSP": {
                "bit": 1,
                "description": "Link Speed",
                "width": 2
              },
              "LM": {
                "bit": 0,
                "description": "Link Mode"
              }
            },
            "TSCR": {
              "ATSFC": {
                "bit": 24,
                "description": "Auxiliary Snapshot FIFO Clear"
              },
              "TSENMF": {
                "bit": 18,
                "description": "Enable MAC address for PTP frame filtering"
              },
              "TSPS": {
                "bit": 16,
                "description": "SelectPTP packets for taking snapshots",
                "width": 2
              },
              "TSMRM": {
                "bit": 15,
                "description": "Enable Snapshot for Messages Relevant to Master"
              },
              "TETSEM": {
                "bit": 14,
                "description": "Enable Time Stamp Snapshot for Event Messages"
              },
              "TSIP4E": {
                "bit": 13,
                "description": "Enable Time Stamp Snapshot for IPv4 frames"
              },
              "TSIP6E": {
                "bit": 12,
                "description": "Enable Time Stamp Snapshot for IPv6 frames"
              },
              "TETSP": {
                "bit": 11,
                "description": "Enable Time Stamp Snapshot for PTP over Ethernet frames"
              },
              "TSV2E": {
                "bit": 10,
                "description": "Enable PTP packet snooping for version 2 format"
              },
              "TSDB": {
                "bit": 9,
                "description": "Time Stamp Digital or Binary rollover control"
              },
              "TSEA": {
                "bit": 8,
                "description": "Enable Time Stamp for All Frames"
              },
              "TARU": {
                "bit": 5,
                "description": "Addend Register Update"
              },
              "TITE": {
                "bit": 4,
                "description": "Time Stamp Interrupt Trigger Enable"
              },
              "TSU": {
                "bit": 3,
                "description": "Time Stamp Update"
              },
              "TSI": {
                "bit": 2,
                "description": "Time Stamp Initialize"
              },
              "TFCU": {
                "bit": 1,
                "description": "Time Stamp Fine or Coarse Update"
              },
              "TSE": {
                "bit": 0,
                "description": "Time Stamp Enable"
              }
            },
            "SSIR": {
              "SSINC": {
                "bit": 0,
                "description": "Sub-Second Increment Value",
                "width": 8
              }
            },
            "STSR": {
              "TSS": {
                "bit": 0,
                "description": "Time Stamp Second",
                "width": 32
              }
            },
            "STNR": {
              "TSSS": {
                "bit": 0,
                "description": "Time Stamp Sub-Seconds",
                "width": 31
              }
            },
            "STSUR": {
              "TSS": {
                "bit": 0,
                "description": "Time Stamp Second",
                "width": 32
              }
            },
            "STNUR": {
              "ADDSUB": {
                "bit": 31,
                "description": "Add or Subtract Time"
              },
              "TSSS": {
                "bit": 0,
                "description": "Time Stamp Sub-Seconds",
                "width": 31
              }
            },
            "TSAR": {
              "TSAR": {
                "bit": 0,
                "description": "Time Stamp Addend Register",
                "width": 32
              }
            },
            "TTSR": {
              "TSTR": {
                "bit": 0,
                "description": "Target Time Stamp Seconds Register",
                "width": 32
              }
            },
            "TTNR": {
              "TSTR": {
                "bit": 0,
                "description": "Target Time Stamp Nanoseconds Register",
                "width": 31
              }
            },
            "STHWSR": {
              "TSHWR": {
                "bit": 0,
                "description": "Time Stamp Higher Word Register",
                "width": 16
              }
            },
            "TSR": {
              "ATSNS": {
                "bit": 25,
                "description": "Auxiliary Time Stamp Number of Snapshots",
                "width": 3
              },
              "ATSSTM": {
                "bit": 24,
                "description": "Auxiliary Time Stamp Snapshot Trigger Missed"
              },
              "TRGTER": {
                "bit": 3,
                "description": "Timestamp Target Time Error"
              },
              "ATSTS": {
                "bit": 2,
                "description": "Auxiliary Time Stamp Trigger Snapshot"
              },
              "TSTART": {
                "bit": 1,
                "description": "Time Stamp Target Time Reached"
              },
              "TSSOVF": {
                "bit": 0,
                "description": "Time Stamp Seconds Overflow"
              }
            },
            "PPSCR": {
              "PPSCTRL": {
                "bit": 0,
                "description": "Controls the frequency of the PPS output",
                "width": 4
              }
            },
            "ATNR": {
              "ATN": {
                "bit": 0,
                "description": "ATN",
                "width": 31
              }
            },
            "ATSR": {
              "ATS": {
                "bit": 0,
                "description": "ATS",
                "width": 32
              }
            },
            "BMR": {
              "TXPR": {
                "bit": 27,
                "description": "Transmit Priority"
              },
              "MB": {
                "bit": 26,
                "description": "Mixed Burst"
              },
              "AAL": {
                "bit": 25,
                "description": "Address-Aligned Beats"
              },
              "_8XPBL": {
                "bit": 24,
                "description": "8xPBL Mode"
              },
              "USP": {
                "bit": 23,
                "description": "Use Separate PBL"
              },
              "RPBL": {
                "bit": 17,
                "description": "RxDMA PBL",
                "width": 6
              },
              "FB": {
                "bit": 16,
                "description": "Fixed Burst"
              },
              "PR": {
                "bit": 14,
                "description": "Rx:Tx priority ratio",
                "width": 2
              },
              "PBL": {
                "bit": 8,
                "description": "Programmable Burst Length",
                "width": 6
              },
              "ATDS": {
                "bit": 7,
                "description": "Alternate Descriptor Size"
              },
              "DSL": {
                "bit": 2,
                "description": "Descriptor Skip Length",
                "width": 5
              },
              "DA": {
                "bit": 1,
                "description": "DMA Arbitration scheme"
              },
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              }
            },
            "TPDR": {
              "TPD": {
                "bit": 0,
                "description": "Transmit Poll Demand",
                "width": 32
              }
            },
            "RPDR": {
              "RPD": {
                "bit": 0,
                "description": "Receive Poll Demand",
                "width": 32
              }
            },
            "RDLAR": {
              "SRL": {
                "bit": 2,
                "description": "Start of Receive List",
                "width": 30
              }
            },
            "TDLAR": {
              "STL": {
                "bit": 2,
                "description": "Start of Transmit List",
                "width": 30
              }
            },
            "SR": {
              "GLPII": {
                "bit": 30,
                "description": "GMAC LPI Interrupt"
              },
              "TTI": {
                "bit": 29,
                "description": "Time-Stamp Trigger Interrupt"
              },
              "GPI": {
                "bit": 28,
                "description": "GMAC PMT Interrupt"
              },
              "GMI": {
                "bit": 27,
                "description": "GMAC MMC Interrupt"
              },
              "GLI": {
                "bit": 26,
                "description": "GMAC Line interface Interrupt"
              },
              "EB": {
                "bit": 23,
                "description": "Error Bits",
                "width": 3
              },
              "TS": {
                "bit": 20,
                "description": "Transmit Process State",
                "width": 3
              },
              "RS": {
                "bit": 17,
                "description": "Receive Process State",
                "width": 3
              },
              "NIS": {
                "bit": 16,
                "description": "Normal Interrupt Summary"
              },
              "AIS": {
                "bit": 15,
                "description": "Abnormal Interrupt Summary"
              },
              "ERI": {
                "bit": 14,
                "description": "Early Receive Interrupt"
              },
              "FBI": {
                "bit": 13,
                "description": "Fatal Bus Error Interrupt"
              },
              "ETI": {
                "bit": 10,
                "description": "Early Transmit Interrupt"
              },
              "RWT": {
                "bit": 9,
                "description": "Receive Watchdog Timeout"
              },
              "RPS": {
                "bit": 8,
                "description": "Receive process Stopped"
              },
              "RU": {
                "bit": 7,
                "description": "Receive Buffer Unavailable"
              },
              "RI": {
                "bit": 6,
                "description": "Receive Interrupt"
              },
              "UNF": {
                "bit": 5,
                "description": "Transmit underflow"
              },
              "OVF": {
                "bit": 4,
                "description": "Receive Overflow"
              },
              "TJT": {
                "bit": 3,
                "description": "Transmit Jabber Timeout"
              },
              "TU": {
                "bit": 2,
                "description": "Transmit Buffer Unavailable"
              },
              "TPS": {
                "bit": 1,
                "description": "Transmit Process Stopped"
              },
              "TI": {
                "bit": 0,
                "description": "Transmit Interrupt"
              }
            },
            "OMR": {
              "DT": {
                "bit": 26,
                "description": "Disable Dropping of TCP/IP Checksum Error Frames"
              },
              "RSF": {
                "bit": 25,
                "description": "Receive Store and Forward"
              },
              "DFF": {
                "bit": 24,
                "description": "Disable Flushing of Received Frames"
              },
              "TSF": {
                "bit": 21,
                "description": "Transmit Store Forward"
              },
              "FTF": {
                "bit": 20,
                "description": "Flush Transmit FIFO"
              },
              "TTC": {
                "bit": 14,
                "description": "Transmit Threshold Control",
                "width": 3
              },
              "ST": {
                "bit": 13,
                "description": "Start/Stop Transmission Command"
              },
              "FEF": {
                "bit": 7,
                "description": "Forward Error Frames"
              },
              "FUF": {
                "bit": 6,
                "description": "Forward Undersized Good Frames"
              },
              "RTC": {
                "bit": 3,
                "description": "Receive Threshold Control",
                "width": 2
              },
              "OSF": {
                "bit": 2,
                "description": "Operate on Second Frame"
              },
              "SR": {
                "bit": 1,
                "description": "Start/Stop Receive"
              }
            },
            "IER": {
              "NIE": {
                "bit": 16,
                "description": "Normal Interrupt Summary Enable"
              },
              "AIE": {
                "bit": 15,
                "description": "Abnormal Interrupt Summary Enable"
              },
              "ERE": {
                "bit": 14,
                "description": "Early Receive Interrupt Enable"
              },
              "FBE": {
                "bit": 13,
                "description": "Fatal Bus Error Enable"
              },
              "ETE": {
                "bit": 10,
                "description": "Early Transmit Interrupt Enable"
              },
              "RWE": {
                "bit": 9,
                "description": "Receive Watchdog Timeout Enable"
              },
              "RSE": {
                "bit": 8,
                "description": "Receive Process Stopped Enable"
              },
              "RUE": {
                "bit": 7,
                "description": "Receive Buffer Unavailable Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "UNE": {
                "bit": 5,
                "description": "Transmit underflow Enable"
              },
              "OVE": {
                "bit": 4,
                "description": "Receive Overflow Enable"
              },
              "TJE": {
                "bit": 3,
                "description": "Transmit Jabber Timeout"
              },
              "TUE": {
                "bit": 2,
                "description": "Transmit Buffer Unavailable"
              },
              "TSE": {
                "bit": 1,
                "description": "Transmit Process Stopped"
              },
              "TIE": {
                "bit": 0,
                "description": "Transmit Interrupt"
              }
            },
            "MFBOCR": {
              "ONMFF": {
                "bit": 28,
                "description": "Overflow NMFF"
              },
              "NMFF": {
                "bit": 17,
                "description": "Number of Missed frame by Ethernet-MAC",
                "width": 11
              },
              "ONMFH": {
                "bit": 16,
                "description": "Overflow NMFH"
              },
              "NMFH": {
                "bit": 0,
                "description": "Number of Missed frame by HOST",
                "width": 16
              }
            },
            "RIWTR": {
              "RIWT": {
                "bit": 0,
                "description": "RI Watchdog Timer count",
                "width": 8
              }
            },
            "AHBSR": {
              "AHBS": {
                "bit": 0,
                "description": "AHB Status"
              }
            },
            "CHTDR": {
              "HTDAP": {
                "bit": 0,
                "description": "Host Transmit Descriptor Address Pointer",
                "width": 32
              }
            },
            "CHRDR": {
              "HRDAP": {
                "bit": 0,
                "description": "Host Receive Descriptor Address Pointer",
                "width": 32
              }
            },
            "CHTBAR": {
              "HTBAR": {
                "bit": 0,
                "description": "Host Transmit Buffer Address Register",
                "width": 32
              }
            },
            "CHRBAR": {
              "HRBAR": {
                "bit": 0,
                "description": "Host Receive Buffer Address Register",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2SPRE",
              "base": "0x4003D000",
              "irq": 59
            },
            {
              "name": "I2S0",
              "base": "0x4006C000",
              "irq": 117
            }
          ],
          "registers": {
            "ICCR": {
              "offset": "0x00",
              "size": 32,
              "description": "I2S Clock Control Register"
            },
            "IPCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "I2S-PLL Control Register 1"
            },
            "IPCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "I2S-PLL Control Register 2"
            },
            "IPCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S-PLL Control Register 3"
            },
            "IPCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S-PLL Control Register 4"
            },
            "IP_STR": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S-PLL Status Register"
            },
            "IPINT_ENR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S-PLL Interrupt Factor Enable Register"
            },
            "IPINT_CLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S-PLL Interrupt Factor Status Register"
            },
            "IPINT_STR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S-PLL Interrupt Factor Clear Register"
            },
            "IPCR5": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S-PLL Control Register 5"
            }
          },
          "bits": {
            "ICCR": {
              "ICSEL": {
                "bit": 1,
                "description": "I2S clock selection bit"
              },
              "ICEN": {
                "bit": 0,
                "description": "I2S clock output enable bit"
              }
            },
            "IPCR1": {
              "IPLLEN": {
                "bit": 0,
                "description": "I2S-PLL oscillation enable bit"
              }
            },
            "IPCR2": {
              "IPOWT": {
                "bit": 0,
                "description": "I2S-PLL oscillation stabilization wait time setting bits",
                "width": 3
              }
            },
            "IPCR3": {
              "IPLLK": {
                "bit": 0,
                "description": "Frequency division ratio (K) setting bits of the I2S-PLL clock",
                "width": 5
              }
            },
            "IPCR4": {
              "IPLLN": {
                "bit": 0,
                "description": "Frequency division ratio (N) setting bits of the I2S-PLL clock",
                "width": 7
              }
            },
            "IP_STR": {
              "IPRDY": {
                "bit": 0,
                "description": "I2S-PLL oscillation stabilization bit"
              }
            },
            "IPINT_ENR": {
              "IPCSE": {
                "bit": 0,
                "description": "I2S-PLL oscillation stabilization wait complete interrupt enable bit"
              }
            },
            "IPINT_CLR": {
              "IPCSC": {
                "bit": 0,
                "description": "I2S-PLL interrupt factor status bit"
              }
            },
            "IPINT_STR": {
              "IPCSI": {
                "bit": 0,
                "description": "I2S-PLL oscillation stabilization interrupt factor clear bit"
              }
            },
            "IPCR5": {
              "IPLLM": {
                "bit": 0,
                "description": "Frequency division ratio (M) setting bits of the I2S-PLL clock",
                "width": 7
              }
            }
          }
        },
        "SDIF": {
          "instances": [
            {
              "name": "SDIF",
              "base": "0x4006E000",
              "irq": 118
            }
          ],
          "registers": {
            "DUMMY": {
              "offset": "0x00",
              "size": 32,
              "description": "Dummy"
            }
          }
        },
        "PCRC": {
          "instances": [
            {
              "name": "PCRC",
              "base": "0x40080000",
              "irq": 117
            }
          ],
          "registers": {
            "PRGCRC_POLY": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Computing Generator Polynomial Register"
            },
            "PRGCRC_SEED": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Computing Initial Value Register"
            },
            "PRGCRC_FXOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Computing Resault XOR Value Register"
            },
            "PRGCRC_CFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "CRC Computing Configuration Register"
            },
            "PRGCRC_WR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC Computing Input Data Register"
            },
            "PRGCRC_RD": {
              "offset": "0x14",
              "size": 32,
              "description": "CRC Computing Output Data Register"
            }
          },
          "bits": {
            "PRGCRC_CFG": {
              "LOCK": {
                "bit": 28,
                "description": "Lock"
              },
              "CDEN": {
                "bit": 26,
                "description": "DMA request enable"
              },
              "CIEN": {
                "bit": 25,
                "description": "Interrupt request enable"
              },
              "CIRQ": {
                "bit": 24,
                "description": "Interrupt request"
              },
              "SZ": {
                "bit": 22,
                "description": "Input data size",
                "width": 2
              },
              "TEST": {
                "bit": 16,
                "description": "Test",
                "width": 6
              },
              "FI": {
                "bit": 10,
                "description": "Input data format",
                "width": 2
              },
              "FO": {
                "bit": 8,
                "description": "output data format",
                "width": 2
              },
              "CIRQCLR": {
                "bit": 0,
                "description": "Interrupt request clear"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "HSSPI",
              "base": "0xD0000000",
              "irq": 115
            }
          ],
          "registers": {
            "MCTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "PCC0": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral Communication Setting Register 0"
            },
            "PCC1": {
              "offset": "0x08",
              "size": 32,
              "description": "Peripheral Communication Setting Registers 1"
            },
            "PCC2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Peripheral Communication Setting Registers 2"
            },
            "PCC3": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Communication Setting Registers 3"
            },
            "TXF": {
              "offset": "0x14",
              "size": 32,
              "description": "Transmission Interrupt Factor Register"
            },
            "TXE": {
              "offset": "0x18",
              "size": 32,
              "description": "Transmission Interrupt Enable Register"
            },
            "TXC": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmission Interrupt Clear Register"
            },
            "RXF": {
              "offset": "0x20",
              "size": 32,
              "description": "Reception Interrupt Factor Register"
            },
            "RXE": {
              "offset": "0x24",
              "size": 32,
              "description": "Reception Interrupt Enable Register"
            },
            "RXC": {
              "offset": "0x28",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "FAULTF": {
              "offset": "0x2C",
              "size": 32,
              "description": "Fault Interrupt Factor Register"
            },
            "FAULTC": {
              "offset": "0x30",
              "size": 32,
              "description": "Fault Interrupt Clear Register"
            },
            "DMCFG": {
              "offset": "0x34",
              "size": 8,
              "description": "Direct Mode Setting Register"
            },
            "DMDMAEN": {
              "offset": "0x35",
              "size": 8,
              "description": "DMDMAEN"
            },
            "DMSTART": {
              "offset": "0x38",
              "size": 8,
              "description": "Direct Mode Transfer Start Control Register"
            },
            "DMSTOP": {
              "offset": "0x39",
              "size": 8,
              "description": "Direct Mode Transfer Stop Control Register"
            },
            "DMPSEL": {
              "offset": "0x3A",
              "size": 8,
              "description": "Direct Mode Slave Select Register"
            },
            "DMTRP": {
              "offset": "0x3B",
              "size": 8,
              "description": "Direct Mode Transfer Protocol Setting Register"
            },
            "DMBCC": {
              "offset": "0x3C",
              "size": 16,
              "description": "Direct Mode Transfer Byte Count Setting Register"
            },
            "DMBCS": {
              "offset": "0x3E",
              "size": 16,
              "description": "Direct Mode Transfer Remaining Count Register"
            },
            "DMSTATUS": {
              "offset": "0x40",
              "size": 32,
              "description": "Direct Mode Status Register"
            },
            "FIFOCFG": {
              "offset": "0x4C",
              "size": 32,
              "description": "FIFO Setting Register"
            },
            "TXFIFO0": {
              "offset": "0x50",
              "size": 32,
              "description": "TX-FIFO0 Register"
            },
            "TXFIFO1": {
              "offset": "0x54",
              "size": 32,
              "description": "TX-FIFO1 Register"
            },
            "TXFIFO2": {
              "offset": "0x58",
              "size": 32,
              "description": "TX-FIFO2 Register"
            },
            "TXFIFO3": {
              "offset": "0x5C",
              "size": 32,
              "description": "TX-FIFO3 Register"
            },
            "TXFIFO4": {
              "offset": "0x60",
              "size": 32,
              "description": "TX-FIFO4 Register"
            },
            "TXFIFO5": {
              "offset": "0x64",
              "size": 32,
              "description": "TX-FIFO5 Register"
            },
            "TXFIFO6": {
              "offset": "0x68",
              "size": 32,
              "description": "TX-FIFO6 Register"
            },
            "TXFIFO7": {
              "offset": "0x6C",
              "size": 32,
              "description": "TX-FIFO7 Register"
            },
            "TXFIFO8": {
              "offset": "0x70",
              "size": 32,
              "description": "TX-FIFO8 Register"
            },
            "TXFIFO9": {
              "offset": "0x74",
              "size": 32,
              "description": "TX-FIFO9 Register"
            },
            "TXFIFO10": {
              "offset": "0x78",
              "size": 32,
              "description": "TX-FIFO10 Register"
            },
            "TXFIFO11": {
              "offset": "0x7C",
              "size": 32,
              "description": "TX-FIFO11 Register"
            },
            "TXFIFO12": {
              "offset": "0x80",
              "size": 32,
              "description": "TX-FIFO12 Register"
            },
            "TXFIFO13": {
              "offset": "0x84",
              "size": 32,
              "description": "TX-FIFO13 Register"
            },
            "TXFIFO14": {
              "offset": "0x88",
              "size": 32,
              "description": "TX-FIFO14 Register"
            },
            "TXFIFO15": {
              "offset": "0x8C",
              "size": 32,
              "description": "TX-FIFO15 Register"
            },
            "RXFIFO0": {
              "offset": "0x90",
              "size": 32,
              "description": "RX-FIFO0 Register"
            },
            "RXFIFO1": {
              "offset": "0x94",
              "size": 32,
              "description": "RX-FIFO1 read data"
            },
            "RXFIFO2": {
              "offset": "0x98",
              "size": 32,
              "description": "RX-FIFO2 read data"
            },
            "RXFIFO3": {
              "offset": "0x9C",
              "size": 32,
              "description": "RX-FIFO3 read data"
            },
            "RXFIFO4": {
              "offset": "0xA0",
              "size": 32,
              "description": "RX-FIFO4 read data"
            },
            "RXFIFO5": {
              "offset": "0xA4",
              "size": 32,
              "description": "RX-FIFO5 read data"
            },
            "RXFIFO6": {
              "offset": "0xA8",
              "size": 32,
              "description": "RX-FIFO6 read data"
            },
            "RXFIFO7": {
              "offset": "0xAC",
              "size": 32,
              "description": "RX-FIFO7 read data"
            },
            "RXFIFO8": {
              "offset": "0xB0",
              "size": 32,
              "description": "RX-FIFO8 read data"
            },
            "RXFIFO9": {
              "offset": "0xB4",
              "size": 32,
              "description": "RX-FIFO9 read data"
            },
            "RXFIFO10": {
              "offset": "0xB8",
              "size": 32,
              "description": "RX-FIFO10 read data"
            },
            "RXFIFO11": {
              "offset": "0xBC",
              "size": 32,
              "description": "RX-FIFO11 read data"
            },
            "RXFIFO12": {
              "offset": "0xC0",
              "size": 32,
              "description": "RX-FIFO12 read data"
            },
            "RXFIFO13": {
              "offset": "0xC4",
              "size": 32,
              "description": "RX-FIFO13 read data"
            },
            "RXFIFO14": {
              "offset": "0xC8",
              "size": 32,
              "description": "RX-FIFO14 read data"
            },
            "RXFIFO15": {
              "offset": "0xCC",
              "size": 32,
              "description": "RX-FIFO15 read data"
            },
            "CSCFG": {
              "offset": "0xD0",
              "size": 32,
              "description": "32"
            },
            "CSITIME": {
              "offset": "0xD4",
              "size": 32,
              "description": "Command Sequencer Idle Timer Setting Register"
            },
            "CSAEXT": {
              "offset": "0xD8",
              "size": 32,
              "description": "Command Sequencer Address Extension Register"
            },
            "RDCSDC0": {
              "offset": "0xDC",
              "size": 16,
              "description": "Read Command Sequence Data/Control Register 0"
            },
            "RDCSDC1": {
              "offset": "0xDE",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 1"
            },
            "RDCSDC2": {
              "offset": "0xE0",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 2"
            },
            "RDCSDC3": {
              "offset": "0xE2",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 3"
            },
            "RDCSDC4": {
              "offset": "0xE4",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 4"
            },
            "RDCSDC5": {
              "offset": "0xE6",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 5"
            },
            "RDCSDC6": {
              "offset": "0xE8",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 6"
            },
            "RDCSDC7": {
              "offset": "0xEA",
              "size": 32,
              "description": "Read Command Sequence Data/Control Register 7"
            },
            "WRCSDC0": {
              "offset": "0xEC",
              "size": 16,
              "description": "Write Command Sequence Data/Control Register 0"
            },
            "WRCSDC1": {
              "offset": "0xEE",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 1"
            },
            "WRCSDC2": {
              "offset": "0xF0",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 2"
            },
            "WRCSDC3": {
              "offset": "0xF2",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 3"
            },
            "WRCSDC4": {
              "offset": "0xF4",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 4"
            },
            "WRCSDC5": {
              "offset": "0xF6",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 5"
            },
            "WRCSDC6": {
              "offset": "0xF8",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 6"
            },
            "WRCSDC7": {
              "offset": "0xFA",
              "size": 32,
              "description": "Write Command Sequence Data/Control Register 7"
            },
            "MID": {
              "offset": "0xFC",
              "size": 32,
              "description": "Module Identification Register"
            },
            "QDCLKR": {
              "offset": "0x400",
              "size": 8,
              "description": "QDCLKR"
            },
            "DBCNT": {
              "offset": "0x404",
              "size": 8,
              "description": "DBCNT"
            }
          },
          "bits": {
            "MCTRL": {
              "SYNCON": {
                "bit": 5,
                "description": "Synchronizer circuit operation bit"
              },
              "MES": {
                "bit": 4,
                "description": "Module enable status bit"
              },
              "CSEN": {
                "bit": 1,
                "description": "Command sequencer mode enable bit"
              },
              "MEN": {
                "bit": 0,
                "description": "Module enable bit"
              }
            },
            "PCC0": {
              "RDDSEL": {
                "bit": 21,
                "description": "Read deselect time setting bits",
                "width": 2
              },
              "WRDSEL": {
                "bit": 17,
                "description": "Write or different command deselect time setting bits",
                "width": 4
              },
              "SAFESYNC": {
                "bit": 16,
                "description": "Safe synchronization bit"
              },
              "CDRS": {
                "bit": 9,
                "description": "Clock division ratio setting bits",
                "width": 7
              },
              "SENDIAN": {
                "bit": 8,
                "description": "Endian setting bit"
              },
              "SDIR": {
                "bit": 7,
                "description": "Shift direction setting bit"
              },
              "SS2CD": {
                "bit": 5,
                "description": "Slave-select-to-clock-start delay time setting bit",
                "width": 2
              },
              "SSPOL": {
                "bit": 4,
                "description": "Slave select polarity setting bit"
              },
              "RTM": {
                "bit": 3,
                "description": "Timing compensation setting bit"
              },
              "ACES": {
                "bit": 2,
                "description": "Serial data transmission/reception timing setting bit"
              },
              "CPOL": {
                "bit": 1,
                "description": "Serial clock polarity setting bit"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase setting bit"
              }
            },
            "TXF": {
              "TSSRS": {
                "bit": 6,
                "description": "Slave select released detection bit"
              },
              "TFMTS": {
                "bit": 5,
                "description": "TX-FIFO-exceeded-threshold detection bit"
              },
              "TFLETS": {
                "bit": 4,
                "description": "TX-FIFO-less-than-or-equal-to-threshold detection bit"
              },
              "TFUS": {
                "bit": 3,
                "description": "TX-FIFO underrun detection bit"
              },
              "TFOS": {
                "bit": 2,
                "description": "TX-FIFO overrun detection bit"
              },
              "TFES": {
                "bit": 1,
                "description": "TX-FIFO and shift register empty detection bit"
              },
              "TFFS": {
                "bit": 0,
                "description": "TX-FIFO full detection bit"
              }
            },
            "TXE": {
              "TSSRE": {
                "bit": 6,
                "description": "Slave select released detection interrupt enable bit"
              },
              "TFMTE": {
                "bit": 5,
                "description": "TX-FIFO-exceeded-threshold detection interrupt enable bit"
              },
              "TFLETE": {
                "bit": 4,
                "description": "TX-FIFO-less-than-or-equal-to-threshold detection interrupt enable bit"
              },
              "TFUE": {
                "bit": 3,
                "description": "TX-FIFO underrun detection interrupt enable bit"
              },
              "TFOE": {
                "bit": 2,
                "description": "TX-FIFO overrun detection interrupt enable bit"
              },
              "TFEE": {
                "bit": 1,
                "description": "TX-FIFO and shift register empty detection interrupt enable bit"
              },
              "TFFE": {
                "bit": 0,
                "description": "TX-FIFO full detection interrupt enable bit"
              }
            },
            "TXC": {
              "TSSRC": {
                "bit": 6,
                "description": "Slave select released detection clear bit"
              },
              "TFMTC": {
                "bit": 5,
                "description": "TX-FIFO-exceeded-threshold detection clear bit"
              },
              "TFLETC": {
                "bit": 4,
                "description": "TX-FIFO-less-than-or-equal-to-threshold detection clear bit"
              },
              "TFUC": {
                "bit": 3,
                "description": "TX-FIFO underrun detection clear bit"
              },
              "TFOC": {
                "bit": 2,
                "description": "TX-FIFO overrun detection clear bit"
              },
              "TFEC": {
                "bit": 1,
                "description": "TX-FIFO and shift register empty detection clear bit"
              },
              "TFFC": {
                "bit": 0,
                "description": "TX-FIFO full detection clear bit"
              }
            },
            "RXF": {
              "RSSRS": {
                "bit": 6,
                "description": "Slave select released detection bit"
              },
              "RFMTS": {
                "bit": 5,
                "description": "RX-FIFO-exceeded-threshold detection bit"
              },
              "RFLETS": {
                "bit": 4,
                "description": "RX-FIFO-less-than-or-equal-to-threshold detection bit"
              },
              "RFUS": {
                "bit": 3,
                "description": "RX-FIFO underrun detection bit"
              },
              "RFOS": {
                "bit": 2,
                "description": "RX-FIFO overrun detection bit"
              },
              "RFES": {
                "bit": 1,
                "description": "RX-FIFO empty detection bit"
              },
              "RFFS": {
                "bit": 0,
                "description": "RX-FIFO full detection bit"
              }
            },
            "RXE": {
              "RSSRE": {
                "bit": 6,
                "description": "Slave select released detection interrupt enable bit"
              },
              "RFMTE": {
                "bit": 5,
                "description": "RX-FIFO-exceeded-threshold detection interrupt enable bit"
              },
              "RFLETE": {
                "bit": 4,
                "description": "RX-FIFO-less-than-or-equal-to-threshold detection interrupt enable bit"
              },
              "RFUE": {
                "bit": 3,
                "description": "RX-FIFO underrun detection interrupt enable bit"
              },
              "RFOE": {
                "bit": 2,
                "description": "RX-FIFO overrun detection interrupt enable bit"
              },
              "RFEE": {
                "bit": 1,
                "description": "RX-FIFO and shift register empty-state detection interrupt enable bit"
              },
              "RFFE": {
                "bit": 0,
                "description": "RX-FIFO full detection interrupt enable bit"
              }
            },
            "RXC": {
              "RSSRC": {
                "bit": 6,
                "description": "Slave select released detection clear bit"
              },
              "RFMTC": {
                "bit": 5,
                "description": "RX-FIFO-exceeded-threshold detection clear bit"
              },
              "RFLETC": {
                "bit": 4,
                "description": "RX-FIFO-less-than-or-equal-to-threshold detection clear bit"
              },
              "RFUC": {
                "bit": 3,
                "description": "RX-FIFO underrun detection clear bit"
              },
              "RFOC": {
                "bit": 2,
                "description": "RX-FIFO overrun detection clear bit"
              },
              "RFEC": {
                "bit": 1,
                "description": "RX-FIFO and shift register empty-state detection clear bit"
              },
              "RFFC": {
                "bit": 0,
                "description": "RX-FIFO full detection clear bit"
              }
            },
            "FAULTF": {
              "DRCBSFS": {
                "bit": 4,
                "description": "DRCBSFS"
              },
              "DWCBSFS": {
                "bit": 3,
                "description": "DWCBSFS"
              },
              "PVFS": {
                "bit": 2,
                "description": "Protection violation fault detection bit"
              },
              "WAFS": {
                "bit": 1,
                "description": "Write access fault detection bit"
              },
              "UMAFS": {
                "bit": 0,
                "description": "Unmapped memory access fault detection bit"
              }
            },
            "FAULTC": {
              "DRCBSFC": {
                "bit": 4,
                "description": "DRCBSFC"
              },
              "DWCBSFC": {
                "bit": 3,
                "description": "DWCBSFC"
              },
              "PVFC": {
                "bit": 2,
                "description": "Protection violation fault detection clear bit"
              },
              "WAFC": {
                "bit": 1,
                "description": "Write access fault detection clear bit"
              },
              "UMAFC": {
                "bit": 0,
                "description": "Unmapped memory access fault detection clear bit"
              }
            },
            "DMCFG": {
              "SSDC": {
                "bit": 1,
                "description": "Slave select deassertion setting bit"
              }
            },
            "DMDMAEN": {
              "TXDMAEN": {
                "bit": 1,
                "description": "TXDMAEN"
              },
              "RXDMAEN": {
                "bit": 0,
                "description": "RXDMAEN"
              }
            },
            "DMSTART": {
              "START": {
                "bit": 0,
                "description": "Transfer start bit"
              }
            },
            "DMSTOP": {
              "STOP": {
                "bit": 0,
                "description": "Transfer stop bit"
              }
            },
            "DMPSEL": {
              "PSEL": {
                "bit": 0,
                "description": "Peripheral select bits",
                "width": 2
              }
            },
            "DMTRP": {
              "TRP": {
                "bit": 0,
                "description": "Transfer protocol setting bits",
                "width": 4
              }
            },
            "DMBCC": {
              "BCC": {
                "bit": 0,
                "description": "Transferred byte count setting value",
                "width": 16
              }
            },
            "DMBCS": {
              "BCS": {
                "bit": 0,
                "description": "Number of remaining bytes to transfer",
                "width": 16
              }
            },
            "DMSTATUS": {
              "TXFLEVEL": {
                "bit": 16,
                "description": "Remaining TX-FIFO data indication bits",
                "width": 5
              },
              "RXFLEVEL": {
                "bit": 8,
                "description": "Remaining RX-FIFO data indication bits",
                "width": 5
              },
              "TXACTIVE": {
                "bit": 1,
                "description": "Transmission status bit"
              },
              "RXACTIVE": {
                "bit": 0,
                "description": "Reception status bit"
              }
            },
            "FIFOCFG": {
              "TXFLSH": {
                "bit": 12,
                "description": "TX-FIFO clear bit"
              },
              "RXFLSH": {
                "bit": 11,
                "description": "RX-FIFO clear bit"
              },
              "TXCTRL": {
                "bit": 10,
                "description": "TX-FIFO transmission data control bit"
              },
              "FWIDTH": {
                "bit": 8,
                "description": "FIFO bit width setting value",
                "width": 2
              },
              "TXFTH": {
                "bit": 4,
                "description": "TX-FIFO threshold",
                "width": 4
              },
              "RXFTH": {
                "bit": 0,
                "description": "RX-FIFO threshold",
                "width": 4
              }
            },
            "TXFIFO0": {
              "TXDATA": {
                "bit": 0,
                "description": "TX-FIFO0 write data",
                "width": 32
              }
            },
            "RXFIFO0": {
              "RXDATA": {
                "bit": 0,
                "description": "RX-FIFO0 read data",
                "width": 32
              }
            },
            "CSCFG": {
              "MSEL": {
                "bit": 16,
                "description": "Memory device selection bits",
                "width": 4
              },
              "SSEL3EN": {
                "bit": 11,
                "description": "Slave select 3 enable bit"
              },
              "SSEL2EN": {
                "bit": 10,
                "description": "Slave select 2 enable bit"
              },
              "SSEL1EN": {
                "bit": 9,
                "description": "Slave select 1 enable bit"
              },
              "SSEL0EN": {
                "bit": 8,
                "description": "Slave select 0 enable bit"
              },
              "MBM": {
                "bit": 1,
                "description": "SPI data width setting bits",
                "width": 2
              },
              "SRAM": {
                "bit": 0,
                "description": "Readable/Writable or Read only selection bit"
              }
            },
            "CSITIME": {
              "ITIME": {
                "bit": 0,
                "description": "Idle timer setting value",
                "width": 16
              }
            },
            "CSAEXT": {
              "AEXT": {
                "bit": 13,
                "description": "Address extension bits",
                "width": 19
              }
            },
            "RDCSDC0": {
              "RDCSDATA": {
                "bit": 8,
                "description": "Read command sequencer data/control setting values",
                "width": 8
              },
              "CONT": {
                "bit": 3,
                "description": "Continuous instruction setting bit"
              },
              "TRP": {
                "bit": 1,
                "description": "Serial interface width control bits",
                "width": 2
              },
              "DEC": {
                "bit": 0,
                "description": "Decode control bit"
              }
            },
            "WRCSDC0": {
              "WRCSDATA": {
                "bit": 8,
                "description": "Write command sequencer data/control setting values",
                "width": 8
              },
              "CONT": {
                "bit": 3,
                "description": "Continuous instruction setting bit"
              },
              "TRP": {
                "bit": 1,
                "description": "Serial interface width control bits",
                "width": 2
              },
              "DEC": {
                "bit": 0,
                "description": "Decode control bit"
              }
            },
            "MID": {
              "MID": {
                "bit": 0,
                "description": "Module identification information bits",
                "width": 32
              }
            },
            "QDCLKR": {
              "QHDIV": {
                "bit": 0,
                "description": "QHDIV",
                "width": 4
              }
            },
            "DBCNT": {
              "TXDBEN": {
                "bit": 1,
                "description": "TXDBEN"
              },
              "RXDBEN": {
                "bit": 0,
                "description": "RXDBEN"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 144,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "CSV_IRQHandler"
          },
          {
            "number": 17,
            "name": "SWDT_IRQHandler"
          },
          {
            "number": 18,
            "name": "LVD_IRQHandler"
          },
          {
            "number": 27,
            "name": "EXINT0_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXINT1_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXINT2_IRQHandler"
          },
          {
            "number": 30,
            "name": "EXINT3_IRQHandler"
          },
          {
            "number": 31,
            "name": "EXINT4_IRQHandler"
          },
          {
            "number": 32,
            "name": "EXINT5_IRQHandler"
          },
          {
            "number": 33,
            "name": "EXINT6_IRQHandler"
          },
          {
            "number": 34,
            "name": "EXINT7_IRQHandler"
          },
          {
            "number": 35,
            "name": "QPRC0_IRQHandler"
          },
          {
            "number": 36,
            "name": "QPRC1_IRQHandler"
          },
          {
            "number": 37,
            "name": "WFG0_DTIF0_IRQHandler"
          },
          {
            "number": 38,
            "name": "WFG1_DTIF1_IRQHandler"
          },
          {
            "number": 39,
            "name": "WFG2_DTIF2_IRQHandler"
          },
          {
            "number": 40,
            "name": "FRT0_PEAK_IRQHandler"
          },
          {
            "number": 41,
            "name": "FRT0_ZERO_IRQHandler"
          },
          {
            "number": 42,
            "name": "ICU0_IRQHandler"
          },
          {
            "number": 43,
            "name": "OCU0_IRQHandler"
          },
          {
            "number": 44,
            "name": "FRT1_PEAK_IRQHandler"
          },
          {
            "number": 45,
            "name": "FRT1_ZERO_IRQHandler"
          },
          {
            "number": 46,
            "name": "ICU1_IRQHandler"
          },
          {
            "number": 47,
            "name": "OCU1_IRQHandler"
          },
          {
            "number": 48,
            "name": "FRT2_PEAK_IRQHandler"
          },
          {
            "number": 49,
            "name": "FRT2_ZERO_IRQHandler"
          },
          {
            "number": 50,
            "name": "ICU2_IRQHandler"
          },
          {
            "number": 51,
            "name": "OCU2_IRQHandler"
          },
          {
            "number": 52,
            "name": "PPG00_02_04_IRQHandler"
          },
          {
            "number": 53,
            "name": "PPG08_10_12_IRQHandler"
          },
          {
            "number": 54,
            "name": "PPG16_18_20_IRQHandler"
          },
          {
            "number": 55,
            "name": "BT0_IRQHandler"
          },
          {
            "number": 56,
            "name": "BT1_IRQHandler"
          },
          {
            "number": 57,
            "name": "BT2_IRQHandler"
          },
          {
            "number": 58,
            "name": "BT3_IRQHandler"
          },
          {
            "number": 59,
            "name": "BT4_IRQHandler"
          },
          {
            "number": 60,
            "name": "BT5_IRQHandler"
          },
          {
            "number": 61,
            "name": "BT6_IRQHandler"
          },
          {
            "number": 62,
            "name": "BT7_IRQHandler"
          },
          {
            "number": 63,
            "name": "DT1_2_IRQHandler"
          },
          {
            "number": 64,
            "name": "WC_IRQHandler"
          },
          {
            "number": 65,
            "name": "EXTBUS_ERR_IRQHandler"
          },
          {
            "number": 66,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 67,
            "name": "EXINT8_IRQHandler"
          },
          {
            "number": 68,
            "name": "EXINT9_IRQHandler"
          },
          {
            "number": 69,
            "name": "EXINT10_IRQHandler"
          },
          {
            "number": 70,
            "name": "EXINT11_IRQHandler"
          },
          {
            "number": 71,
            "name": "EXINT12_IRQHandler"
          },
          {
            "number": 72,
            "name": "EXINT13_IRQHandler"
          },
          {
            "number": 73,
            "name": "EXINT14_IRQHandler"
          },
          {
            "number": 74,
            "name": "EXINT15_IRQHandler"
          },
          {
            "number": 75,
            "name": "TIM_IRQHandler"
          },
          {
            "number": 76,
            "name": "MFS0_RX_IRQHandler"
          },
          {
            "number": 77,
            "name": "MFS0_TX_IRQHandler"
          },
          {
            "number": 78,
            "name": "MFS1_RX_IRQHandler"
          },
          {
            "number": 79,
            "name": "MFS1_TX_IRQHandler"
          },
          {
            "number": 80,
            "name": "MFS2_RX_IRQHandler"
          },
          {
            "number": 81,
            "name": "MFS2_TX_IRQHandler"
          },
          {
            "number": 82,
            "name": "MFS3_RX_IRQHandler"
          },
          {
            "number": 83,
            "name": "MFS3_TX_IRQHandler"
          },
          {
            "number": 84,
            "name": "MFS4_RX_IRQHandler"
          },
          {
            "number": 85,
            "name": "MFS4_TX_IRQHandler"
          },
          {
            "number": 86,
            "name": "MFS5_RX_IRQHandler"
          },
          {
            "number": 87,
            "name": "MFS5_TX_IRQHandler"
          },
          {
            "number": 88,
            "name": "MFS6_RX_IRQHandler"
          },
          {
            "number": 89,
            "name": "MFS6_TX_IRQHandler"
          },
          {
            "number": 90,
            "name": "MFS7_RX_IRQHandler"
          },
          {
            "number": 91,
            "name": "MFS7_TX_IRQHandler"
          },
          {
            "number": 92,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 93,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 94,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 95,
            "name": "USB0_HOST_IRQHandler"
          },
          {
            "number": 96,
            "name": "CAN0_IRQHandler"
          },
          {
            "number": 97,
            "name": "CAN1_IRQHandler"
          },
          {
            "number": 98,
            "name": "ETHER0_IRQHandler"
          },
          {
            "number": 99,
            "name": "DMAC0_IRQHandler"
          },
          {
            "number": 100,
            "name": "DMAC1_IRQHandler"
          },
          {
            "number": 101,
            "name": "DMAC2_IRQHandler"
          },
          {
            "number": 102,
            "name": "DMAC3_IRQHandler"
          },
          {
            "number": 103,
            "name": "DMAC4_IRQHandler"
          },
          {
            "number": 104,
            "name": "DMAC5_IRQHandler"
          },
          {
            "number": 105,
            "name": "DMAC6_IRQHandler"
          },
          {
            "number": 106,
            "name": "DMAC7_IRQHandler"
          },
          {
            "number": 107,
            "name": "DSTC_IRQHandler"
          },
          {
            "number": 108,
            "name": "EXINT16_17_18_19_IRQHandler"
          },
          {
            "number": 109,
            "name": "EXINT20_21_22_23_IRQHandler"
          },
          {
            "number": 110,
            "name": "EXINT24_25_26_27_IRQHandler"
          },
          {
            "number": 111,
            "name": "EXINT28_29_30_31_IRQHandler"
          },
          {
            "number": 112,
            "name": "QPRC2_IRQHandler"
          },
          {
            "number": 113,
            "name": "QPRC3_IRQHandler"
          },
          {
            "number": 114,
            "name": "BT8_IRQHandler"
          },
          {
            "number": 115,
            "name": "BT9_IRQHandler"
          },
          {
            "number": 116,
            "name": "BT10_IRQHandler"
          },
          {
            "number": 117,
            "name": "BT11_IRQHandler"
          },
          {
            "number": 118,
            "name": "BT12_13_14_15_IRQHandler"
          },
          {
            "number": 119,
            "name": "MFS8_RX_IRQHandler"
          },
          {
            "number": 120,
            "name": "MFS8_TX_IRQHandler"
          },
          {
            "number": 121,
            "name": "MFS9_RX_IRQHandler"
          },
          {
            "number": 122,
            "name": "MFS9_TX_IRQHandler"
          },
          {
            "number": 123,
            "name": "MFS10_RX_IRQHandler"
          },
          {
            "number": 124,
            "name": "MFS10_TX_IRQHandler"
          },
          {
            "number": 125,
            "name": "MFS11_RX_IRQHandler"
          },
          {
            "number": 126,
            "name": "MFS11_TX_IRQHandler"
          },
          {
            "number": 127,
            "name": "ADC2_IRQHandler"
          },
          {
            "number": 129,
            "name": "USB1_HDMICEC0_IRQHandler"
          },
          {
            "number": 130,
            "name": "USB1_HOST_HDMICEC1_IRQHandler"
          },
          {
            "number": 131,
            "name": "HSSPI_IRQHandler"
          },
          {
            "number": 133,
            "name": "PRGCRC_I2S_IRQHandler"
          },
          {
            "number": 134,
            "name": "SD_IRQHandler"
          },
          {
            "number": 135,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 136,
            "name": "MFS12_RX_IRQHandler"
          },
          {
            "number": 137,
            "name": "MFS12_TX_IRQHandler"
          },
          {
            "number": 138,
            "name": "MFS13_RX_IRQHandler"
          },
          {
            "number": 139,
            "name": "MFS13_TX_IRQHandler"
          },
          {
            "number": 140,
            "name": "MFS14_RX_IRQHandler"
          },
          {
            "number": 141,
            "name": "MFS14_TX_IRQHandler"
          },
          {
            "number": 142,
            "name": "MFS15_RX_IRQHandler"
          },
          {
            "number": 143,
            "name": "MFS15_TX_IRQHandler"
          }
        ]
      }
    }
  }
}