/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/displayport_v7_0_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap displayport_v7_0_9 /home/feilong/Storages/fpga/000_vivado_sim_linux32/displayport_v7_0_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work displayport_v7_0_9 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/displayport_v7_0_9/.cxl.verilog.displayport_v7_0_9.displayport_v7_0_9.lin64.cmf
