# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projet.srcs/sources_1/new/FF_generic.vhd" \
"../../../../projet.srcs/sim_1/new/TB_FFFF.vhd" \

# Do not sort compile order
nosort
