Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-17-01/27-openroad-globalplacement/tt_um_felixfeierabend.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129391    0.129391 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129391 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.009123    0.154261    0.749374    0.878766 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.154261    0.000005    0.878771 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004988    0.249718    0.199198    1.077969 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.249718    0.000016    1.077985 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003177    0.152747    0.130443    1.208428 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.152747    0.000002    1.208430 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.208430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129391    0.129391 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129391 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379391   clock uncertainty
                                  0.000000    0.379391   clock reconvergence pessimism
                                  0.153379    0.532770   library hold time
                                              0.532770   data required time
---------------------------------------------------------------------------------------------
                                              0.532770   data required time
                                             -1.208430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675660   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129552    0.129552 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129552 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012477    0.183633    0.771992    0.901544 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.183633    0.000046    0.901590 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004204    0.245791    0.184114    1.085704 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.245791    0.000002    1.085706 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003068    0.199867    0.167822    1.253529 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.199867    0.000000    1.253529 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.253529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129552    0.129552 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129552 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379552   clock uncertainty
                                  0.000000    0.379552   clock reconvergence pessimism
                                  0.144750    0.524302   library hold time
                                              0.524302   data required time
---------------------------------------------------------------------------------------------
                                              0.524302   data required time
                                             -1.253529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729227   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129567    0.129567 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129567 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012490    0.178425    0.772034    0.901601 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.178425    0.000060    0.901661 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004225    0.236929    0.193971    1.095632 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.236929    0.000003    1.095635 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003167    0.184952    0.167316    1.262951 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.184952    0.000002    1.262954 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.262954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129567    0.129567 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129567 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379567   clock uncertainty
                                  0.000000    0.379567   clock reconvergence pessimism
                                  0.147481    0.527048   library hold time
                                              0.527048   data required time
---------------------------------------------------------------------------------------------
                                              0.527048   data required time
                                             -1.262954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735906   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129449    0.129449 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129449 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020759    0.420657    1.067722    1.197171 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.420657    0.000015    1.197186 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003274    0.163543    0.114645    1.311831 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.163543    0.000004    1.311835 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.311835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129449    0.129449 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129449 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379449   clock uncertainty
                                  0.000000    0.379449   clock reconvergence pessimism
                                  0.151402    0.530851   library hold time
                                              0.530851   data required time
---------------------------------------------------------------------------------------------
                                              0.530851   data required time
                                             -1.311835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780984   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129423    0.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017330    0.226125    0.804711    0.934135 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.226125    0.000011    0.934146 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004968    0.281219    0.260448    1.194594 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.281219    0.000016    1.194610 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003143    0.160531    0.134338    1.328947 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.160531    0.000002    1.328949 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.328949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129423    0.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379423   clock uncertainty
                                  0.000000    0.379423   clock reconvergence pessimism
                                  0.151953    0.531377   library hold time
                                              0.531377   data required time
---------------------------------------------------------------------------------------------
                                              0.531377   data required time
                                             -1.328949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797573   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129461    0.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020562    0.254852    0.825729    0.955190 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.254852    0.000058    0.955248 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004393    0.269899    0.258521    1.213769 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.269899    0.000003    1.213772 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003221    0.158526    0.133635    1.347407 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.158526    0.000003    1.347410 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.347410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129461    0.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379461   clock uncertainty
                                  0.000000    0.379461   clock reconvergence pessimism
                                  0.152321    0.531782   library hold time
                                              0.531782   data required time
---------------------------------------------------------------------------------------------
                                              0.531782   data required time
                                             -1.347410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815628   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129507    0.129507 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129507 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004585    0.170780    0.904368    1.033874 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.170780    0.000002    1.033876 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006478    0.142168    0.129255    1.163132 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.142168    0.000049    1.163181 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014281    0.519412    0.348787    1.511968 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _062_ (net)
                      0.519412    0.000021    1.511989 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003125    0.174179    0.103460    1.615449 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.174179    0.000002    1.615450 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.615450   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129525    0.129525 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129525 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379525   clock uncertainty
                                  0.000000    0.379525   clock reconvergence pessimism
                                  0.149454    0.528979   library hold time
                                              0.528979   data required time
---------------------------------------------------------------------------------------------
                                              0.528979   data required time
                                             -1.615450   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086472   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949562    5.949562 ^ rst_n (in)
                                                         rst_n (net)
                      3.392383    0.000000    5.949562 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129507    0.129507 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129507 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379506   clock uncertainty
                                  0.000000    0.379506   clock reconvergence pessimism
                                  0.519500    0.899007   library removal time
                                              0.899007   data required time
---------------------------------------------------------------------------------------------
                                              0.899007   data required time
                                             -5.949562   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050555   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949661    5.949660 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949660 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129567    0.129567 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129567 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379567   clock uncertainty
                                  0.000000    0.379567   clock reconvergence pessimism
                                  0.519500    0.899067   library removal time
                                              0.899067   data required time
---------------------------------------------------------------------------------------------
                                              0.899067   data required time
                                             -5.949660   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050593   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949596    5.949595 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949595 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129498    0.129498 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129498 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379499   clock uncertainty
                                  0.000000    0.379499   clock reconvergence pessimism
                                  0.519500    0.898999   library removal time
                                              0.898999   data required time
---------------------------------------------------------------------------------------------
                                              0.898999   data required time
                                             -5.949595   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050597   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949625    5.949625 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949625 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129452    0.129452 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129452 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379452   clock uncertainty
                                  0.000000    0.379452   clock reconvergence pessimism
                                  0.519500    0.898953   library removal time
                                              0.898953   data required time
---------------------------------------------------------------------------------------------
                                              0.898953   data required time
                                             -5.949625   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050672   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949778    5.949778 ^ rst_n (in)
                                                         rst_n (net)
                      3.392385    0.000000    5.949778 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129552    0.129552 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129552 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379552   clock uncertainty
                                  0.000000    0.379552   clock reconvergence pessimism
                                  0.519500    0.899053   library removal time
                                              0.899053   data required time
---------------------------------------------------------------------------------------------
                                              0.899053   data required time
                                             -5.949778   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050725   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949803    5.949803 ^ rst_n (in)
                                                         rst_n (net)
                      3.392385    0.000000    5.949803 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129525    0.129525 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129525 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379525   clock uncertainty
                                  0.000000    0.379525   clock reconvergence pessimism
                                  0.519500    0.899025   library removal time
                                              0.899025   data required time
---------------------------------------------------------------------------------------------
                                              0.899025   data required time
                                             -5.949803   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050778   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949951    5.949951 ^ rst_n (in)
                                                         rst_n (net)
                      3.392387    0.000000    5.949951 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129461    0.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379461   clock uncertainty
                                  0.000000    0.379461   clock reconvergence pessimism
                                  0.519500    0.898962   library removal time
                                              0.898962   data required time
---------------------------------------------------------------------------------------------
                                              0.898962   data required time
                                             -5.949951   data arrival time
---------------------------------------------------------------------------------------------
                                              5.050990   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950089    5.950089 ^ rst_n (in)
                                                         rst_n (net)
                      3.392388    0.000000    5.950089 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129449    0.129449 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129449 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379449   clock uncertainty
                                  0.000000    0.379449   clock reconvergence pessimism
                                  0.519500    0.898950   library removal time
                                              0.898950   data required time
---------------------------------------------------------------------------------------------
                                              0.898950   data required time
                                             -5.950089   data arrival time
---------------------------------------------------------------------------------------------
                                              5.051139   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950201    5.950202 ^ rst_n (in)
                                                         rst_n (net)
                      3.392389    0.000000    5.950202 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129423    0.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379423   clock uncertainty
                                  0.000000    0.379423   clock reconvergence pessimism
                                  0.519501    0.898924   library removal time
                                              0.898924   data required time
---------------------------------------------------------------------------------------------
                                              0.898924   data required time
                                             -5.950202   data arrival time
---------------------------------------------------------------------------------------------
                                              5.051277   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950282    5.950282 ^ rst_n (in)
                                                         rst_n (net)
                      3.392390    0.000000    5.950282 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129391    0.129391 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129391 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379391   clock uncertainty
                                  0.000000    0.379391   clock reconvergence pessimism
                                  0.519501    0.898892   library removal time
                                              0.898892   data required time
---------------------------------------------------------------------------------------------
                                              0.898892   data required time
                                             -5.950282   data arrival time
---------------------------------------------------------------------------------------------
                                              5.051390   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950325    5.950325 ^ rst_n (in)
                                                         rst_n (net)
                      3.392390    0.000000    5.950325 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129361    0.129361 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129361 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379361   clock uncertainty
                                  0.000000    0.379361   clock reconvergence pessimism
                                  0.519501    0.898861   library removal time
                                              0.898861   data required time
---------------------------------------------------------------------------------------------
                                              0.898861   data required time
                                             -5.950325   data arrival time
---------------------------------------------------------------------------------------------
                                              5.051464   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950371    5.950371 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950371 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129333    0.129333 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129333 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379333   clock uncertainty
                                  0.000000    0.379333   clock reconvergence pessimism
                                  0.519501    0.898833   library removal time
                                              0.898833   data required time
---------------------------------------------------------------------------------------------
                                              0.898833   data required time
                                             -5.950371   data arrival time
---------------------------------------------------------------------------------------------
                                              5.051537   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950367    5.950367 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950367 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
    13    0.053365    0.249095    0.129317    0.129317 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000    0.129317 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.379317   clock uncertainty
                                  0.000000    0.379317   clock reconvergence pessimism
                                  0.519501    0.898818   library removal time
                                              0.898818   data required time
---------------------------------------------------------------------------------------------
                                              0.898818   data required time
                                             -5.950367   data arrival time
---------------------------------------------------------------------------------------------
                                              5.051549   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950371    5.950371 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950371 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950371   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129333   20.129333 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129333 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879333   clock uncertainty
                                  0.000000   19.879333   clock reconvergence pessimism
                                 -0.857305   19.022030   library recovery time
                                             19.022030   data required time
---------------------------------------------------------------------------------------------
                                             19.022030   data required time
                                             -5.950371   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950367    5.950367 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950367 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950367   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129317   20.129318 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129318 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879318   clock uncertainty
                                  0.000000   19.879318   clock reconvergence pessimism
                                 -0.857305   19.022013   library recovery time
                                             19.022013   data required time
---------------------------------------------------------------------------------------------
                                             19.022013   data required time
                                             -5.950367   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071646   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950325    5.950325 ^ rst_n (in)
                                                         rst_n (net)
                      3.392390    0.000000    5.950325 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950325   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129361   20.129362 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129362 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879362   clock uncertainty
                                  0.000000   19.879362   clock reconvergence pessimism
                                 -0.857305   19.022057   library recovery time
                                             19.022057   data required time
---------------------------------------------------------------------------------------------
                                             19.022057   data required time
                                             -5.950325   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071733   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950282    5.950282 ^ rst_n (in)
                                                         rst_n (net)
                      3.392390    0.000000    5.950282 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950282   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129392   20.129393 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129393 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879393   clock uncertainty
                                  0.000000   19.879393   clock reconvergence pessimism
                                 -0.857305   19.022087   library recovery time
                                             19.022087   data required time
---------------------------------------------------------------------------------------------
                                             19.022087   data required time
                                             -5.950282   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071805   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950201    5.950202 ^ rst_n (in)
                                                         rst_n (net)
                      3.392389    0.000000    5.950202 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950202   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129424   20.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879425   clock uncertainty
                                  0.000000   19.879425   clock reconvergence pessimism
                                 -0.857305   19.022120   library recovery time
                                             19.022120   data required time
---------------------------------------------------------------------------------------------
                                             19.022120   data required time
                                             -5.950202   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071918   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950089    5.950089 ^ rst_n (in)
                                                         rst_n (net)
                      3.392388    0.000000    5.950089 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950089   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129448   20.129450 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129450 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879450   clock uncertainty
                                  0.000000   19.879450   clock reconvergence pessimism
                                 -0.857304   19.022146   library recovery time
                                             19.022146   data required time
---------------------------------------------------------------------------------------------
                                             19.022146   data required time
                                             -5.950089   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072058   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949951    5.949951 ^ rst_n (in)
                                                         rst_n (net)
                      3.392387    0.000000    5.949951 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949951   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129461   20.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879461   clock uncertainty
                                  0.000000   19.879461   clock reconvergence pessimism
                                 -0.857304   19.022158   library recovery time
                                             19.022158   data required time
---------------------------------------------------------------------------------------------
                                             19.022158   data required time
                                             -5.949951   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072206   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949803    5.949803 ^ rst_n (in)
                                                         rst_n (net)
                      3.392385    0.000000    5.949803 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949803   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129525   20.129526 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129526 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879526   clock uncertainty
                                  0.000000   19.879526   clock reconvergence pessimism
                                 -0.857303   19.022223   library recovery time
                                             19.022223   data required time
---------------------------------------------------------------------------------------------
                                             19.022223   data required time
                                             -5.949803   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072419   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949778    5.949778 ^ rst_n (in)
                                                         rst_n (net)
                      3.392385    0.000000    5.949778 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949778   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129551   20.129553 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129553 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879553   clock uncertainty
                                  0.000000   19.879553   clock reconvergence pessimism
                                 -0.857303   19.022249   library recovery time
                                             19.022249   data required time
---------------------------------------------------------------------------------------------
                                             19.022249   data required time
                                             -5.949778   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072472   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949625    5.949625 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949625 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949625   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129452   20.129452 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129452 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879454   clock uncertainty
                                  0.000000   19.879454   clock reconvergence pessimism
                                 -0.857303   19.022152   library recovery time
                                             19.022152   data required time
---------------------------------------------------------------------------------------------
                                             19.022152   data required time
                                             -5.949625   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072527   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949661    5.949660 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949660 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949660   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129567   20.129568 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129568 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879568   clock uncertainty
                                  0.000000   19.879568   clock reconvergence pessimism
                                 -0.857303   19.022266   library recovery time
                                             19.022266   data required time
---------------------------------------------------------------------------------------------
                                             19.022266   data required time
                                             -5.949660   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072606   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949596    5.949595 ^ rst_n (in)
                                                         rst_n (net)
                      3.392384    0.000000    5.949595 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949595   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129498   20.129499 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129499 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879499   clock uncertainty
                                  0.000000   19.879499   clock reconvergence pessimism
                                 -0.857302   19.022198   library recovery time
                                             19.022198   data required time
---------------------------------------------------------------------------------------------
                                             19.022198   data required time
                                             -5.949595   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072602   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.949562    5.949562 ^ rst_n (in)
                                                         rst_n (net)
                      3.392383    0.000000    5.949562 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.949562   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129507   20.129507 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129507 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879509   clock uncertainty
                                  0.000000   19.879509   clock reconvergence pessimism
                                 -0.857302   19.022207   library recovery time
                                             19.022207   data required time
---------------------------------------------------------------------------------------------
                                             19.022207   data required time
                                             -5.949562   data arrival time
---------------------------------------------------------------------------------------------
                                             13.072644   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000164    4.462863 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003167    0.372963    0.312588    4.775451 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.372963    0.000002    4.775453 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775453   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129567   20.129568 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129568 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879568   clock uncertainty
                                  0.000000   19.879568   clock reconvergence pessimism
                                 -0.318516   19.561052   library setup time
                                             19.561052   data required time
---------------------------------------------------------------------------------------------
                                             19.561052   data required time
                                             -4.775453   data arrival time
---------------------------------------------------------------------------------------------
                                             14.785599   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000094    4.462792 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003068    0.368882    0.310192    4.772985 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.368882    0.000000    4.772986 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.772986   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129551   20.129553 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129553 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879553   clock uncertainty
                                  0.000000   19.879553   clock reconvergence pessimism
                                 -0.317925   19.561628   library setup time
                                             19.561628   data required time
---------------------------------------------------------------------------------------------
                                             19.561628   data required time
                                             -4.772986   data arrival time
---------------------------------------------------------------------------------------------
                                             14.788642   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000241    4.462940 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003221    0.261268    0.252596    4.715536 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.261268    0.000003    4.715539 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.715539   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129461   20.129461 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129461 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879461   clock uncertainty
                                  0.000000   19.879461   clock reconvergence pessimism
                                 -0.298331   19.581133   library setup time
                                             19.581133   data required time
---------------------------------------------------------------------------------------------
                                             19.581133   data required time
                                             -4.715539   data arrival time
---------------------------------------------------------------------------------------------
                                             14.865594   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000311    4.463010 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003177    0.260113    0.251759    4.714769 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.260113    0.000002    4.714771 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.714771   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129392   20.129393 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129393 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879393   clock uncertainty
                                  0.000000   19.879393   clock reconvergence pessimism
                                 -0.298094   19.581299   library setup time
                                             19.581299   data required time
---------------------------------------------------------------------------------------------
                                             19.581299   data required time
                                             -4.714771   data arrival time
---------------------------------------------------------------------------------------------
                                             14.866528   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000302    4.463000 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003143    0.259242    0.251127    4.714128 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.259242    0.000002    4.714129 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.714129   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129424   20.129423 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129423 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879425   clock uncertainty
                                  0.000000   19.879425   clock reconvergence pessimism
                                 -0.297916   19.581509   library setup time
                                             19.581509   data required time
---------------------------------------------------------------------------------------------
                                             19.581509   data required time
                                             -4.714129   data arrival time
---------------------------------------------------------------------------------------------
                                             14.867379   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000278    4.462976 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003274    0.269370    0.233803    4.696780 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.269370    0.000004    4.696783 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.696783   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129448   20.129450 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129450 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879450   clock uncertainty
                                  0.000000   19.879450   clock reconvergence pessimism
                                 -0.299990   19.579458   library setup time
                                             19.579458   data required time
---------------------------------------------------------------------------------------------
                                             19.579458   data required time
                                             -4.696783   data arrival time
---------------------------------------------------------------------------------------------
                                             14.882675   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004145    0.383669    0.168731    4.280463 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.383669    0.000003    4.280466 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003125    0.328172    0.277673    4.558139 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.328172    0.000002    4.558141 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.558141   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129525   20.129526 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129526 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879526   clock uncertainty
                                  0.000000   19.879526   clock reconvergence pessimism
                                 -0.312026   19.567501   library setup time
                                             19.567501   data required time
---------------------------------------------------------------------------------------------
                                             19.567501   data required time
                                             -4.558141   data arrival time
---------------------------------------------------------------------------------------------
                                             15.009359   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.208827    3.392365    1.950371    5.950371 ^ rst_n (in)
                                                         rst_n (net)
                      3.392391    0.000000    5.950371 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.950371   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129333   20.129333 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129333 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879333   clock uncertainty
                                  0.000000   19.879333   clock reconvergence pessimism
                                 -0.857305   19.022030   library recovery time
                                             19.022030   data required time
---------------------------------------------------------------------------------------------
                                             19.022030   data required time
                                             -5.950371   data arrival time
---------------------------------------------------------------------------------------------
                                             13.071658   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011577    0.234642    0.111732    4.111732 ^ ena (in)
                                                         ena (net)
                      0.234642    0.000000    4.111732 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030379    0.489945    0.350967    4.462699 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.489945    0.000164    4.462863 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003167    0.372963    0.312588    4.775451 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.372963    0.000002    4.775453 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775453   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.053365    0.249095    0.129567   20.129568 ^ clk (in)
                                                         clk (net)
                      0.249095    0.000000   20.129568 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.879568   clock uncertainty
                                  0.000000   19.879568   clock reconvergence pessimism
                                 -0.318516   19.561052   library setup time
                                             19.561052   data required time
---------------------------------------------------------------------------------------------
                                             19.561052   data required time
                                             -4.775453   data arrival time
---------------------------------------------------------------------------------------------
                                             14.785599   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_178_/RN                                3.000000    3.392391   -0.392391 (VIOLATED)
_179_/RN                                3.000000    3.392391   -0.392391 (VIOLATED)
_180_/RN                                3.000000    3.392390   -0.392390 (VIOLATED)
_174_/RN                                3.000000    3.392390   -0.392390 (VIOLATED)
_173_/RN                                3.000000    3.392389   -0.392389 (VIOLATED)
_169_/RN                                3.000000    3.392388   -0.392388 (VIOLATED)
_170_/RN                                3.000000    3.392387   -0.392387 (VIOLATED)
_172_/RN                                3.000000    3.392385   -0.392385 (VIOLATED)
_198_/RN                                3.000000    3.392385   -0.392386 (VIOLATED)
_171_/RN                                3.000000    3.392384   -0.392384 (VIOLATED)
_175_/RN                                3.000000    3.392384   -0.392384 (VIOLATED)
_177_/RN                                3.000000    3.392384   -0.392384 (VIOLATED)
_176_/RN                                3.000000    3.392383   -0.392383 (VIOLATED)
_157_/I                                 3.000000    3.392383   -0.392383 (VIOLATED)
_158_/I                                 3.000000    3.392381   -0.392381 (VIOLATED)
_193_/RN                                3.000000    3.392378   -0.392378 (VIOLATED)
rst_n                                   3.000000    3.392365   -0.392365 (VIOLATED)
_094_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_156_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_159_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_160_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_161_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_162_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_163_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_164_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_165_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_166_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_167_/I                                 3.000000    3.392365   -0.392365 (VIOLATED)
_194_/RN                                3.000000    3.392365   -0.392365 (VIOLATED)
_195_/RN                                3.000000    3.392365   -0.392365 (VIOLATED)
_196_/SETN                              3.000000    3.392365   -0.392365 (VIOLATED)
_197_/RN                                3.000000    3.392365   -0.392365 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_198_/Q                                  10     20    -10 (VIOLATED)
clk                                      10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.208827   -0.008827 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 32
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 32
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 3
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 18 unclocked register/latch pins.
  _168_/CLK
  _181_/CLK
  _182_/CLK
  _183_/CLK
  _184_/CLK
  _185_/CLK
  _186_/CLK
  _187_/CLK
  _188_/CLK
  _189_/CLK
  _190_/CLK
  _191_/CLK
  _192_/CLK
  _193_/CLK
  _194_/CLK
  _195_/CLK
  _196_/CLK
  _197_/CLK
Warning: There are 48 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _168_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.754380e-04 2.527317e-05 1.358747e-08 5.007247e-04  84.2%
Combinational        7.527560e-05 1.838984e-05 1.079504e-08 9.367623e-05  15.8%
Clock                0.000000e+00 0.000000e+00 6.650000e-09 6.650000e-09   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.507135e-04 4.366301e-05 3.103245e-08 5.944076e-04 100.0%
                            92.6%         7.3%         0.0%
Writing metric power__internal__total: 0.000550713506527245
Writing metric power__switching__total: 4.3663014366757125e-5
Writing metric power__leakage__total: 3.103244594626631e-8
Writing metric power__total: 0.0005944075528532267

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25024935609838306
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.129317 source latency _179_/CLK ^
-0.129567 target latency _171_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250249 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.25017519319824066
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.129567 source latency _171_/CLK ^
-0.129391 target latency _174_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250175 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.6756595474353347
nom_tt_025C_5v00: 0.6756595474353347
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 13.071657903861123
nom_tt_025C_5v00: 13.071657903861123
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.675660
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 1e30
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.129317         network latency _179_/CLK
        1.814267 network latency _168_/CLK
---------------
0.129317 1.814267 latency
        1.684950 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.352161         network latency _182_/CLK
        1.353065 network latency _168_/CLK
---------------
1.352161 1.353065 latency
        0.000903 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.079783         network latency _179_/CLK
        0.080033 network latency _171_/CLK
---------------
0.079783 0.080033 latency
        0.000250 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.95 fmax = 338.59
%OL_END_REPORT
