/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module fabric_primitive_example_design_7(\$abc$3571$auto_3156 , \$auto_4855 , \$auto_4856 , \$auto_4857 , \$auto_4858 , \$auto_4859 , \$auto_4860 , \$auto_4861 , \$auto_4862 , \$auto_4863 , \$auto_4864 , \$auto_4865 , \$auto_4866 , \$auto_4867 , \$auto_4868 , \$auto_4869 , \$auto_4870 , \$auto_4871 , \$auto_4872 , \$auto_4873 , \$auto_4874 
, \$auto_4875 , \$auto_4876 , \$auto_4877 , \$auto_4878 , \$auto_4879 , \$auto_4880 , \$auto_4881 , \$auto_4882 , \$auto_4883 , \$auto_4884 , \$auto_4885 , \$auto_4886 , \$auto_4887 , \$auto_4888 , \$auto_4889 , \$auto_4890 , \$auto_4891 , \$auto_4892 , \$auto_4893 , \$auto_4894 , \$auto_4895 
, \$auto_4896 , \$auto_4897 , \$auto_4898 , \$auto_4899 , \$auto_4900 , \$auto_4901 , \$auto_4902 , \$auto_4903 , \$auto_4904 , \$auto_4905 , \$auto_4906 , \$auto_4907 , \$auto_4908 , \$auto_4909 , \$auto_4910 , \$auto_4911 , \$auto_4912 , \$auto_4913 , \$auto_4914 , \$auto_4915 , \$auto_4916 
, \$auto_4917 , \$auto_4918 , \$auto_4919 , \$auto_4920 , \$auto_4921 , \$auto_4922 , \$auto_4923 , \$auto_4924 , \$auto_4925 , \$auto_4926 , \$auto_4927 , \$auto_4928 , \$auto_4929 , \$auto_4930 , \$auto_4931 , \$auto_4932 , \$auto_4933 , \$auto_4934 , \$auto_4935 , \$auto_4936 , \$auto_4937 
, \$auto_4938 , \$auto_4939 , \$auto_4940 , \$auto_4941 , \$auto_4942 , \$auto_4943 , \$auto_4944 , \$auto_4945 , \$auto_4946 , \$auto_4947 , \$auto_4948 , \$auto_4949 , \$auto_4950 , \$auto_4951 , \$auto_4952 , \$auto_4953 , \$auto_4954 , \$auto_4955 , \$auto_4956 , \$auto_4957 , \$auto_4958 
, \$auto_4959 , \$auto_4960 , \$auto_4961 , \$auto_4962 , \$auto_4963 , \$auto_4964 , \$auto_4965 , \$auto_4966 , \$auto_4967 , \$auto_4968 , \$auto_4969 , \$auto_4970 , \$auto_4971 , \$auto_4972 , \$auto_4973 , \$auto_4974 , \$auto_4975 , \$auto_4976 , \$auto_4977 , \$auto_4978 , \$auto_4979 
, \$auto_4980 , \$auto_4981 , \$auto_4982 , \$auto_4983 , \$auto_4984 , \$auto_4985 , \$auto_4986 , \$auto_4987 , \$auto_4988 , \$auto_4989 , \$auto_4990 , \$auto_4991 , \$auto_4992 , \$auto_4993 , \$auto_4994 , \$auto_4995 , \$auto_4996 , \$auto_4997 , \$auto_4998 , \$auto_4999 , \$auto_5000 
, \$auto_5001 , \$auto_5002 , \$auto_5003 , \$auto_5004 , \$auto_5005 , \$auto_5006 , \$auto_5007 , \$auto_5008 , \$auto_5009 , \$auto_5010 , \$auto_5011 , \$auto_5012 , \$auto_5013 , \$auto_5014 , \$auto_5015 , \$auto_5016 , \$auto_5017 , \$auto_5018 , \$auto_5019 , \$auto_5020 , \$auto_5021 
, \$auto_5022 , \$auto_5023 , \$auto_5024 , \$auto_5025 , \$auto_5026 , \$auto_5027 , \$auto_5028 , \$auto_5029 , \$auto_5030 , \$auto_5031 , \$auto_5032 , \$auto_5033 , \$auto_5034 , \$auto_5035 , \$auto_5036 , \$auto_5037 , \$auto_5038 , \$auto_5039 , \$auto_5040 , \$auto_5041 , \$auto_5042 
, \$auto_5043 , \$auto_5044 , \$auto_5045 , \$auto_5046 , \$auto_5047 , \$auto_5048 , \$auto_5049 , \$auto_5050 , \$auto_5051 , \$auto_5052 , \$auto_5053 , \$auto_5054 , \$auto_5055 , \$auto_5056 , \$auto_5057 , \$auto_5058 , \$auto_5059 , \$auto_5060 , \$clk_buf_$ibuf_clk , \$f2g_in_en_$ibuf_ibuf10_en , \$f2g_in_en_$ibuf_ibuf11_en 
, \$f2g_in_en_$ibuf_ibuf12_en , \$f2g_in_en_$ibuf_ibuf13_en , \$f2g_in_en_$ibuf_ibuf14_en , \$f2g_in_en_$ibuf_ibuf2_en , \$f2g_in_en_$ibuf_ibuf3_en , \$f2g_in_en_$ibuf_ibuf4_en , \$f2g_in_en_$ibuf_ibuf5_en , \$f2g_in_en_$ibuf_ibuf6_en , \$f2g_in_en_$ibuf_ibuf7_en , \$f2g_in_en_$ibuf_ibuf8_en , \$f2g_in_en_$ibuf_ibuf9_en , \$f2g_tx_out_$obuf_data_out[0] , \$f2g_tx_out_$obuf_data_out[1] , \$f2g_tx_out_$obuf_data_out[2] , \$f2g_tx_out_$obuf_data_out[3] , \$f2g_tx_out_$obuf_data_out[4] , \$f2g_tx_out_$obuf_data_out[5] , \$f2g_tx_out_$obuf_data_out[6] , \$f2g_tx_out_$obuf_data_out[7] , \$f2g_tx_out_$obuf_data_out[8] , \$f2g_tx_out_$obuf_data_out[9] 
, \$f2g_tx_out_$obuf_data_out[10] , \$f2g_tx_out_$obuf_data_out[11] , \$f2g_tx_out_$obuf_data_out[12] , \$f2g_tx_out_$obuf_data_out[13] , \$f2g_tx_out_$obuf_data_out[14] , \$f2g_tx_out_$obuf_data_out[15] , \$f2g_tx_out_$obuf_data_out[16] , \$f2g_tx_out_$obuf_data_out[17] , \$f2g_tx_out_$obuf_data_out[18] , \$f2g_tx_out_$obuf_data_out[19] , \$f2g_tx_out_$obuf_data_out[20] , \$f2g_tx_out_$obuf_data_out[21] , \$f2g_tx_out_$obuf_data_out[22] , \$f2g_tx_out_$obuf_data_out[23] , \$f2g_tx_out_$obuf_data_out[24] , \$f2g_tx_out_$obuf_data_out[25] , \$f2g_tx_out_$obuf_data_out[26] , \$f2g_tx_out_$obuf_data_out[27] , \$f2g_tx_out_$obuf_data_out[28] , \$f2g_tx_out_$obuf_data_out[29] , \$f2g_tx_out_$obuf_data_out[30] 
, \$f2g_tx_out_$obuf_data_out[31] , \$f2g_tx_out_register_inst2.q , \$f2g_tx_out_register_inst3.q , \$fclk_buf_$abc$3571$auto_3156 , \$ibuf_a[0] , \$ibuf_a[1] , \$ibuf_a[2] , \$ibuf_a[3] , \$ibuf_a[4] , \$ibuf_a[5] , \$ibuf_a[6] , \$ibuf_a[7] , \$ibuf_a[8] , \$ibuf_a[9] , \$ibuf_a[10] , \$ibuf_a[11] , \$ibuf_a[12] , \$ibuf_a[13] , \$ibuf_a[14] , \$ibuf_a[15] , \$ibuf_a[16] 
, \$ibuf_a[17] , \$ibuf_a[18] , \$ibuf_a[19] , \$ibuf_a[20] , \$ibuf_a[21] , \$ibuf_a[22] , \$ibuf_a[23] , \$ibuf_a[24] , \$ibuf_a[25] , \$ibuf_a[26] , \$ibuf_a[27] , \$ibuf_a[28] , \$ibuf_a[29] , \$ibuf_a[30] , \$ibuf_a[31] , \$ibuf_addr[0] , \$ibuf_addr[1] , \$ibuf_addr[2] , \$ibuf_addr[3] , \$ibuf_addr[4] , \$ibuf_addr[5] 
, \$ibuf_addr[6] , \$ibuf_addr[7] , \$ibuf_addr[8] , \$ibuf_addr[9] , \$ibuf_b[0] , \$ibuf_b[1] , \$ibuf_b[2] , \$ibuf_b[3] , \$ibuf_b[4] , \$ibuf_b[5] , \$ibuf_b[6] , \$ibuf_b[7] , \$ibuf_b[8] , \$ibuf_b[9] , \$ibuf_b[10] , \$ibuf_b[11] , \$ibuf_b[12] , \$ibuf_b[13] , \$ibuf_b[14] , \$ibuf_b[15] , \$ibuf_b[16] 
, \$ibuf_b[17] , \$ibuf_b[18] , \$ibuf_b[19] , \$ibuf_b[20] , \$ibuf_b[21] , \$ibuf_b[22] , \$ibuf_b[23] , \$ibuf_b[24] , \$ibuf_b[25] , \$ibuf_b[26] , \$ibuf_b[27] , \$ibuf_b[28] , \$ibuf_b[29] , \$ibuf_b[30] , \$ibuf_b[31] , \$ibuf_clear , \$ibuf_haddr[0] , \$ibuf_haddr[1] , \$ibuf_haddr[2] , \$ibuf_haddr[3] , \$ibuf_haddr[4] 
, \$ibuf_haddr[5] , \$ibuf_haddr[6] , \$ibuf_haddr[7] , \$ibuf_haddr[8] , \$ibuf_haddr[9] , \$ibuf_haddr[10] , \$ibuf_haddr[11] , \$ibuf_haddr[12] , \$ibuf_haddr[13] , \$ibuf_haddr[14] , \$ibuf_haddr[15] , \$ibuf_haddr[16] , \$ibuf_haddr[17] , \$ibuf_haddr[18] , \$ibuf_haddr[19] , \$ibuf_haddr[20] , \$ibuf_haddr[21] , \$ibuf_haddr[22] , \$ibuf_haddr[23] , \$ibuf_haddr[24] , \$ibuf_haddr[25] 
, \$ibuf_haddr[26] , \$ibuf_haddr[27] , \$ibuf_haddr[28] , \$ibuf_haddr[29] , \$ibuf_haddr[30] , \$ibuf_haddr[31] , \$ibuf_hw , \$ibuf_ibuf10_en , \$ibuf_ibuf11_en , \$ibuf_ibuf12_en , \$ibuf_ibuf13_en , \$ibuf_ibuf14_en , \$ibuf_ibuf2_en , \$ibuf_ibuf3_en , \$ibuf_ibuf4_en , \$ibuf_ibuf5_en , \$ibuf_ibuf6_en , \$ibuf_ibuf7_en , \$ibuf_ibuf8_en , \$ibuf_ibuf9_en , \$ibuf_read_write 
, \$ibuf_reset , \burst_ibuf[0] , \burst_ibuf[1] , \burst_ibuf[2] , \c[0] , \c[1] , \c[2] , \c[3] , \c[4] , \c[5] , \c[6] , \c[7] , \c[8] , \c[9] , \c[10] , \c[11] , \c[12] , \c[13] , \c[14] , \c[15] , \c[16] 
, \c[17] , \c[18] , \c[19] , \c[20] , \c[21] , \c[22] , \c[23] , \c[24] , \c[25] , \c[26] , \c[27] , \c[28] , \c[29] , \c[30] , \c[31] , hresp, \prot_ibuf[0] , \prot_ibuf[1] , \prot_ibuf[2] , \prot_ibuf[3] , \ram_data_in[0] 
, \ram_data_in[1] , \ram_data_in[2] , \ram_data_in[3] , \ram_data_in[4] , \ram_data_in[5] , \ram_data_in[6] , \ram_data_in[7] , \ram_data_in[8] , \ram_data_in[9] , \ram_data_in[10] , \ram_data_in[11] , \ram_data_in[12] , \ram_data_in[13] , \ram_data_in[14] , \ram_data_in[15] , \ram_data_in[16] , \ram_data_in[17] , \ram_data_in[18] , \ram_data_in[19] , \ram_data_in[20] , \ram_data_in[21] 
, \ram_data_in[22] , \ram_data_in[23] , \ram_data_in[24] , \ram_data_in[25] , \ram_data_in[26] , \ram_data_in[27] , \ram_data_in[28] , \ram_data_in[29] , \ram_data_in[30] , \ram_data_in[31] , ready_o, \register_inst1.clk , \register_inst1.q , \size_ibuf[0] , \size_ibuf[1] , \size_ibuf[2] , \trans_ibuf[0] , \trans_ibuf[1] , \trans_ibuf[2] );
  output \$abc$3571$auto_3156 ;
  output \$auto_4855 ;
  output \$auto_4856 ;
  output \$auto_4857 ;
  output \$auto_4858 ;
  output \$auto_4859 ;
  output \$auto_4860 ;
  output \$auto_4861 ;
  output \$auto_4862 ;
  output \$auto_4863 ;
  output \$auto_4864 ;
  output \$auto_4865 ;
  output \$auto_4866 ;
  output \$auto_4867 ;
  output \$auto_4868 ;
  output \$auto_4869 ;
  output \$auto_4870 ;
  output \$auto_4871 ;
  output \$auto_4872 ;
  output \$auto_4873 ;
  output \$auto_4874 ;
  output \$auto_4875 ;
  output \$auto_4876 ;
  output \$auto_4877 ;
  output \$auto_4878 ;
  output \$auto_4879 ;
  output \$auto_4880 ;
  output \$auto_4881 ;
  output \$auto_4882 ;
  output \$auto_4883 ;
  output \$auto_4884 ;
  output \$auto_4885 ;
  output \$auto_4886 ;
  output \$auto_4887 ;
  output \$auto_4888 ;
  output \$auto_4889 ;
  output \$auto_4890 ;
  output \$auto_4891 ;
  output \$auto_4892 ;
  output \$auto_4893 ;
  output \$auto_4894 ;
  output \$auto_4895 ;
  output \$auto_4896 ;
  output \$auto_4897 ;
  output \$auto_4898 ;
  output \$auto_4899 ;
  output \$auto_4900 ;
  output \$auto_4901 ;
  output \$auto_4902 ;
  output \$auto_4903 ;
  output \$auto_4904 ;
  output \$auto_4905 ;
  output \$auto_4906 ;
  output \$auto_4907 ;
  output \$auto_4908 ;
  output \$auto_4909 ;
  output \$auto_4910 ;
  output \$auto_4911 ;
  output \$auto_4912 ;
  output \$auto_4913 ;
  output \$auto_4914 ;
  output \$auto_4915 ;
  output \$auto_4916 ;
  output \$auto_4917 ;
  output \$auto_4918 ;
  output \$auto_4919 ;
  output \$auto_4920 ;
  output \$auto_4921 ;
  output \$auto_4922 ;
  output \$auto_4923 ;
  output \$auto_4924 ;
  output \$auto_4925 ;
  output \$auto_4926 ;
  output \$auto_4927 ;
  output \$auto_4928 ;
  output \$auto_4929 ;
  output \$auto_4930 ;
  output \$auto_4931 ;
  output \$auto_4932 ;
  output \$auto_4933 ;
  output \$auto_4934 ;
  output \$auto_4935 ;
  output \$auto_4936 ;
  output \$auto_4937 ;
  output \$auto_4938 ;
  output \$auto_4939 ;
  output \$auto_4940 ;
  output \$auto_4941 ;
  output \$auto_4942 ;
  output \$auto_4943 ;
  output \$auto_4944 ;
  output \$auto_4945 ;
  output \$auto_4946 ;
  output \$auto_4947 ;
  output \$auto_4948 ;
  output \$auto_4949 ;
  output \$auto_4950 ;
  output \$auto_4951 ;
  output \$auto_4952 ;
  output \$auto_4953 ;
  output \$auto_4954 ;
  output \$auto_4955 ;
  output \$auto_4956 ;
  output \$auto_4957 ;
  output \$auto_4958 ;
  output \$auto_4959 ;
  output \$auto_4960 ;
  output \$auto_4961 ;
  output \$auto_4962 ;
  output \$auto_4963 ;
  output \$auto_4964 ;
  output \$auto_4965 ;
  output \$auto_4966 ;
  output \$auto_4967 ;
  output \$auto_4968 ;
  output \$auto_4969 ;
  output \$auto_4970 ;
  output \$auto_4971 ;
  output \$auto_4972 ;
  output \$auto_4973 ;
  output \$auto_4974 ;
  output \$auto_4975 ;
  output \$auto_4976 ;
  output \$auto_4977 ;
  output \$auto_4978 ;
  output \$auto_4979 ;
  output \$auto_4980 ;
  output \$auto_4981 ;
  output \$auto_4982 ;
  output \$auto_4983 ;
  output \$auto_4984 ;
  output \$auto_4985 ;
  output \$auto_4986 ;
  output \$auto_4987 ;
  output \$auto_4988 ;
  output \$auto_4989 ;
  output \$auto_4990 ;
  output \$auto_4991 ;
  output \$auto_4992 ;
  output \$auto_4993 ;
  output \$auto_4994 ;
  output \$auto_4995 ;
  output \$auto_4996 ;
  output \$auto_4997 ;
  output \$auto_4998 ;
  output \$auto_4999 ;
  output \$auto_5000 ;
  output \$auto_5001 ;
  output \$auto_5002 ;
  output \$auto_5003 ;
  output \$auto_5004 ;
  output \$auto_5005 ;
  output \$auto_5006 ;
  output \$auto_5007 ;
  output \$auto_5008 ;
  output \$auto_5009 ;
  output \$auto_5010 ;
  output \$auto_5011 ;
  output \$auto_5012 ;
  output \$auto_5013 ;
  output \$auto_5014 ;
  output \$auto_5015 ;
  output \$auto_5016 ;
  output \$auto_5017 ;
  output \$auto_5018 ;
  output \$auto_5019 ;
  output \$auto_5020 ;
  output \$auto_5021 ;
  output \$auto_5022 ;
  output \$auto_5023 ;
  output \$auto_5024 ;
  output \$auto_5025 ;
  output \$auto_5026 ;
  output \$auto_5027 ;
  output \$auto_5028 ;
  output \$auto_5029 ;
  output \$auto_5030 ;
  output \$auto_5031 ;
  output \$auto_5032 ;
  output \$auto_5033 ;
  output \$auto_5034 ;
  output \$auto_5035 ;
  output \$auto_5036 ;
  output \$auto_5037 ;
  output \$auto_5038 ;
  output \$auto_5039 ;
  output \$auto_5040 ;
  output \$auto_5041 ;
  output \$auto_5042 ;
  output \$auto_5043 ;
  output \$auto_5044 ;
  output \$auto_5045 ;
  output \$auto_5046 ;
  output \$auto_5047 ;
  output \$auto_5048 ;
  output \$auto_5049 ;
  output \$auto_5050 ;
  output \$auto_5051 ;
  output \$auto_5052 ;
  output \$auto_5053 ;
  output \$auto_5054 ;
  output \$auto_5055 ;
  output \$auto_5056 ;
  output \$auto_5057 ;
  output \$auto_5058 ;
  output \$auto_5059 ;
  output \$auto_5060 ;
  input \$clk_buf_$ibuf_clk ;
  output \$f2g_in_en_$ibuf_ibuf10_en ;
  output \$f2g_in_en_$ibuf_ibuf11_en ;
  output \$f2g_in_en_$ibuf_ibuf12_en ;
  output \$f2g_in_en_$ibuf_ibuf13_en ;
  output \$f2g_in_en_$ibuf_ibuf14_en ;
  output \$f2g_in_en_$ibuf_ibuf2_en ;
  output \$f2g_in_en_$ibuf_ibuf3_en ;
  output \$f2g_in_en_$ibuf_ibuf4_en ;
  output \$f2g_in_en_$ibuf_ibuf5_en ;
  output \$f2g_in_en_$ibuf_ibuf6_en ;
  output \$f2g_in_en_$ibuf_ibuf7_en ;
  output \$f2g_in_en_$ibuf_ibuf8_en ;
  output \$f2g_in_en_$ibuf_ibuf9_en ;
  output \$f2g_tx_out_$obuf_data_out[0] ;
  output \$f2g_tx_out_$obuf_data_out[10] ;
  output \$f2g_tx_out_$obuf_data_out[11] ;
  output \$f2g_tx_out_$obuf_data_out[12] ;
  output \$f2g_tx_out_$obuf_data_out[13] ;
  output \$f2g_tx_out_$obuf_data_out[14] ;
  output \$f2g_tx_out_$obuf_data_out[15] ;
  output \$f2g_tx_out_$obuf_data_out[16] ;
  output \$f2g_tx_out_$obuf_data_out[17] ;
  output \$f2g_tx_out_$obuf_data_out[18] ;
  output \$f2g_tx_out_$obuf_data_out[19] ;
  output \$f2g_tx_out_$obuf_data_out[1] ;
  output \$f2g_tx_out_$obuf_data_out[20] ;
  output \$f2g_tx_out_$obuf_data_out[21] ;
  output \$f2g_tx_out_$obuf_data_out[22] ;
  output \$f2g_tx_out_$obuf_data_out[23] ;
  output \$f2g_tx_out_$obuf_data_out[24] ;
  output \$f2g_tx_out_$obuf_data_out[25] ;
  output \$f2g_tx_out_$obuf_data_out[26] ;
  output \$f2g_tx_out_$obuf_data_out[27] ;
  output \$f2g_tx_out_$obuf_data_out[28] ;
  output \$f2g_tx_out_$obuf_data_out[29] ;
  output \$f2g_tx_out_$obuf_data_out[2] ;
  output \$f2g_tx_out_$obuf_data_out[30] ;
  output \$f2g_tx_out_$obuf_data_out[31] ;
  output \$f2g_tx_out_$obuf_data_out[3] ;
  output \$f2g_tx_out_$obuf_data_out[4] ;
  output \$f2g_tx_out_$obuf_data_out[5] ;
  output \$f2g_tx_out_$obuf_data_out[6] ;
  output \$f2g_tx_out_$obuf_data_out[7] ;
  output \$f2g_tx_out_$obuf_data_out[8] ;
  output \$f2g_tx_out_$obuf_data_out[9] ;
  output \$f2g_tx_out_register_inst2.q ;
  output \$f2g_tx_out_register_inst3.q ;
  input \$fclk_buf_$abc$3571$auto_3156 ;
  input \$ibuf_a[0] ;
  input \$ibuf_a[10] ;
  input \$ibuf_a[11] ;
  input \$ibuf_a[12] ;
  input \$ibuf_a[13] ;
  input \$ibuf_a[14] ;
  input \$ibuf_a[15] ;
  input \$ibuf_a[16] ;
  input \$ibuf_a[17] ;
  input \$ibuf_a[18] ;
  input \$ibuf_a[19] ;
  input \$ibuf_a[1] ;
  input \$ibuf_a[20] ;
  input \$ibuf_a[21] ;
  input \$ibuf_a[22] ;
  input \$ibuf_a[23] ;
  input \$ibuf_a[24] ;
  input \$ibuf_a[25] ;
  input \$ibuf_a[26] ;
  input \$ibuf_a[27] ;
  input \$ibuf_a[28] ;
  input \$ibuf_a[29] ;
  input \$ibuf_a[2] ;
  input \$ibuf_a[30] ;
  input \$ibuf_a[31] ;
  input \$ibuf_a[3] ;
  input \$ibuf_a[4] ;
  input \$ibuf_a[5] ;
  input \$ibuf_a[6] ;
  input \$ibuf_a[7] ;
  input \$ibuf_a[8] ;
  input \$ibuf_a[9] ;
  input \$ibuf_addr[0] ;
  input \$ibuf_addr[1] ;
  input \$ibuf_addr[2] ;
  input \$ibuf_addr[3] ;
  input \$ibuf_addr[4] ;
  input \$ibuf_addr[5] ;
  input \$ibuf_addr[6] ;
  input \$ibuf_addr[7] ;
  input \$ibuf_addr[8] ;
  input \$ibuf_addr[9] ;
  input \$ibuf_b[0] ;
  input \$ibuf_b[10] ;
  input \$ibuf_b[11] ;
  input \$ibuf_b[12] ;
  input \$ibuf_b[13] ;
  input \$ibuf_b[14] ;
  input \$ibuf_b[15] ;
  input \$ibuf_b[16] ;
  input \$ibuf_b[17] ;
  input \$ibuf_b[18] ;
  input \$ibuf_b[19] ;
  input \$ibuf_b[1] ;
  input \$ibuf_b[20] ;
  input \$ibuf_b[21] ;
  input \$ibuf_b[22] ;
  input \$ibuf_b[23] ;
  input \$ibuf_b[24] ;
  input \$ibuf_b[25] ;
  input \$ibuf_b[26] ;
  input \$ibuf_b[27] ;
  input \$ibuf_b[28] ;
  input \$ibuf_b[29] ;
  input \$ibuf_b[2] ;
  input \$ibuf_b[30] ;
  input \$ibuf_b[31] ;
  input \$ibuf_b[3] ;
  input \$ibuf_b[4] ;
  input \$ibuf_b[5] ;
  input \$ibuf_b[6] ;
  input \$ibuf_b[7] ;
  input \$ibuf_b[8] ;
  input \$ibuf_b[9] ;
  input \$ibuf_clear ;
  input \$ibuf_haddr[0] ;
  input \$ibuf_haddr[10] ;
  input \$ibuf_haddr[11] ;
  input \$ibuf_haddr[12] ;
  input \$ibuf_haddr[13] ;
  input \$ibuf_haddr[14] ;
  input \$ibuf_haddr[15] ;
  input \$ibuf_haddr[16] ;
  input \$ibuf_haddr[17] ;
  input \$ibuf_haddr[18] ;
  input \$ibuf_haddr[19] ;
  input \$ibuf_haddr[1] ;
  input \$ibuf_haddr[20] ;
  input \$ibuf_haddr[21] ;
  input \$ibuf_haddr[22] ;
  input \$ibuf_haddr[23] ;
  input \$ibuf_haddr[24] ;
  input \$ibuf_haddr[25] ;
  input \$ibuf_haddr[26] ;
  input \$ibuf_haddr[27] ;
  input \$ibuf_haddr[28] ;
  input \$ibuf_haddr[29] ;
  input \$ibuf_haddr[2] ;
  input \$ibuf_haddr[30] ;
  input \$ibuf_haddr[31] ;
  input \$ibuf_haddr[3] ;
  input \$ibuf_haddr[4] ;
  input \$ibuf_haddr[5] ;
  input \$ibuf_haddr[6] ;
  input \$ibuf_haddr[7] ;
  input \$ibuf_haddr[8] ;
  input \$ibuf_haddr[9] ;
  input \$ibuf_hw ;
  input \$ibuf_ibuf10_en ;
  input \$ibuf_ibuf11_en ;
  input \$ibuf_ibuf12_en ;
  input \$ibuf_ibuf13_en ;
  input \$ibuf_ibuf14_en ;
  input \$ibuf_ibuf2_en ;
  input \$ibuf_ibuf3_en ;
  input \$ibuf_ibuf4_en ;
  input \$ibuf_ibuf5_en ;
  input \$ibuf_ibuf6_en ;
  input \$ibuf_ibuf7_en ;
  input \$ibuf_ibuf8_en ;
  input \$ibuf_ibuf9_en ;
  input \$ibuf_read_write ;
  input \$ibuf_reset ;
  input \burst_ibuf[0] ;
  input \burst_ibuf[1] ;
  input \burst_ibuf[2] ;
  output \c[0] ;
  output \c[10] ;
  output \c[11] ;
  output \c[12] ;
  output \c[13] ;
  output \c[14] ;
  output \c[15] ;
  output \c[16] ;
  output \c[17] ;
  output \c[18] ;
  output \c[19] ;
  output \c[1] ;
  output \c[20] ;
  output \c[21] ;
  output \c[22] ;
  output \c[23] ;
  output \c[24] ;
  output \c[25] ;
  output \c[26] ;
  output \c[27] ;
  output \c[28] ;
  output \c[29] ;
  output \c[2] ;
  output \c[30] ;
  output \c[31] ;
  output \c[3] ;
  output \c[4] ;
  output \c[5] ;
  output \c[6] ;
  output \c[7] ;
  output \c[8] ;
  output \c[9] ;
  output hresp;
  input \prot_ibuf[0] ;
  input \prot_ibuf[1] ;
  input \prot_ibuf[2] ;
  input \prot_ibuf[3] ;
  input \ram_data_in[0] ;
  input \ram_data_in[10] ;
  input \ram_data_in[11] ;
  input \ram_data_in[12] ;
  input \ram_data_in[13] ;
  input \ram_data_in[14] ;
  input \ram_data_in[15] ;
  input \ram_data_in[16] ;
  input \ram_data_in[17] ;
  input \ram_data_in[18] ;
  input \ram_data_in[19] ;
  input \ram_data_in[1] ;
  input \ram_data_in[20] ;
  input \ram_data_in[21] ;
  input \ram_data_in[22] ;
  input \ram_data_in[23] ;
  input \ram_data_in[24] ;
  input \ram_data_in[25] ;
  input \ram_data_in[26] ;
  input \ram_data_in[27] ;
  input \ram_data_in[28] ;
  input \ram_data_in[29] ;
  input \ram_data_in[2] ;
  input \ram_data_in[30] ;
  input \ram_data_in[31] ;
  input \ram_data_in[3] ;
  input \ram_data_in[4] ;
  input \ram_data_in[5] ;
  input \ram_data_in[6] ;
  input \ram_data_in[7] ;
  input \ram_data_in[8] ;
  input \ram_data_in[9] ;
  input ready_o;
  input \register_inst1.clk ;
  output \register_inst1.q ;
  input \size_ibuf[0] ;
  input \size_ibuf[1] ;
  input \size_ibuf[2] ;
  input \trans_ibuf[0] ;
  input \trans_ibuf[1] ;
  input \trans_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$3526$auto_3115.co ;
  wire \$abc$3571$auto_3156 ;
  wire \$abc$3609$li0_li0 ;
  wire \$abc$3609$li1_li1 ;
  wire \$abc$3609$li2_li2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_3115.C[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_3115.S[9] ;
  wire \$auto_4855 ;
  wire \$auto_4856 ;
  wire \$auto_4857 ;
  wire \$auto_4858 ;
  wire \$auto_4859 ;
  wire \$auto_4860 ;
  wire \$auto_4861 ;
  wire \$auto_4862 ;
  wire \$auto_4863 ;
  wire \$auto_4864 ;
  wire \$auto_4865 ;
  wire \$auto_4866 ;
  wire \$auto_4867 ;
  wire \$auto_4868 ;
  wire \$auto_4869 ;
  wire \$auto_4870 ;
  wire \$auto_4871 ;
  wire \$auto_4872 ;
  wire \$auto_4873 ;
  wire \$auto_4874 ;
  wire \$auto_4875 ;
  wire \$auto_4876 ;
  wire \$auto_4877 ;
  wire \$auto_4878 ;
  wire \$auto_4879 ;
  wire \$auto_4880 ;
  wire \$auto_4881 ;
  wire \$auto_4882 ;
  wire \$auto_4883 ;
  wire \$auto_4884 ;
  wire \$auto_4885 ;
  wire \$auto_4886 ;
  wire \$auto_4887 ;
  wire \$auto_4888 ;
  wire \$auto_4889 ;
  wire \$auto_4890 ;
  wire \$auto_4891 ;
  wire \$auto_4892 ;
  wire \$auto_4893 ;
  wire \$auto_4894 ;
  wire \$auto_4895 ;
  wire \$auto_4896 ;
  wire \$auto_4897 ;
  wire \$auto_4898 ;
  wire \$auto_4899 ;
  wire \$auto_4900 ;
  wire \$auto_4901 ;
  wire \$auto_4902 ;
  wire \$auto_4903 ;
  wire \$auto_4904 ;
  wire \$auto_4905 ;
  wire \$auto_4906 ;
  wire \$auto_4907 ;
  wire \$auto_4908 ;
  wire \$auto_4909 ;
  wire \$auto_4910 ;
  wire \$auto_4911 ;
  wire \$auto_4912 ;
  wire \$auto_4913 ;
  wire \$auto_4914 ;
  wire \$auto_4915 ;
  wire \$auto_4916 ;
  wire \$auto_4917 ;
  wire \$auto_4918 ;
  wire \$auto_4919 ;
  wire \$auto_4920 ;
  wire \$auto_4921 ;
  wire \$auto_4922 ;
  wire \$auto_4923 ;
  wire \$auto_4924 ;
  wire \$auto_4925 ;
  wire \$auto_4926 ;
  wire \$auto_4927 ;
  wire \$auto_4928 ;
  wire \$auto_4929 ;
  wire \$auto_4930 ;
  wire \$auto_4931 ;
  wire \$auto_4932 ;
  wire \$auto_4933 ;
  wire \$auto_4934 ;
  wire \$auto_4935 ;
  wire \$auto_4936 ;
  wire \$auto_4937 ;
  wire \$auto_4938 ;
  wire \$auto_4939 ;
  wire \$auto_4940 ;
  wire \$auto_4941 ;
  wire \$auto_4942 ;
  wire \$auto_4943 ;
  wire \$auto_4944 ;
  wire \$auto_4945 ;
  wire \$auto_4946 ;
  wire \$auto_4947 ;
  wire \$auto_4948 ;
  wire \$auto_4949 ;
  wire \$auto_4950 ;
  wire \$auto_4951 ;
  wire \$auto_4952 ;
  wire \$auto_4953 ;
  wire \$auto_4954 ;
  wire \$auto_4955 ;
  wire \$auto_4956 ;
  wire \$auto_4957 ;
  wire \$auto_4958 ;
  wire \$auto_4959 ;
  wire \$auto_4960 ;
  wire \$auto_4961 ;
  wire \$auto_4962 ;
  wire \$auto_4963 ;
  wire \$auto_4964 ;
  wire \$auto_4965 ;
  wire \$auto_4966 ;
  wire \$auto_4967 ;
  wire \$auto_4968 ;
  wire \$auto_4969 ;
  wire \$auto_4970 ;
  wire \$auto_4971 ;
  wire \$auto_4972 ;
  wire \$auto_4973 ;
  wire \$auto_4974 ;
  wire \$auto_4975 ;
  wire \$auto_4976 ;
  wire \$auto_4977 ;
  wire \$auto_4978 ;
  wire \$auto_4979 ;
  wire \$auto_4980 ;
  wire \$auto_4981 ;
  wire \$auto_4982 ;
  wire \$auto_4983 ;
  wire \$auto_4984 ;
  wire \$auto_4985 ;
  wire \$auto_4986 ;
  wire \$auto_4987 ;
  wire \$auto_4988 ;
  wire \$auto_4989 ;
  wire \$auto_4990 ;
  wire \$auto_4991 ;
  wire \$auto_4992 ;
  wire \$auto_4993 ;
  wire \$auto_4994 ;
  wire \$auto_4995 ;
  wire \$auto_4996 ;
  wire \$auto_4997 ;
  wire \$auto_4998 ;
  wire \$auto_4999 ;
  wire \$auto_5000 ;
  wire \$auto_5001 ;
  wire \$auto_5002 ;
  wire \$auto_5003 ;
  wire \$auto_5004 ;
  wire \$auto_5005 ;
  wire \$auto_5006 ;
  wire \$auto_5007 ;
  wire \$auto_5008 ;
  wire \$auto_5009 ;
  wire \$auto_5010 ;
  wire \$auto_5011 ;
  wire \$auto_5012 ;
  wire \$auto_5013 ;
  wire \$auto_5014 ;
  wire \$auto_5015 ;
  wire \$auto_5016 ;
  wire \$auto_5017 ;
  wire \$auto_5018 ;
  wire \$auto_5019 ;
  wire \$auto_5020 ;
  wire \$auto_5021 ;
  wire \$auto_5022 ;
  wire \$auto_5023 ;
  wire \$auto_5024 ;
  wire \$auto_5025 ;
  wire \$auto_5026 ;
  wire \$auto_5027 ;
  wire \$auto_5028 ;
  wire \$auto_5029 ;
  wire \$auto_5030 ;
  wire \$auto_5031 ;
  wire \$auto_5032 ;
  wire \$auto_5033 ;
  wire \$auto_5034 ;
  wire \$auto_5035 ;
  wire \$auto_5036 ;
  wire \$auto_5037 ;
  wire \$auto_5038 ;
  wire \$auto_5039 ;
  wire \$auto_5040 ;
  wire \$auto_5041 ;
  wire \$auto_5042 ;
  wire \$auto_5043 ;
  wire \$auto_5044 ;
  wire \$auto_5045 ;
  wire \$auto_5046 ;
  wire \$auto_5047 ;
  wire \$auto_5048 ;
  wire \$auto_5049 ;
  wire \$auto_5050 ;
  wire \$auto_5051 ;
  wire \$auto_5052 ;
  wire \$auto_5053 ;
  wire \$auto_5054 ;
  wire \$auto_5055 ;
  wire \$auto_5056 ;
  wire \$auto_5057 ;
  wire \$auto_5058 ;
  wire \$auto_5059 ;
  wire \$auto_5060 ;
  wire \$clk_buf_$ibuf_clk ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4815 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4816 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4817 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4818 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4819 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4820 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4821 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4822 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4823 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4824 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4825 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4826 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4827 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4828 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4829 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4830 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4831 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4832 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4833 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4834 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4835 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4836 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4837 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4838 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4839 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4840 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4841 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4842 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4843 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4844 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4845 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4846 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4847 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4848 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4849 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4850 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4851 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4852 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4853 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$4854 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$f2g_in_en_$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$f2g_in_en_$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$f2g_in_en_$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$f2g_in_en_$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$f2g_in_en_$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$f2g_in_en_$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$f2g_in_en_$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$f2g_in_en_$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$f2g_in_en_$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$f2g_in_en_$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$f2g_in_en_$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$f2g_in_en_$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$f2g_in_en_$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$f2g_tx_out_$obuf_data_out[9] ;
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$f2g_tx_out_register_inst2.q ;
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \$f2g_tx_out_register_inst3.q ;
  wire \$fclk_buf_$abc$3571$auto_3156 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.23-17.24" *)
  wire \$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:12.23-12.27" *)
  wire \$ibuf_addr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:17.25-17.26" *)
  wire \$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.35-11.40" *)
  wire \$ibuf_clear ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:5.18-5.23" *)
  wire \$ibuf_haddr[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.11-18.13" *)
  wire \$ibuf_hw ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.86-18.95" *)
  wire \$ibuf_ibuf10_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.96-18.105" *)
  wire \$ibuf_ibuf11_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.106-18.115" *)
  wire \$ibuf_ibuf12_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.116-18.125" *)
  wire \$ibuf_ibuf13_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.126-18.135" *)
  wire \$ibuf_ibuf14_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.14-18.22" *)
  wire \$ibuf_ibuf2_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.23-18.31" *)
  wire \$ibuf_ibuf3_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.32-18.40" *)
  wire \$ibuf_ibuf4_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.41-18.49" *)
  wire \$ibuf_ibuf5_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.50-18.58" *)
  wire \$ibuf_ibuf6_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.59-18.67" *)
  wire \$ibuf_ibuf7_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.68-18.76" *)
  wire \$ibuf_ibuf8_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:18.77-18.85" *)
  wire \$ibuf_ibuf9_en ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.23-11.33" *)
  wire \$ibuf_read_write ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:11.16-11.21" *)
  wire \$ibuf_reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:13.28-13.36" *)
  wire \$obuf_data_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.26-25.36" *)
  wire \burst_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:20.22-20.23" *)
  wire \c[9] ;
  wire \emu_init_new_data_3153[0] ;
  wire \emu_init_new_data_3153[10] ;
  wire \emu_init_new_data_3153[11] ;
  wire \emu_init_new_data_3153[12] ;
  wire \emu_init_new_data_3153[13] ;
  wire \emu_init_new_data_3153[14] ;
  wire \emu_init_new_data_3153[15] ;
  wire \emu_init_new_data_3153[16] ;
  wire \emu_init_new_data_3153[17] ;
  wire \emu_init_new_data_3153[18] ;
  wire \emu_init_new_data_3153[19] ;
  wire \emu_init_new_data_3153[1] ;
  wire \emu_init_new_data_3153[20] ;
  wire \emu_init_new_data_3153[21] ;
  wire \emu_init_new_data_3153[22] ;
  wire \emu_init_new_data_3153[23] ;
  wire \emu_init_new_data_3153[24] ;
  wire \emu_init_new_data_3153[25] ;
  wire \emu_init_new_data_3153[26] ;
  wire \emu_init_new_data_3153[27] ;
  wire \emu_init_new_data_3153[28] ;
  wire \emu_init_new_data_3153[29] ;
  wire \emu_init_new_data_3153[2] ;
  wire \emu_init_new_data_3153[30] ;
  wire \emu_init_new_data_3153[31] ;
  wire \emu_init_new_data_3153[3] ;
  wire \emu_init_new_data_3153[4] ;
  wire \emu_init_new_data_3153[5] ;
  wire \emu_init_new_data_3153[6] ;
  wire \emu_init_new_data_3153[7] ;
  wire \emu_init_new_data_3153[8] ;
  wire \emu_init_new_data_3153[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  wire emu_init_sel_3151;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:14.12-14.17" *)
  wire hresp;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:26.16-26.25" *)
  wire \prot_ibuf[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:24.21-24.32" *)
  wire \ram_data_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:21.10-21.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:21.10-21.17" *)
  wire ready_o;
  (* hdlname = "register_inst1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:90.11-90.14" *)
  (* hdlname = "register_inst1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:90.11-90.14" *)
  wire \register_inst1.clk ;
  (* hdlname = "register_inst1 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  (* hdlname = "register_inst1 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst1.q ;
  (* hdlname = "register_inst2 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst2.q ;
  (* hdlname = "register_inst3 q" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:92.24-92.25" *)
  wire \register_inst3.q ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.16-25.25" *)
  wire \size_ibuf[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:25.37-25.47" *)
  wire \trans_ibuf[2] ;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$3609$auto_3610  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$3609$li0_li0 ),
    .E(1'h1),
    .Q(\register_inst1.q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$3609$auto_3611  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$3609$li1_li1 ),
    .E(1'h1),
    .Q(\register_inst2.q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$3609$auto_3612  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$3609$li2_li2 ),
    .E(1'h1),
    .Q(\register_inst3.q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$3656$auto_3657  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(1'h1),
    .E(1'h1),
    .Q(emu_init_sel_3151),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4523  (
    .A({ \emu_init_new_data_3153[31] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[31] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4524  (
    .A({ \emu_init_new_data_3153[30] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4525  (
    .A({ \emu_init_new_data_3153[29] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4526  (
    .A({ \emu_init_new_data_3153[28] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4527  (
    .A({ \emu_init_new_data_3153[27] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4528  (
    .A({ \emu_init_new_data_3153[26] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4529  (
    .A({ \emu_init_new_data_3153[25] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4530  (
    .A({ \emu_init_new_data_3153[24] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4531  (
    .A({ \emu_init_new_data_3153[23] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4532  (
    .A({ \emu_init_new_data_3153[22] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4533  (
    .A({ \emu_init_new_data_3153[21] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4534  (
    .A({ \emu_init_new_data_3153[20] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4535  (
    .A({ \emu_init_new_data_3153[19] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4536  (
    .A({ \emu_init_new_data_3153[18] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4537  (
    .A({ \emu_init_new_data_3153[17] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4538  (
    .A({ \emu_init_new_data_3153[16] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4539  (
    .A({ \emu_init_new_data_3153[15] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4540  (
    .A({ \emu_init_new_data_3153[14] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4541  (
    .A({ \emu_init_new_data_3153[13] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4542  (
    .A({ \emu_init_new_data_3153[12] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4543  (
    .A({ \emu_init_new_data_3153[11] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4544  (
    .A({ \emu_init_new_data_3153[10] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4545  (
    .A({ \emu_init_new_data_3153[9] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4546  (
    .A({ \emu_init_new_data_3153[8] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4547  (
    .A({ \emu_init_new_data_3153[7] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4548  (
    .A({ \emu_init_new_data_3153[6] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4549  (
    .A({ \emu_init_new_data_3153[5] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4550  (
    .A({ \emu_init_new_data_3153[4] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4551  (
    .A({ \emu_init_new_data_3153[3] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4552  (
    .A({ \emu_init_new_data_3153[2] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4553  (
    .A({ \emu_init_new_data_3153[1] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$4522$auto_4554  (
    .A({ \emu_init_new_data_3153[0] , emu_init_sel_3151 }),
    .Y(\$obuf_data_out[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$4522$auto_4555  (
    .A({ ready_o, \$ibuf_reset  }),
    .Y(\$abc$3609$li2_li2 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$4522$auto_4556  (
    .A({ hresp, \$ibuf_reset  }),
    .Y(\$abc$3609$li1_li1 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$4522$auto_4557  (
    .A({ \$ibuf_hw , \$ibuf_reset  }),
    .Y(\$abc$3609$li0_li0 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4558  (
    .A({ \$ibuf_b[29] , \$ibuf_a[29]  }),
    .Y(\$auto_3115.S[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4559  (
    .A({ \$ibuf_b[28] , \$ibuf_a[28]  }),
    .Y(\$auto_3115.S[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4560  (
    .A({ \$ibuf_b[27] , \$ibuf_a[27]  }),
    .Y(\$auto_3115.S[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4561  (
    .A({ \$ibuf_b[26] , \$ibuf_a[26]  }),
    .Y(\$auto_3115.S[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4562  (
    .A({ \$ibuf_b[25] , \$ibuf_a[25]  }),
    .Y(\$auto_3115.S[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4563  (
    .A({ \$ibuf_b[24] , \$ibuf_a[24]  }),
    .Y(\$auto_3115.S[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4564  (
    .A({ \$ibuf_b[23] , \$ibuf_a[23]  }),
    .Y(\$auto_3115.S[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4565  (
    .A({ \$ibuf_b[22] , \$ibuf_a[22]  }),
    .Y(\$auto_3115.S[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4566  (
    .A({ \$ibuf_b[21] , \$ibuf_a[21]  }),
    .Y(\$auto_3115.S[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4567  (
    .A({ \$ibuf_b[20] , \$ibuf_a[20]  }),
    .Y(\$auto_3115.S[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4568  (
    .A({ \$ibuf_b[19] , \$ibuf_a[19]  }),
    .Y(\$auto_3115.S[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4569  (
    .A({ \$ibuf_b[18] , \$ibuf_a[18]  }),
    .Y(\$auto_3115.S[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4570  (
    .A({ \$ibuf_b[17] , \$ibuf_a[17]  }),
    .Y(\$auto_3115.S[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4571  (
    .A({ \$ibuf_b[16] , \$ibuf_a[16]  }),
    .Y(\$auto_3115.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4572  (
    .A({ \$ibuf_b[15] , \$ibuf_a[15]  }),
    .Y(\$auto_3115.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4573  (
    .A({ \$ibuf_b[14] , \$ibuf_a[14]  }),
    .Y(\$auto_3115.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4574  (
    .A({ \$ibuf_b[13] , \$ibuf_a[13]  }),
    .Y(\$auto_3115.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4575  (
    .A({ \$ibuf_b[12] , \$ibuf_a[12]  }),
    .Y(\$auto_3115.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4576  (
    .A({ \$ibuf_b[11] , \$ibuf_a[11]  }),
    .Y(\$auto_3115.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4577  (
    .A({ \$ibuf_b[10] , \$ibuf_a[10]  }),
    .Y(\$auto_3115.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4578  (
    .A({ \$ibuf_b[9] , \$ibuf_a[9]  }),
    .Y(\$auto_3115.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4579  (
    .A({ \$ibuf_b[8] , \$ibuf_a[8]  }),
    .Y(\$auto_3115.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4580  (
    .A({ \$ibuf_b[7] , \$ibuf_a[7]  }),
    .Y(\$auto_3115.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4581  (
    .A({ \$ibuf_b[6] , \$ibuf_a[6]  }),
    .Y(\$auto_3115.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4582  (
    .A({ \$ibuf_b[5] , \$ibuf_a[5]  }),
    .Y(\$auto_3115.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4583  (
    .A({ \$ibuf_b[4] , \$ibuf_a[4]  }),
    .Y(\$auto_3115.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4584  (
    .A({ \$ibuf_b[3] , \$ibuf_a[3]  }),
    .Y(\$auto_3115.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4585  (
    .A({ \$ibuf_b[2] , \$ibuf_a[2]  }),
    .Y(\$auto_3115.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4586  (
    .A({ \$ibuf_b[1] , \$ibuf_a[1]  }),
    .Y(\$auto_3115.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$4522$auto_4587  (
    .A({ \$ibuf_b[0] , \$ibuf_a[0]  }),
    .Y(\$auto_3115.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$4522$auto_4588  (
    .A({ \$abc$3526$auto_3115.co , \$ibuf_b[30] , \$ibuf_a[30]  }),
    .Y(\c[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he81717e8)
  ) \$abc$4522$auto_4589  (
    .A({ \$ibuf_b[31] , \$ibuf_a[31] , \$abc$3526$auto_3115.co , \$ibuf_b[30] , \$ibuf_a[30]  }),
    .Y(\c[31] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$4522$auto_4590  (
    .A(\register_inst1.clk ),
    .Y(\$abc$3571$auto_3156 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_3115.final_adder  (
    .CIN(\$auto_3115.C[30] ),
    .G(1'h0),
    .O(\$abc$3526$auto_3115.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_3115.C[0] ),
    .COUT(\$auto_3115.C[1] ),
    .G(\$ibuf_a[0] ),
    .O(\c[0] ),
    .P(\$auto_3115.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_3115.C[10] ),
    .COUT(\$auto_3115.C[11] ),
    .G(\$ibuf_a[10] ),
    .O(\c[10] ),
    .P(\$auto_3115.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_3115.C[11] ),
    .COUT(\$auto_3115.C[12] ),
    .G(\$ibuf_a[11] ),
    .O(\c[11] ),
    .P(\$auto_3115.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_3115.C[12] ),
    .COUT(\$auto_3115.C[13] ),
    .G(\$ibuf_a[12] ),
    .O(\c[12] ),
    .P(\$auto_3115.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_3115.C[13] ),
    .COUT(\$auto_3115.C[14] ),
    .G(\$ibuf_a[13] ),
    .O(\c[13] ),
    .P(\$auto_3115.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_3115.C[14] ),
    .COUT(\$auto_3115.C[15] ),
    .G(\$ibuf_a[14] ),
    .O(\c[14] ),
    .P(\$auto_3115.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto_3115.C[15] ),
    .COUT(\$auto_3115.C[16] ),
    .G(\$ibuf_a[15] ),
    .O(\c[15] ),
    .P(\$auto_3115.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto_3115.C[16] ),
    .COUT(\$auto_3115.C[17] ),
    .G(\$ibuf_a[16] ),
    .O(\c[16] ),
    .P(\$auto_3115.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto_3115.C[17] ),
    .COUT(\$auto_3115.C[18] ),
    .G(\$ibuf_a[17] ),
    .O(\c[17] ),
    .P(\$auto_3115.S[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto_3115.C[18] ),
    .COUT(\$auto_3115.C[19] ),
    .G(\$ibuf_a[18] ),
    .O(\c[18] ),
    .P(\$auto_3115.S[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[19].genblk1.my_adder  (
    .CIN(\$auto_3115.C[19] ),
    .COUT(\$auto_3115.C[20] ),
    .G(\$ibuf_a[19] ),
    .O(\c[19] ),
    .P(\$auto_3115.S[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_3115.C[1] ),
    .COUT(\$auto_3115.C[2] ),
    .G(\$ibuf_a[1] ),
    .O(\c[1] ),
    .P(\$auto_3115.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[20].genblk1.my_adder  (
    .CIN(\$auto_3115.C[20] ),
    .COUT(\$auto_3115.C[21] ),
    .G(\$ibuf_a[20] ),
    .O(\c[20] ),
    .P(\$auto_3115.S[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[21].genblk1.my_adder  (
    .CIN(\$auto_3115.C[21] ),
    .COUT(\$auto_3115.C[22] ),
    .G(\$ibuf_a[21] ),
    .O(\c[21] ),
    .P(\$auto_3115.S[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[22].genblk1.my_adder  (
    .CIN(\$auto_3115.C[22] ),
    .COUT(\$auto_3115.C[23] ),
    .G(\$ibuf_a[22] ),
    .O(\c[22] ),
    .P(\$auto_3115.S[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[23].genblk1.my_adder  (
    .CIN(\$auto_3115.C[23] ),
    .COUT(\$auto_3115.C[24] ),
    .G(\$ibuf_a[23] ),
    .O(\c[23] ),
    .P(\$auto_3115.S[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[24].genblk1.my_adder  (
    .CIN(\$auto_3115.C[24] ),
    .COUT(\$auto_3115.C[25] ),
    .G(\$ibuf_a[24] ),
    .O(\c[24] ),
    .P(\$auto_3115.S[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[25].genblk1.my_adder  (
    .CIN(\$auto_3115.C[25] ),
    .COUT(\$auto_3115.C[26] ),
    .G(\$ibuf_a[25] ),
    .O(\c[25] ),
    .P(\$auto_3115.S[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[26].genblk1.my_adder  (
    .CIN(\$auto_3115.C[26] ),
    .COUT(\$auto_3115.C[27] ),
    .G(\$ibuf_a[26] ),
    .O(\c[26] ),
    .P(\$auto_3115.S[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[27].genblk1.my_adder  (
    .CIN(\$auto_3115.C[27] ),
    .COUT(\$auto_3115.C[28] ),
    .G(\$ibuf_a[27] ),
    .O(\c[27] ),
    .P(\$auto_3115.S[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[28].genblk1.my_adder  (
    .CIN(\$auto_3115.C[28] ),
    .COUT(\$auto_3115.C[29] ),
    .G(\$ibuf_a[28] ),
    .O(\c[28] ),
    .P(\$auto_3115.S[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[29].genblk1.my_adder  (
    .CIN(\$auto_3115.C[29] ),
    .COUT(\$auto_3115.C[30] ),
    .G(\$ibuf_a[29] ),
    .O(\c[29] ),
    .P(\$auto_3115.S[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_3115.C[2] ),
    .COUT(\$auto_3115.C[3] ),
    .G(\$ibuf_a[2] ),
    .O(\c[2] ),
    .P(\$auto_3115.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_3115.C[3] ),
    .COUT(\$auto_3115.C[4] ),
    .G(\$ibuf_a[3] ),
    .O(\c[3] ),
    .P(\$auto_3115.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_3115.C[4] ),
    .COUT(\$auto_3115.C[5] ),
    .G(\$ibuf_a[4] ),
    .O(\c[4] ),
    .P(\$auto_3115.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_3115.C[5] ),
    .COUT(\$auto_3115.C[6] ),
    .G(\$ibuf_a[5] ),
    .O(\c[5] ),
    .P(\$auto_3115.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_3115.C[6] ),
    .COUT(\$auto_3115.C[7] ),
    .G(\$ibuf_a[6] ),
    .O(\c[6] ),
    .P(\$auto_3115.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_3115.C[7] ),
    .COUT(\$auto_3115.C[8] ),
    .G(\$ibuf_a[7] ),
    .O(\c[7] ),
    .P(\$auto_3115.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_3115.C[8] ),
    .COUT(\$auto_3115.C[9] ),
    .G(\$ibuf_a[8] ),
    .O(\c[8] ),
    .P(\$auto_3115.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_3115.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_3115.C[9] ),
    .COUT(\$auto_3115.C[10] ),
    .G(\$ibuf_a[9] ),
    .O(\c[9] ),
    .P(\$auto_3115.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_7/results_dir/.././rtl/primitive_example_design_7.v:46.16-46.21|/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_3115.intermediate_adder  (
    .COUT(\$auto_3115.C[0] ),
    .G(1'h0),
    .P(1'h0)
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf10_en_1  (
    .I(\$ibuf_ibuf10_en ),
    .O(\$f2g_in_en_$ibuf_ibuf10_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf11_en_1  (
    .I(\$ibuf_ibuf11_en ),
    .O(\$f2g_in_en_$ibuf_ibuf11_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf12_en_1  (
    .I(\$ibuf_ibuf12_en ),
    .O(\$f2g_in_en_$ibuf_ibuf12_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf13_en_1  (
    .I(\$ibuf_ibuf13_en ),
    .O(\$f2g_in_en_$ibuf_ibuf13_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf14_en_1  (
    .I(\$ibuf_ibuf14_en ),
    .O(\$f2g_in_en_$ibuf_ibuf14_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf2_en_1  (
    .I(\$ibuf_ibuf2_en ),
    .O(\$f2g_in_en_$ibuf_ibuf2_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf3_en_1  (
    .I(\$ibuf_ibuf3_en ),
    .O(\$f2g_in_en_$ibuf_ibuf3_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf4_en_1  (
    .I(\$ibuf_ibuf4_en ),
    .O(\$f2g_in_en_$ibuf_ibuf4_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf5_en_1  (
    .I(\$ibuf_ibuf5_en ),
    .O(\$f2g_in_en_$ibuf_ibuf5_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf6_en_1  (
    .I(\$ibuf_ibuf6_en ),
    .O(\$f2g_in_en_$ibuf_ibuf6_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf7_en_1  (
    .I(\$ibuf_ibuf7_en ),
    .O(\$f2g_in_en_$ibuf_ibuf7_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf8_en_1  (
    .I(\$ibuf_ibuf8_en ),
    .O(\$f2g_in_en_$ibuf_ibuf8_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_in_en_$ibuf_ibuf9_en_1  (
    .I(\$ibuf_ibuf9_en ),
    .O(\$f2g_in_en_$ibuf_ibuf9_en )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[0]_1  (
    .I(\$obuf_data_out[0] ),
    .O(\$f2g_tx_out_$obuf_data_out[0] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[10]_1  (
    .I(\$obuf_data_out[10] ),
    .O(\$f2g_tx_out_$obuf_data_out[10] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[11]_1  (
    .I(\$obuf_data_out[11] ),
    .O(\$f2g_tx_out_$obuf_data_out[11] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[12]_1  (
    .I(\$obuf_data_out[12] ),
    .O(\$f2g_tx_out_$obuf_data_out[12] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[13]_1  (
    .I(\$obuf_data_out[13] ),
    .O(\$f2g_tx_out_$obuf_data_out[13] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[14]_1  (
    .I(\$obuf_data_out[14] ),
    .O(\$f2g_tx_out_$obuf_data_out[14] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[15]_1  (
    .I(\$obuf_data_out[15] ),
    .O(\$f2g_tx_out_$obuf_data_out[15] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[16]_1  (
    .I(\$obuf_data_out[16] ),
    .O(\$f2g_tx_out_$obuf_data_out[16] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[17]_1  (
    .I(\$obuf_data_out[17] ),
    .O(\$f2g_tx_out_$obuf_data_out[17] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[18]_1  (
    .I(\$obuf_data_out[18] ),
    .O(\$f2g_tx_out_$obuf_data_out[18] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[19]_1  (
    .I(\$obuf_data_out[19] ),
    .O(\$f2g_tx_out_$obuf_data_out[19] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[1]_1  (
    .I(\$obuf_data_out[1] ),
    .O(\$f2g_tx_out_$obuf_data_out[1] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[20]_1  (
    .I(\$obuf_data_out[20] ),
    .O(\$f2g_tx_out_$obuf_data_out[20] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[21]_1  (
    .I(\$obuf_data_out[21] ),
    .O(\$f2g_tx_out_$obuf_data_out[21] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[22]_1  (
    .I(\$obuf_data_out[22] ),
    .O(\$f2g_tx_out_$obuf_data_out[22] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[23]_1  (
    .I(\$obuf_data_out[23] ),
    .O(\$f2g_tx_out_$obuf_data_out[23] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[24]_1  (
    .I(\$obuf_data_out[24] ),
    .O(\$f2g_tx_out_$obuf_data_out[24] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[25]_1  (
    .I(\$obuf_data_out[25] ),
    .O(\$f2g_tx_out_$obuf_data_out[25] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[26]_1  (
    .I(\$obuf_data_out[26] ),
    .O(\$f2g_tx_out_$obuf_data_out[26] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[27]_1  (
    .I(\$obuf_data_out[27] ),
    .O(\$f2g_tx_out_$obuf_data_out[27] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[28]_1  (
    .I(\$obuf_data_out[28] ),
    .O(\$f2g_tx_out_$obuf_data_out[28] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[29]_1  (
    .I(\$obuf_data_out[29] ),
    .O(\$f2g_tx_out_$obuf_data_out[29] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[2]_1  (
    .I(\$obuf_data_out[2] ),
    .O(\$f2g_tx_out_$obuf_data_out[2] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[30]_1  (
    .I(\$obuf_data_out[30] ),
    .O(\$f2g_tx_out_$obuf_data_out[30] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[31]_1  (
    .I(\$obuf_data_out[31] ),
    .O(\$f2g_tx_out_$obuf_data_out[31] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[3]_1  (
    .I(\$obuf_data_out[3] ),
    .O(\$f2g_tx_out_$obuf_data_out[3] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[4]_1  (
    .I(\$obuf_data_out[4] ),
    .O(\$f2g_tx_out_$obuf_data_out[4] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[5]_1  (
    .I(\$obuf_data_out[5] ),
    .O(\$f2g_tx_out_$obuf_data_out[5] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[6]_1  (
    .I(\$obuf_data_out[6] ),
    .O(\$f2g_tx_out_$obuf_data_out[6] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[7]_1  (
    .I(\$obuf_data_out[7] ),
    .O(\$f2g_tx_out_$obuf_data_out[7] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[8]_1  (
    .I(\$obuf_data_out[8] ),
    .O(\$f2g_tx_out_$obuf_data_out[8] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_data_out[9]_1  (
    .I(\$obuf_data_out[9] ),
    .O(\$f2g_tx_out_$obuf_data_out[9] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_register_inst2.q_1  (
    .I(\register_inst2.q ),
    .O(\$f2g_tx_out_register_inst2.q )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_register_inst3.q_1  (
    .I(\register_inst3.q ),
    .O(\$f2g_tx_out_register_inst3.q )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_04_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \reg_array.0.0  (
    .ADDR_A({ \$ibuf_addr[9] , \$ibuf_addr[8] , \$ibuf_addr[7] , \$ibuf_addr[6] , \$ibuf_addr[5] , \$ibuf_addr[4] , \$ibuf_addr[3] , \$ibuf_addr[2] , \$ibuf_addr[1] , \$ibuf_addr[0] , 5'h00 }),
    .ADDR_B({ \$ibuf_addr[9] , \$ibuf_addr[8] , \$ibuf_addr[7] , \$ibuf_addr[6] , \$ibuf_addr[5] , \$ibuf_addr[4] , \$ibuf_addr[3] , \$ibuf_addr[2] , \$ibuf_addr[1] , \$ibuf_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \$ibuf_read_write , \$ibuf_read_write , \$ibuf_read_write , \$ibuf_read_write  }),
    .CLK_A(\$fclk_buf_$abc$3571$auto_3156 ),
    .CLK_B(\$fclk_buf_$abc$3571$auto_3156 ),
    .RDATA_A({ \emu_init_new_data_3153[31] , \emu_init_new_data_3153[30] , \emu_init_new_data_3153[29] , \emu_init_new_data_3153[28] , \emu_init_new_data_3153[27] , \emu_init_new_data_3153[26] , \emu_init_new_data_3153[25] , \emu_init_new_data_3153[24] , \emu_init_new_data_3153[23] , \emu_init_new_data_3153[22] , \emu_init_new_data_3153[21] , \emu_init_new_data_3153[20] , \emu_init_new_data_3153[19] , \emu_init_new_data_3153[18] , \emu_init_new_data_3153[17] , \emu_init_new_data_3153[16] , \emu_init_new_data_3153[15] , \emu_init_new_data_3153[14] , \emu_init_new_data_3153[13] , \emu_init_new_data_3153[12] , \emu_init_new_data_3153[11] , \emu_init_new_data_3153[10] , \emu_init_new_data_3153[9] , \emu_init_new_data_3153[8] , \emu_init_new_data_3153[7] , \emu_init_new_data_3153[6] , \emu_init_new_data_3153[5] , \emu_init_new_data_3153[4] , \emu_init_new_data_3153[3] , \emu_init_new_data_3153[2] , \emu_init_new_data_3153[1] , \emu_init_new_data_3153[0]  }),
    .RDATA_B({ \$delete_wire$4846 , \$delete_wire$4845 , \$delete_wire$4844 , \$delete_wire$4843 , \$delete_wire$4842 , \$delete_wire$4841 , \$delete_wire$4840 , \$delete_wire$4839 , \$delete_wire$4838 , \$delete_wire$4837 , \$delete_wire$4836 , \$delete_wire$4835 , \$delete_wire$4834 , \$delete_wire$4833 , \$delete_wire$4832 , \$delete_wire$4831 , \$delete_wire$4830 , \$delete_wire$4829 , \$delete_wire$4828 , \$delete_wire$4827 , \$delete_wire$4826 , \$delete_wire$4825 , \$delete_wire$4824 , \$delete_wire$4823 , \$delete_wire$4822 , \$delete_wire$4821 , \$delete_wire$4820 , \$delete_wire$4819 , \$delete_wire$4818 , \$delete_wire$4817 , \$delete_wire$4816 , \$delete_wire$4815  }),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$4850 , \$delete_wire$4849 , \$delete_wire$4848 , \$delete_wire$4847  }),
    .RPARITY_B({ \$delete_wire$4854 , \$delete_wire$4853 , \$delete_wire$4852 , \$delete_wire$4851  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \ram_data_in[31] , \ram_data_in[30] , \ram_data_in[29] , \ram_data_in[28] , \ram_data_in[27] , \ram_data_in[26] , \ram_data_in[25] , \ram_data_in[24] , \ram_data_in[23] , \ram_data_in[22] , \ram_data_in[21] , \ram_data_in[20] , \ram_data_in[19] , \ram_data_in[18] , \ram_data_in[17] , \ram_data_in[16] , \ram_data_in[15] , \ram_data_in[14] , \ram_data_in[13] , \ram_data_in[12] , \ram_data_in[11] , \ram_data_in[10] , \ram_data_in[9] , \ram_data_in[8] , \ram_data_in[7] , \ram_data_in[6] , \ram_data_in[5] , \ram_data_in[4] , \ram_data_in[3] , \ram_data_in[2] , \ram_data_in[1] , \ram_data_in[0]  }),
    .WEN_A(1'h0),
    .WEN_B(\$ibuf_read_write ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  assign \$auto_5032  = \$ibuf_haddr[19] ;
  assign \$auto_5031  = \$ibuf_haddr[18] ;
  assign \$auto_5030  = \$ibuf_haddr[17] ;
  assign \$auto_5029  = \$ibuf_haddr[16] ;
  assign \$auto_5028  = \$ibuf_haddr[15] ;
  assign \$auto_5027  = \$ibuf_haddr[14] ;
  assign \$auto_5026  = \$ibuf_haddr[13] ;
  assign \$auto_5025  = \$ibuf_haddr[12] ;
  assign \$auto_5024  = \$ibuf_haddr[11] ;
  assign \$auto_5023  = \$ibuf_haddr[10] ;
  assign \$auto_5022  = \$ibuf_haddr[9] ;
  assign \$auto_5021  = \$ibuf_haddr[8] ;
  assign \$auto_5020  = \$ibuf_haddr[7] ;
  assign \$auto_5019  = \$ibuf_haddr[6] ;
  assign \$auto_5018  = \$ibuf_haddr[5] ;
  assign \$auto_5017  = \$ibuf_haddr[4] ;
  assign \$auto_5016  = \$ibuf_haddr[3] ;
  assign \$auto_5015  = \$ibuf_haddr[2] ;
  assign \$auto_5014  = \$ibuf_haddr[1] ;
  assign \$auto_5013  = \$ibuf_haddr[0] ;
  assign \$auto_5012  = 1'h1;
  assign \$auto_5011  = 1'h1;
  assign \$auto_5010  = 1'h1;
  assign \$auto_5009  = 1'h1;
  assign \$auto_5008  = 1'h1;
  assign \$auto_5007  = 1'h1;
  assign \$auto_5006  = 1'h1;
  assign \$auto_5005  = 1'h1;
  assign \$auto_5004  = 1'h1;
  assign \$auto_5003  = 1'h1;
  assign \$auto_5002  = 1'h1;
  assign \$auto_5001  = 1'h1;
  assign \$auto_5000  = 1'h1;
  assign \$auto_4999  = 1'h1;
  assign \$auto_4998  = 1'h1;
  assign \$auto_4997  = 1'h1;
  assign \$auto_4996  = 1'h1;
  assign \$auto_4995  = 1'h1;
  assign \$auto_4994  = 1'h1;
  assign \$auto_4993  = 1'h1;
  assign \$auto_4992  = 1'h1;
  assign \$auto_4991  = 1'h1;
  assign \$auto_4990  = 1'h1;
  assign \$auto_4989  = 1'h1;
  assign \$auto_4988  = 1'h1;
  assign \$auto_4987  = 1'h1;
  assign \$auto_4986  = 1'h1;
  assign \$auto_4985  = 1'h1;
  assign \$auto_4984  = 1'h1;
  assign \$auto_4983  = 1'h1;
  assign \$auto_4982  = 1'h1;
  assign \$auto_4981  = 1'h1;
  assign \$auto_4980  = 1'h1;
  assign \$auto_4979  = 1'h1;
  assign \$auto_4978  = 1'h1;
  assign \$auto_4977  = 1'h1;
  assign \$auto_4976  = 1'h1;
  assign \$auto_4975  = 1'h1;
  assign \$auto_4974  = 1'h1;
  assign \$auto_4973  = 1'h1;
  assign \$auto_4972  = 1'h1;
  assign \$auto_4971  = 1'h1;
  assign \$auto_4970  = 1'h1;
  assign \$auto_4969  = 1'h1;
  assign \$auto_4968  = 1'h1;
  assign \$auto_4967  = 1'h1;
  assign \$auto_4966  = 1'h1;
  assign \$auto_4965  = 1'h1;
  assign \$auto_4964  = 1'h1;
  assign \$auto_4963  = 1'h1;
  assign \$auto_4962  = 1'h1;
  assign \$auto_4961  = 1'h1;
  assign \$auto_4960  = 1'h1;
  assign \$auto_4959  = 1'h1;
  assign \$auto_4958  = 1'h1;
  assign \$auto_4957  = 1'h1;
  assign \$auto_4956  = 1'h1;
  assign \$auto_4955  = 1'h1;
  assign \$auto_4954  = 1'h1;
  assign \$auto_4953  = 1'h1;
  assign \$auto_4952  = 1'h1;
  assign \$auto_4951  = 1'h1;
  assign \$auto_4950  = 1'h1;
  assign \$auto_4949  = 1'h1;
  assign \$auto_4948  = 1'h1;
  assign \$auto_4947  = 1'h1;
  assign \$auto_4946  = 1'h1;
  assign \$auto_4945  = 1'h1;
  assign \$auto_4944  = 1'h1;
  assign \$auto_4943  = 1'h1;
  assign \$auto_4942  = 1'h1;
  assign \$auto_4941  = 1'h1;
  assign \$auto_4940  = 1'h1;
  assign \$auto_4939  = 1'h1;
  assign \$auto_4938  = 1'h1;
  assign \$auto_4937  = 1'h1;
  assign \$auto_4936  = 1'h1;
  assign \$auto_4935  = 1'h1;
  assign \$auto_4934  = 1'h1;
  assign \$auto_4933  = 1'h1;
  assign \$auto_4932  = 1'h1;
  assign \$auto_4931  = 1'h1;
  assign \$auto_4930  = 1'h1;
  assign \$auto_4929  = 1'h1;
  assign \$auto_4928  = 1'h1;
  assign \$auto_4927  = 1'h1;
  assign \$auto_4926  = 1'h1;
  assign \$auto_4925  = 1'h1;
  assign \$auto_4924  = 1'h1;
  assign \$auto_4923  = 1'h1;
  assign \$auto_4922  = 1'h1;
  assign \$auto_4921  = 1'h1;
  assign \$auto_4920  = 1'h1;
  assign \$auto_4919  = 1'h1;
  assign \$auto_4918  = 1'h1;
  assign \$auto_4917  = 1'h1;
  assign \$auto_4916  = 1'h1;
  assign \$auto_4915  = 1'h1;
  assign \$auto_4914  = 1'h1;
  assign \$auto_4913  = 1'h1;
  assign \$auto_4912  = 1'h1;
  assign \$auto_4911  = 1'h1;
  assign \$auto_4910  = 1'h1;
  assign \$auto_4909  = 1'h1;
  assign \$auto_4908  = 1'h1;
  assign \$auto_4907  = 1'h1;
  assign \$auto_4906  = 1'h1;
  assign \$auto_4905  = 1'h1;
  assign \$auto_4904  = 1'h1;
  assign \$auto_4903  = 1'h1;
  assign \$auto_4902  = 1'h1;
  assign \$auto_4901  = 1'h1;
  assign \$auto_4900  = 1'h1;
  assign \$auto_4899  = 1'h1;
  assign \$auto_4898  = 1'h1;
  assign \$auto_4897  = 1'h1;
  assign \$auto_4896  = 1'h1;
  assign \$auto_4895  = 1'h1;
  assign \$auto_4894  = 1'h1;
  assign \$auto_4893  = 1'h1;
  assign \$auto_4892  = 1'h1;
  assign \$auto_4891  = 1'h1;
  assign \$auto_4890  = 1'h1;
  assign \$auto_4889  = 1'h1;
  assign \$auto_4888  = 1'h1;
  assign \$auto_4887  = 1'h1;
  assign \$auto_4886  = 1'h1;
  assign \$auto_4885  = 1'h1;
  assign \$auto_4884  = 1'h1;
  assign \$auto_4883  = 1'h1;
  assign \$auto_4882  = 1'h1;
  assign \$auto_4881  = 1'h1;
  assign \$auto_4880  = 1'h1;
  assign \$auto_4879  = 1'h1;
  assign \$auto_4878  = 1'h1;
  assign \$auto_4877  = 1'h1;
  assign \$auto_4876  = 1'h1;
  assign \$auto_4875  = 1'h1;
  assign \$auto_4874  = 1'h1;
  assign \$auto_4873  = 1'h1;
  assign \$auto_4872  = 1'h1;
  assign \$auto_4871  = 1'h1;
  assign \$auto_4870  = 1'h1;
  assign \$auto_4869  = 1'h1;
  assign \$auto_4868  = 1'h1;
  assign \$auto_4867  = 1'h1;
  assign \$auto_4866  = 1'h1;
  assign \$auto_4865  = 1'h1;
  assign \$auto_4864  = 1'h1;
  assign \$auto_4863  = 1'h1;
  assign \$auto_4862  = 1'h1;
  assign \$auto_4861  = 1'h1;
  assign \$auto_4860  = 1'h1;
  assign \$auto_4859  = 1'h1;
  assign \$auto_4858  = 1'h1;
  assign \$auto_4857  = 1'h1;
  assign \$auto_4856  = 1'h1;
  assign \$auto_4855  = 1'h1;
  assign \$auto_5053  = \$ibuf_reset ;
  assign \$auto_5052  = \prot_ibuf[3] ;
  assign \$auto_5045  = \burst_ibuf[0] ;
  assign \$auto_5046  = \burst_ibuf[1] ;
  assign \$auto_5048  = \register_inst1.clk ;
  assign \$auto_5044  = \$ibuf_haddr[31] ;
  assign \$auto_5033  = \$ibuf_haddr[20] ;
  assign \$auto_5042  = \$ibuf_haddr[29] ;
  assign \$auto_5040  = \$ibuf_haddr[27] ;
  assign \$auto_5039  = \$ibuf_haddr[26] ;
  assign \$auto_5038  = \$ibuf_haddr[25] ;
  assign \$auto_5035  = \$ibuf_haddr[22] ;
  assign \$auto_5047  = \burst_ibuf[2] ;
  assign \$auto_5050  = \prot_ibuf[1] ;
  assign \$auto_5054  = \size_ibuf[0] ;
  assign \$auto_5049  = \prot_ibuf[0] ;
  assign \$auto_5055  = \size_ibuf[1] ;
  assign \$auto_5036  = \$ibuf_haddr[23] ;
  assign \$auto_5037  = \$ibuf_haddr[24] ;
  assign \$auto_5056  = \size_ibuf[2] ;
  assign \$auto_5057  = \trans_ibuf[0] ;
  assign \$auto_5058  = \trans_ibuf[1] ;
  assign \$auto_5059  = \trans_ibuf[2] ;
  assign \$auto_5041  = \$ibuf_haddr[28] ;
  assign \$auto_5034  = \$ibuf_haddr[21] ;
  assign \$auto_5060  = \$ibuf_clear ;
  assign \$auto_5043  = \$ibuf_haddr[30] ;
  assign \$auto_5051  = \prot_ibuf[2] ;
endmodule
