/*
*
* Copyright (c) 2023 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/

/**
 *  \file     Cdd_IpcCfg.c
 *
 *  \brief    This file contains generated pre compile configurations
 *            for CDD IPC MCAL driver
 *
 */

/******************************************************************************
    Project         : CDD_IPC_CONFIG_J721E
    Date            : 2023-01-14 00:06:03
    SW Ver          : 2.0
    Module Rele Ver : AUTOSAR 4.3.1 0

    This file is generated by EB Tresos
    Do not modify this file,otherwise the software may behave in unexpected way.
******************************************************************************/

/*******************************************************************************
 *  INCLUDES
 ******************************************************************************/
#include "Std_Types.h"
#include "Cdd_Ipc.h"
#include "Cdd_IpcIrq.h"

/*
 * Design : DES_CDD_IPC_012
 */
/*
 * Requirements : MCAL-3701
 */

/** \brief Version checking  */
#if ((CDD_IPC_SW_MAJOR_VERSION != (3U))||(CDD_IPC_SW_MINOR_VERSION != (0U)))
    #error "Version numbers of Cdd_IpcCfg.c and Cdd_Ipc.h are inconsistent!"
#endif

/*******************************************************************************
 *  Local Data
 ******************************************************************************/
#define CDD_IPC_START_SEC_VAR_NO_INIT_8_ALIGN_8B
#include "Cdd_Ipc_MemMap.h"

/*
 * Design : DES_CDD_IPC_036
 */
/**
 *  \brief Local Memory required for communication channel
 *
 */
CDD_IPC_CONFIG_DATA_SECTION static uint8
            Cdd_IpcCommChBuf_0[CDD_IPC_CH_0_BUFF_SIZE];
/**< Communication Channel local buffer */
CDD_IPC_CONFIG_DATA_SECTION static uint8
            Cdd_IpcCommChBuf_1[CDD_IPC_CH_1_BUFF_SIZE];
/**< Communication Channel local buffer */
CDD_IPC_CONFIG_DATA_SECTION static uint8
            Cdd_IpcCommChBuf_2[CDD_IPC_CH_2_BUFF_SIZE];
/**< Communication Channel local buffer */

#define CDD_IPC_STOP_SEC_VAR_NO_INIT_8_ALIGN_8B
#include "Cdd_Ipc_MemMap.h"

#define CDD_IPC_START_SEC_CONFIG_DATA
#include "Cdd_Ipc_MemMap.h"
/*******************************************************************************
 *  Global Data
 ******************************************************************************/
 /**
  * \brief A array of buffer pointers that describe memory allocated to local
  *          communication channels
  */
 extern const struct Cdd_IpcChannelBufType_s
                             Cdd_IpcCommChanBufferPtr [CDD_IPC_MAX_CHANNEL_CFG];

/*
 * Design : DES_CDD_IPC_027
 */
/*
 * Requirements : MCAL-3713
 */
/**
 *  \brief Collated communication channel buffer pointers
 *
 */
CDD_IPC_CONFIG_DATA_SECTION CONST(Cdd_IpcChannelBufType,
            CDD_IPC_CONFIG_DATA) Cdd_IpcCommChanBufferPtr [CDD_IPC_MAX_CHANNEL_CFG] =
{
    [0U] =
    {
        .pBuf = &Cdd_IpcCommChBuf_0[0U],
        .bufSize = CDD_IPC_CH_0_BUFF_SIZE,
    },
    [1U] =
    {
        .pBuf = &Cdd_IpcCommChBuf_1[0U],
        .bufSize = CDD_IPC_CH_1_BUFF_SIZE,
    },
    [2U] =
    {
        .pBuf = &Cdd_IpcCommChBuf_2[0U],
        .bufSize = CDD_IPC_CH_2_BUFF_SIZE,
    }
};

/*
 * Design : DES_CDD_IPC_016
 */
/*
 * Requirements : MCAL-3677, MCAL-3685, MCAL-3678, MCAL-3679, MCAL-3680,
 *                  MCAL-3681, MCAL-3682, MCAL-3755
 */
/**
 *  \brief Communication Channels configured
 *
 */
CDD_IPC_CONFIG_DATA_SECTION CONST(struct Cdd_IpcChannelType_s,
            CDD_IPC_CONFIG_DATA) CddIpcCommChs[3U] =
{
    [0U] =
    {
        .id = CddIpcConf_IpcComChanId_Cdd_IpcMpu10,
        /**< Unique identifiers for a channel */
        .localEp = 14U,
        /**< Local End Point identifier, on which MCAL/AUTOSAR is hosted */
        .remoteEp = 14U,
        /**< Remote End Point identifier, on remote cores */
        .remoteProcId = CDD_IPC_CORE_MPU1_0,
        /**< Remote Processor Identifier */
        .numMsgQueued = 256U,
        /**< Number of buffer allocated to this communication channel */
        .maxMsgSize = 496,
        /**< Defines the pointer to memory */
        .reserved = 0U,
        /**< Future use if any */
    },
    [1U] =
    {
        .id = CddIpcConf_IpcComChanId_Cdd_IpcMcu20,
        /**< Unique identifiers for a channel */
        .localEp = 16U,
        /**< Local End Point identifier, on which MCAL/AUTOSAR is hosted */
        .remoteEp = 16U,
        /**< Remote End Point identifier, on remote cores */
        .remoteProcId = CDD_IPC_CORE_MCU2_0,
        /**< Remote Processor Identifier */
        .numMsgQueued = 256U,
        /**< Number of buffer allocated to this communication channel */
        .maxMsgSize = 496,
        /**< Defines the pointer to memory */
        .reserved = 0U,
        /**< Future use if any */
    },
    [2U] =
    {
        .id = CddIpcConf_IpcComChanId_Cdd_IpcMcu11,
        /**< Unique identifiers for a channel */
        .localEp = 21U,
        /**< Local End Point identifier, on which MCAL/AUTOSAR is hosted */
        .remoteEp = 21U,
        /**< Remote End Point identifier, on remote cores */
        .remoteProcId = CDD_IPC_CORE_MCU1_1,
        /**< Remote Processor Identifier */
        .numMsgQueued = 256U,
        /**< Number of buffer allocated to this communication channel */
        .maxMsgSize = 496,
        /**< Defines the pointer to memory */
        .reserved = 0U,
        /**< Future use if any */
    }
};

/*
 * Design : DES_CDD_IPC_013
 */
/*
 * Requirements : MCAL-3674
 */
/**
 *  \brief Communication Channels configured
 *
 */
CDD_IPC_VAR_DATA_NO_INIT_UNSPECIFIED_SECTION VAR(uint8, CDD_IPC_VAR_NO_INIT)
            Cdd_IpcDrvVertIoObj[CDD_IPC_VERTIO_OBJECT_SIZE];

/*
 * Design : DES_CDD_IPC_013, DES_CDD_IPC_014, DES_CDD_IPC_015, DES_CDD_IPC_016
 */
/*
 * Requirements : MCAL-3676, MCAL-3675, MCAL-3669, MCAL-3671, MCAL-3678,
 *                  MCAL-3679, MCAL-3680, MCAL-3681, MCAL-3682, MCAL-3755
 */
/**
 *  \brief IPC Configurations
 *
 */
CDD_IPC_CONFIG_DATA_SECTION CONST(Cdd_IpcConfigType, CDD_IPC_CONFIG_DATA)
            CddIpcConfiguraions_PC =
{
    .coreIds =
    {
        .ownProcID = CDD_IPC_CORE_MCU2_1,
        /**< Defines processor ID on which MCAL/AUTOSAR is being hosted */
        .numProcs = 3,
        /**< Number of processor which with IPC is desired */
        .remoteProcID =
        {
            CDD_IPC_CORE_MPU1_0,
            CDD_IPC_CORE_MCU2_0,
            CDD_IPC_CORE_MCU1_1
        },
        /**< Remote processor identifiers */
        .reserved = 0U,
        /**< Future use if any */
    },

    .vertIoCfg =
    {
        .vertIoRingAddr = (void *)0xaa000000U,
        /**< Defines address that shall be shared between cores */
        .vertIoRingSize = 0x1c00000U,
        /**< Size of the shared memory */
        .reserved = 0U,
        /**< Future use if any */
    },

    .channelCount = 3U,
    /**<  Number of channels configured  */
    .pChCfg = CddIpcCommChs,
    /**< Pointer to array of channel conditions */
    .reserved = 0U
    /**< Reserved field */
};

/* Mailbox Cluster Base Address */
const uint32 IPC_Mailbox_BasePhyAddr[IPC_MAILBOX_CLUSTER_CNT] =
{
    (uint32)(0x31F80000U),     /* Mailbox - cluster0   */
    (uint32)(0x31F81000U),     /* Mailbox - cluster1   */
    (uint32)(0x31F82000U),     /* Mailbox - cluster2   */
    (uint32)(0x31F83000U),     /* Mailbox - cluster3   */
    (uint32)(0x31F84000U),     /* Mailbox - cluster4   */
    (uint32)(0x31F85000U),     /* Mailbox - cluster5   */
    (uint32)(0x31F86000U),     /* Mailbox - cluster6   */
    (uint32)(0x31F87000U),     /* Mailbox - cluster7   */
    (uint32)(0x31F88000U),     /* Mailbox - cluster8   */
    (uint32)(0x31F89000U),     /* Mailbox - cluster9   */
    (uint32)(0x31F8A000U),     /* Mailbox - cluster10  */
    (uint32)(0x31F8B000U),     /* Mailbox - cluster11  */
};

/**
 *  \brief Processor IDs to name mapping for all processor in Jacinto7
 */
Ipc_ProcInfo g_Ipc_mp_procInfo[IPC_MAX_PROCS] =
{
    {IPC_MPU1_0,      "mpu1_0"},      /**< ARM A72 - VM0 */
    {IPC_MCU1_0,      "mcu1_0"},      /**< ARM MCU  R5F - core0 */
    {IPC_MCU1_1,      "mcu1_1"},      /**< ARM MCU  R5F - core1 */
    {IPC_MCU2_0,      "mcu2_0"},      /**< ARM Main R5F - core0 */
    {IPC_MCU2_1,      "mcu2_1"},      /**< ARM Main R5F - core1 */
    {IPC_MCU3_0,      "mcu3_0"},      /**< ARM Main R5F - core2 */
    {IPC_MCU3_1,      "mcu3_1"},      /**< ARM Main R5F - core3 */
    {IPC_C66X_1,      "C66X_1"},      /**< DSP C66x - core0  */
    {IPC_C66X_2,      "C66X_2"},      /**< DSP C66x - core1  */
    {IPC_C7X_1,       "C7X_1"},       /**< DSP C7x - core0 */
    {IPC_MPU1_1,      "mpu1_1"}       /**< ARM A72 - VM1 */
};

Ipc_MailboxInfo   g_IPC_MailboxInfo[IPC_MAX_PROCS][IPC_MAX_PROCS] =
{
    /* Host Processor - A72-vm0	*/
    {
        { { 255U, 255U,  0U}, { 255U, 255U, 255U} },    /* IPC_MPU1_0 */
        { { 0U, 0U,  0U}, { 0U, 0U, 1U} },    /* IPC_MCU1_0 */
        { { 0U, 0U,  2U}, { 0U, 0U, 3U} },    /* IPC_MCU1_1 */
        { { 1U, 0U,  0U}, { 1U, 0U, 1U} },    /* IPC_MCU2_0 */
        { { 1U, 0U,  2U}, { 1U, 0U, 3U} },    /* IPC_MCU2_1 */
        { { 2U, 0U,  0U}, { 2U, 0U, 1U} },    /* IPC_MCU3_0 */
        { { 2U, 0U,  2U}, { 2U, 0U, 3U} },    /* IPC_MCU3_1 */
        { { 3U, 0U,  0U}, { 3U, 0U, 1U} },    /* IPC_C66X_1 */
        { { 3U, 0U,  2U}, { 3U, 0U, 3U} },    /* IPC_C66X_2 */
        { { 4U, 0U,  0U}, { 4U, 0U, 1U} },    /* IPC_C7X_1 */
        { { 0U, 0U,  10U}, { 0U, 0U, 11U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - mcu1_0 	*/
    {
        { { 0U, 1U,  1U}, { 0U, 1U, 0U} },    /* IPC_MPU1_0 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MCU1_0 */
        { { 0U, 1U,  4U}, { 0U, 1U, 5U} },    /* IPC_MCU1_1 */
        { { 7U, 0U,  0U}, { 5U, 255U, 2U} },    /* IPC_MCU2_0 */
        { { 7U, 0U,  1U}, { 5U, 255U, 10U} },    /* IPC_MCU2_1 */
        { { 7U, 0U,  2U}, { 6U, 255U, 2U} },    /* IPC_MCU3_0 */
        { { 7U, 0U,  3U}, { 6U, 255U, 10U} },    /* IPC_MCU3_1 */
        { { 7U, 1U,  4U}, { 8U, 255U, 4U} },    /* IPC_C66X_1 */
        { { 7U, 1U,  5U}, { 8U, 255U, 12U} },    /* IPC_C66X_2 */
        { { 7U, 1U,  6U}, { 9U, 255U, 4U} },    /* IPC_C7X_1 */
        { { 0U, 1U,  7U}, { 0U, 1U, 6U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - mcu1_1 	*/
    {
        { { 0U, 2U,  3U}, { 0U, 2U, 2U} },    /* IPC_MPU1_0 */
        { { 0U, 2U,  5U}, { 0U, 2U, 4U} },    /* IPC_MCU1_0 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MCU1_1 */
        { { 7U, 2U,  8U}, { 5U, 255U, 3U} },    /* IPC_MCU2_0 */
        { { 7U, 2U,  9U}, { 5U, 255U, 11U} },    /* IPC_MCU2_1 */
        { { 7U, 2U,  10U}, { 6U, 255U, 3U} },    /* IPC_MCU3_0 */
        { { 7U, 2U,  11U}, { 6U, 255U, 11U} },    /* IPC_MCU3_1 */
        { { 7U, 3U,  12U}, { 8U, 255U, 5U} },    /* IPC_C66X_1 */
        { { 7U, 3U,  13U}, { 8U, 255U, 13U} },    /* IPC_C66X_2 */
        { { 7U, 3U,  14U}, { 9U, 255U, 5U} },    /* IPC_C7X_1 */
        { { 0U, 2U,  9U}, { 0U, 2U, 8U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - mcu2_0 	*/
    {
        { { 1U, 1U,  1U}, { 1U, 1U, 0U} },    /* IPC_MPU1_0 */
        { { 5U, 0U,  2U}, { 7U, 255U, 0U} },    /* IPC_MCU1_0 */
        { { 5U, 0U,  3U}, { 7U, 255U, 8U} },    /* IPC_MCU1_1 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MCU2_0 */
        { { 1U, 1U,  4U}, { 1U, 1U, 5U} },    /* IPC_MCU2_1 */
        { { 5U, 0U,  0U}, { 6U, 255U, 0U} },    /* IPC_MCU3_0 */
        { { 5U, 0U,  1U}, { 6U, 255U, 8U} },    /* IPC_MCU3_1 */
        { { 5U, 1U,  4U}, { 8U, 255U, 0U} },    /* IPC_C66X_1 */
        { { 5U, 1U,  5U}, { 8U, 255U, 8U} },    /* IPC_C66X_2 */
        { { 5U, 1U,  6U}, { 9U, 255U, 0U} },    /* IPC_C7X_1 */
        { { 1U, 1U,  7U}, { 1U, 1U, 6U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - mcu2_1 	*/
    {
        { { 1U, 2U,  3U}, { 1U, 2U, 2U} },    /* IPC_MPU1_0 */
        { { 5U, 2U,  10U}, { 7U, 255U, 1U} },    /* IPC_MCU1_0 */
        { { 5U, 2U,  11U}, { 7U, 255U, 9U} },    /* IPC_MCU1_1 */
        { { 1U, 2U,  5U}, { 1U, 2U, 4U} },    /* IPC_MCU2_0 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MCU2_1 */
        { { 5U, 2U,  8U}, { 6U, 255U, 1U} },    /* IPC_MCU3_0 */
        { { 5U, 2U,  9U}, { 6U, 255U, 9U} },    /* IPC_MCU3_1 */
        { { 5U, 3U,  12U}, { 8U, 255U, 1U} },    /* IPC_C66X_1 */
        { { 5U, 3U,  13U}, { 8U, 255U, 9U} },    /* IPC_C66X_2 */
        { { 5U, 3U,  14U}, { 9U, 255U, 1U} },    /* IPC_C7X_1 */
        { { 1U, 2U,  9U}, { 1U, 2U, 8U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - mcu3_0 	*/
    {
        { { 2U, 1U,  1U}, { 2U, 1U, 0U} },    /* IPC_MPU1_0 */
        { { 6U, 0U,  2U}, { 7U, 255U, 2U} },    /* IPC_MCU1_0 */
        { { 6U, 0U,  3U}, { 7U, 255U, 10U} },    /* IPC_MCU1_1 */
        { { 6U, 0U,  0U}, { 5U, 255U, 0U} },    /* IPC_MCU2_0 */
        { { 6U, 0U,  1U}, { 5U, 255U, 8U} },    /* IPC_MCU2_1 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MCU3_0 */
        { { 2U, 1U,  4U}, { 2U, 1U, 5U} },    /* IPC_MCU3_1 */
        { { 6U, 1U,  4U}, { 8U, 255U, 2U} },    /* IPC_C66X_1 */
        { { 6U, 1U,  5U}, { 8U, 255U, 10U} },    /* IPC_C66X_2 */
        { { 6U, 1U,  6U}, { 9U, 255U, 2U} },    /* IPC_C7X_1 */
        { { 2U, 1U,  7U}, { 2U, 1U, 6U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - mcu3_1 	*/
    {
        { { 2U, 2U,  3U}, { 2U, 2U, 2U} },    /* IPC_MPU1_0 */
        { { 6U, 2U,  10U}, { 7U, 255U, 3U} },    /* IPC_MCU1_0 */
        { { 6U, 2U,  11U}, { 7U, 255U, 11U} },    /* IPC_MCU1_1 */
        { { 6U, 2U,  8U}, { 5U, 255U, 1U} },    /* IPC_MCU2_0 */
        { { 6U, 2U,  9U}, { 5U, 255U, 9U} },    /* IPC_MCU2_1 */
        { { 2U, 2U,  5U}, { 2U, 2U, 4U} },    /* IPC_MCU3_0 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MCU3_1 */
        { { 6U, 3U,  12U}, { 8U, 255U, 3U} },    /* IPC_C66X_1 */
        { { 6U, 3U,  13U}, { 8U, 255U, 11U} },    /* IPC_C66X_2 */
        { { 6U, 3U,  14U}, { 9U, 255U, 3U} },    /* IPC_C7X_1 */
        { { 2U, 2U,  9U}, { 2U, 2U, 8U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - c66xdsp_1 	*/
    {
        { { 3U, 1U,  1U}, { 3U, 1U, 0U} },    /* IPC_MPU1_0 */
        { { 8U, 1U,  4U}, { 7U, 255U, 4U} },    /* IPC_MCU1_0 */
        { { 8U, 1U,  5U}, { 7U, 255U, 12U} },    /* IPC_MCU1_1 */
        { { 8U, 0U,  0U}, { 5U, 255U, 4U} },    /* IPC_MCU2_0 */
        { { 8U, 0U,  1U}, { 5U, 255U, 12U} },    /* IPC_MCU2_1 */
        { { 8U, 0U,  2U}, { 6U, 255U, 4U} },    /* IPC_MCU3_0 */
        { { 8U, 0U,  3U}, { 6U, 255U, 12U} },    /* IPC_MCU3_1 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_C66X_1 */
        { { 3U, 1U,  4U}, { 3U, 1U, 5U} },    /* IPC_C66X_2 */
        { { 8U, 1U,  6U}, { 9U, 255U, 6U} },    /* IPC_C7X_1 */
        { { 3U, 1U,  7U}, { 3U, 1U, 6U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - c66xdsp_2 	*/
    {
        { { 3U, 2U,  3U}, { 3U, 2U, 2U} },    /* IPC_MPU1_0 */
        { { 8U, 3U,  12U}, { 7U, 255U, 5U} },    /* IPC_MCU1_0 */
        { { 8U, 3U,  13U}, { 7U, 255U, 13U} },    /* IPC_MCU1_1 */
        { { 8U, 2U,  8U}, { 5U, 255U, 5U} },    /* IPC_MCU2_0 */
        { { 8U, 2U,  9U}, { 5U, 255U, 13U} },    /* IPC_MCU2_1 */
        { { 8U, 2U,  10U}, { 6U, 255U, 5U} },    /* IPC_MCU3_0 */
        { { 8U, 2U,  11U}, { 6U, 255U, 13U} },    /* IPC_MCU3_1 */
        { { 3U, 2U,  5U}, { 3U, 2U, 4U} },    /* IPC_C66X_1 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_C66X_2 */
        { { 8U, 3U,  14U}, { 9U, 255U, 7U} },    /* IPC_C7X_1 */
        { { 3U, 2U,  9U}, { 3U, 2U, 8U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - c7x_1 	*/
    {
        { { 4U, 1U,  1U}, { 4U, 1U, 0U} },    /* IPC_MPU1_0 */
        { { 9U, 1U,  4U}, { 7U, 255U, 6U} },    /* IPC_MCU1_0 */
        { { 9U, 1U,  5U}, { 7U, 255U, 14U} },    /* IPC_MCU1_1 */
        { { 9U, 0U,  0U}, { 5U, 255U, 6U} },    /* IPC_MCU2_0 */
        { { 9U, 0U,  1U}, { 5U, 255U, 14U} },    /* IPC_MCU2_1 */
        { { 9U, 0U,  2U}, { 6U, 255U, 6U} },    /* IPC_MCU3_0 */
        { { 9U, 0U,  3U}, { 6U, 255U, 14U} },    /* IPC_MCU3_1 */
        { { 9U, 1U,  6U}, { 8U, 255U, 6U} },    /* IPC_C66X_1 */
        { { 9U, 1U,  7U}, { 8U, 255U, 14U} },    /* IPC_C66X_2 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_C7X_1 */
        { { 4U, 1U,  7U}, { 4U, 1U, 6U} },    /* IPC_MPU1_1 */
    },

    /* Host Processor - A72-vm1 	*/
    {
        { { 0U, 3U,  11U}, { 0U, 3U, 10U} },    /* IPC_MPU1_0 */
        { { 0U, 3U,  6U}, { 0U, 3U, 7U} },    /* IPC_MCU1_0 */
        { { 0U, 3U,  8U}, { 0U, 3U, 9U} },    /* IPC_MCU1_1 */
        { { 1U, 3U,  6U}, { 1U, 3U, 7U} },    /* IPC_MCU2_0 */
        { { 1U, 3U,  8U}, { 1U, 3U, 9U} },    /* IPC_MCU2_1 */
        { { 2U, 3U,  6U}, { 2U, 3U, 7U} },    /* IPC_MCU3_0 */
        { { 2U, 3U,  8U}, { 2U, 3U, 9U} },    /* IPC_MCU3_1 */
        { { 3U, 3U,  6U}, { 3U, 3U, 7U} },    /* IPC_C66X_1 */
        { { 3U, 3U,  8U}, { 3U, 3U, 9U} },    /* IPC_C66X_2 */
        { { 4U, 3U,  6U}, { 4U, 3U, 7U} },    /* IPC_C7X_1 */
        { { 255U, 255U,  0U}, { 255U, 255U, 0U} },    /* IPC_MPU1_1 */
    },
};

/* @} */
#define  CDD_IPC_STOP_SEC_CONFIG_DATA
#include "Cdd_Ipc_MemMap.h"

#define CDD_IPC_START_SEC_ISR_CODE
#include "Cdd_Ipc_MemMap.h"

/** \brief ISR for New Message, from MPU 1 0*/
CDD_IPC_ISR_TEXT_SECTION ISR(Cdd_IpcIrqMbxFromMpu_10)
{
    Cdd_IpcIrq_Fun(CDD_IPC_CORE_MPU1_0);
    return;
}

/** \brief ISR for New Message, from MCU 2 0*/
CDD_IPC_ISR_TEXT_SECTION ISR(Cdd_IpcIrqMbxFromMcu_20)
{
    Cdd_IpcIrq_Fun(CDD_IPC_CORE_MCU2_0);
    return;
}

/** \brief ISR for New Message, from MCU 1 1*/
CDD_IPC_ISR_TEXT_SECTION ISR(Cdd_IpcIrqMbxFromMcu_11)
{
    Cdd_IpcIrq_Fun(CDD_IPC_CORE_MCU1_1);
    return;
}


#define CDD_IPC_STOP_SEC_ISR_CODE
#include "Cdd_Ipc_MemMap.h"



    
    
    

    
    
    
    
    
    

/*******************************************************************************
 *  END OF FILE: Cdd_IpcCfg.c
 ******************************************************************************/
