C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task1/reg.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/task1/reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module regis

Top level modules:
	regis

} {} {}}
