#ifndef EDMA_H
#define EDMA_H
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/moduleparam.h>

#define EDMA_RING_IDX_NEXT(idx, ring_size) (((idx) + 1) & ((ring_size) - 1))
#define EDMA_NUM_OF_QUEUES				(4)

#ifdef EDMA_DEBUG_PRINTS
#define edma_dbg pr_info
#else
#define edma_dbg(...)
#endif

#define MAX_NUMBER_OF_EDMA_DEVICE      (16)
#define MAX_NUMBER_OF_EDMA_QUEUES      (4)
#define MAX_NUMBER_OF_USER_INTERRUPTS  (16)

struct edma_queue_handle {
	void* tx;
	void* rx;
	void* char_device_handle;
};

struct backend_device {
	struct edma_queue_handle* queues;
	void* event_handles;
	struct pci_dev *pdev;
	u32 number_of_queues;
	u32 number_of_events;
	void* frontend_queues_handle;
	void* frontend_events_handle;
	void* backend_device_handle;
};

//struct edma_device {
//	struct device *dev;
//
//	/* internal base addresses */
//	void __iomem			*edma_base;
//
//	/* udma variables */
//	struct al_udma			tx_udma;
//	struct al_udma			rx_udma;
//
//	int tx_descs_num;
//	int rx_descs_num;
//
//	/* Tx Q UDMA hw ring */
//	void *tx_dma_desc_virt[EDMA_NUM_OF_QUEUES];
//	dma_addr_t tx_dma_desc[EDMA_NUM_OF_QUEUES];
//
//	/* Rx Q UDMA hw ring */
//	void *rx_dma_desc_virt[EDMA_NUM_OF_QUEUES];
//	dma_addr_t rx_dma_desc[EDMA_NUM_OF_QUEUES];
//
//	/* Rx Q UDMA completion hw ring */
//	void *rx_dma_cdesc_virt[EDMA_NUM_OF_QUEUES];
//	dma_addr_t rx_dma_cdesc[EDMA_NUM_OF_QUEUES];
//
//	dev_t char_devt[EDMA_NUM_OF_QUEUES];
//};

typedef int (*frontend_callback)(struct backend_device* backend_device);


enum edma_state_t {
	EDMA_STATE_RUNNING = 0,
	EDMA_STATE_FSYNC_IN_PROGRESS_BIT,
	EDMA_STATE_QUEUE_RELEASING_BIT,
	EDMA_STATE_READ_IN_PROGRESS_BIT,
	EDMA_STATE_WRITE_IN_PROGRESS_BIT,
};

#endif
