[2025-09-17 00:17:23] START suite=qualcomm_srv trace=srv282_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv282_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2612413 heartbeat IPC: 3.828 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5059136 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5059136 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5059137 heartbeat IPC: 4.087 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14006203 heartbeat IPC: 1.118 cumulative IPC: 1.118 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23046738 heartbeat IPC: 1.106 cumulative IPC: 1.112 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 31979551 heartbeat IPC: 1.119 cumulative IPC: 1.114 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 40898384 heartbeat IPC: 1.121 cumulative IPC: 1.116 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 49916060 heartbeat IPC: 1.109 cumulative IPC: 1.115 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 58841138 heartbeat IPC: 1.12 cumulative IPC: 1.116 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 67825372 heartbeat IPC: 1.113 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 19 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 76730281 heartbeat IPC: 1.123 cumulative IPC: 1.116 (Simulation time: 00 hr 10 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv282_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 85627597 heartbeat IPC: 1.124 cumulative IPC: 1.117 (Simulation time: 00 hr 11 min 41 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 89513401 cumulative IPC: 1.117 (Simulation time: 00 hr 12 min 51 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 89513401 cumulative IPC: 1.117 (Simulation time: 00 hr 12 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv282_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.117 instructions: 100000003 cycles: 89513401
CPU 0 Branch Prediction Accuracy: 90.92% MPKI: 15.96 Average ROB Occupancy at Mispredict: 26.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3804
BRANCH_INDIRECT: 0.4137
BRANCH_CONDITIONAL: 13.03
BRANCH_DIRECT_CALL: 0.9214
BRANCH_INDIRECT_CALL: 0.5931
BRANCH_RETURN: 0.6196


====Backend Stall Breakdown====
ROB_STALL: 36608
LQ_STALL: 0
SQ_STALL: 488362


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 72.57895
REPLAY_LOAD: 46.054054
NON_REPLAY_LOAD: 12.375415

== Total ==
ADDR_TRANS: 1379
REPLAY_LOAD: 1704
NON_REPLAY_LOAD: 33525

== Counts ==
ADDR_TRANS: 19
REPLAY_LOAD: 37
NON_REPLAY_LOAD: 2709

cpu0->cpu0_STLB TOTAL        ACCESS:    1868766 HIT:    1864138 MISS:       4628 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1868766 HIT:    1864138 MISS:       4628 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 185.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8276646 HIT:    7332439 MISS:     944207 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6739376 HIT:    5932684 MISS:     806692 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     545714 HIT:     428413 MISS:     117301 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     983311 HIT:     970267 MISS:      13044 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8245 HIT:       1075 MISS:       7170 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15063313 HIT:    8048905 MISS:    7014408 MSHR_MERGE:    1661661
cpu0->cpu0_L1I LOAD         ACCESS:   15063313 HIT:    8048905 MISS:    7014408 MSHR_MERGE:    1661661
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30565194 HIT:   27177638 MISS:    3387556 MSHR_MERGE:    1446958
cpu0->cpu0_L1D LOAD         ACCESS:   17169413 HIT:   15424922 MISS:    1744491 MSHR_MERGE:     357856
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13386402 HIT:   11751683 MISS:    1634719 MSHR_MERGE:    1089001
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9379 HIT:       1033 MISS:       8346 MSHR_MERGE:        101
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12502905 HIT:   10581734 MISS:    1921171 MSHR_MERGE:     963204
cpu0->cpu0_ITLB LOAD         ACCESS:   12502905 HIT:   10581734 MISS:    1921171 MSHR_MERGE:     963204
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.077 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28969175 HIT:   27737325 MISS:    1231850 MSHR_MERGE:     321051
cpu0->cpu0_DTLB LOAD         ACCESS:   28969175 HIT:   27737325 MISS:    1231850 MSHR_MERGE:     321051
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.866 cycles
cpu0->LLC TOTAL        ACCESS:    1120482 HIT:    1075860 MISS:      44622 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     806692 HIT:     789609 MISS:      17083 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     117301 HIT:      93583 MISS:      23718 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     189319 HIT:     189185 MISS:        134 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7170 HIT:       3483 MISS:       3687 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2552
  ROW_BUFFER_MISS:      41936
  AVG DBUS CONGESTED CYCLE: 3.411
Channel 0 WQ ROW_BUFFER_HIT:        604
  ROW_BUFFER_MISS:      16778
  FULL:          0
Channel 0 REFRESHES ISSUED:       7460

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535289       426741        79466         2226
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          243          425          209
  STLB miss resolved @ L2C                0          198          260          323           80
  STLB miss resolved @ LLC                0          149          370         1549          631
  STLB miss resolved @ MEM                0            3          391         2212         2023

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163191        53575      1284132       129513          257
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          163          139           12
  STLB miss resolved @ L2C                0          145          293          144            3
  STLB miss resolved @ LLC                0           96          437          574           34
  STLB miss resolved @ MEM                0            0           57          167           32
[2025-09-17 00:30:15] END   suite=qualcomm_srv trace=srv282_ap (rc=0)
