// Seed: 3082650181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_14 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd80,
    parameter id_2 = 32'd18,
    parameter id_5 = 32'd21
) (
    input  wand  id_0,
    input  wire  _id_1,
    output tri1  _id_2
    , _id_5,
    output logic id_3
);
  always @(negedge id_1) id_3 = 1;
  final $clog2(7);
  ;
  wire [id_1  %  1 'd0 : 1] id_6;
  logic [id_5 : id_2] id_7;
  ;
  wire id_8;
  assign id_2 = ~id_5;
  generate
    wire id_9;
    wire id_10;
  endgenerate
  localparam id_11 = 1 != -1 + 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_6,
      id_6,
      id_7,
      id_10,
      id_8,
      id_11,
      id_9,
      id_6,
      id_6
  );
  assign id_7 = id_1;
  wire id_12;
  assign id_7 = id_0;
endmodule
