// Seed: 2112878096
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4
);
  wire id_6;
  logic [7:0] id_7;
  assign id_4 = 1;
  assign id_7 = id_7[1'b0 : 1];
  timeunit 1ps;
  assign id_4 = id_1 <= id_1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    output supply1 id_15,
    input wand id_16,
    inout uwire id_17
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_4,
      id_2
  );
  assign modCall_1.type_4 = 0;
  wire id_19;
  wire id_20;
endmodule
