INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memory_mapped
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:47]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'awaddr' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'awlen' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'awsize' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'awburst' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'awid' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'awuser' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdata' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wstrb' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wlast' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'araddr' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arlen' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arsize' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arburst' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:76]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arid' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aruser' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rdata' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rresp' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:80]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rlast' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:81]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rid' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ruser' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:83]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rvalid' is not allowed [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:88]
WARNING: [VRFC 10-3380] identifier 'awvalid' is used before its declaration [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:42]
ERROR: [VRFC 10-2939] 'int' is an unknown type [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rdata is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:54]
ERROR: [VRFC 10-2939] 'int' is an unknown type [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rdata is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register awready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:108]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:109]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bresp is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:110]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buser is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:111]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:112]
ERROR: [VRFC 10-1280] procedural assignment to a non-register arready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:113]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:114]
ERROR: [VRFC 10-1280] procedural assignment to a non-register awready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:117]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register arready is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:123]
ERROR: [VRFC 10-2989] 'rready' is not declared [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rvalid is not permitted, left-hand side should be reg/integer/time/genvar [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:125]
ERROR: [VRFC 10-2865] module 'axi_memory_mapped' ignored due to previous errors [/home/vs/funtion/verilog/ELD_LAB/AXI_memory/AXI_memory.srcs/sources_1/new/axi_memory_mapped.v:3]
