============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 07 2020  12:33:05 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (-0 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1064                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5449__6260/Y         -       B->Y  R     NOR2X8         2 12.6    84    76     832    (-,-) 
  g5445__5115/Y         -       B->Y  F     NOR2X8         2 28.4    83    71     903    (-,-) 
  fopt5577/Y            -       A->Y  R     CLKINVX20      7 43.1    51    52     955    (-,-) 
  fopt5575/Y            -       A->Y  F     CLKINVX12      4 15.9    36    37     992    (-,-) 
  g5401__1881/Y         -       A1->Y R     OAI21X2        1  4.6   109    72    1064    (-,-) 
  LED_reg[2]/D          -       -     R     DFFRHQX4       1    -     -     0    1064    (-,-) 
#----------------------------------------------------------------------------------------------



Path 2: MET (-0 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1064                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5449__6260/Y         -       B->Y  R     NOR2X8         2 12.6    84    76     832    (-,-) 
  g5445__5115/Y         -       B->Y  F     NOR2X8         2 28.4    83    71     903    (-,-) 
  fopt5577/Y            -       A->Y  R     CLKINVX20      7 43.1    51    52     955    (-,-) 
  fopt5575/Y            -       A->Y  F     CLKINVX12      4 15.9    36    37     992    (-,-) 
  g5389__9315/Y         -       A1->Y R     OAI21X2        1  4.6   109    72    1064    (-,-) 
  LED_reg[5]/D          -       -     R     DFFRHQX8       1    -     -     0    1064    (-,-) 
#----------------------------------------------------------------------------------------------



Path 3: MET (-0 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1064                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5449__6260/Y         -       B->Y  R     NOR2X8         2 12.6    84    76     832    (-,-) 
  g5445__5115/Y         -       B->Y  F     NOR2X8         2 28.4    83    71     903    (-,-) 
  fopt5577/Y            -       A->Y  R     CLKINVX20      7 43.1    51    52     955    (-,-) 
  fopt5575/Y            -       A->Y  F     CLKINVX12      4 15.9    36    37     992    (-,-) 
  g5402__5115/Y         -       A1->Y R     OAI21X2        1  4.6   109    72    1064    (-,-) 
  LED_reg[3]/D          -       -     R     DFFRHQX4       1    -     -     0    1064    (-,-) 
#----------------------------------------------------------------------------------------------



Path 4: MET (-0 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     136                  
     Required Time:=    1064                  
      Launch Clock:-       0                  
         Data Path:-    1064                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5449__6260/Y         -       B->Y  R     NOR2X8         2 12.6    84    76     832    (-,-) 
  g5445__5115/Y         -       B->Y  F     NOR2X8         2 28.4    83    71     903    (-,-) 
  fopt5577/Y            -       A->Y  R     CLKINVX20      7 43.1    51    52     955    (-,-) 
  fopt5575/Y            -       A->Y  F     CLKINVX12      4 15.9    36    37     992    (-,-) 
  g5400__6131/Y         -       A1->Y R     OAI21X2        1  4.6   109    72    1064    (-,-) 
  LED_reg[4]/D          -       -     R     DFFRHQX4       1    -     -     0    1064    (-,-) 
#----------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5426__3680/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5397__2802/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[13]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5422__4319/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5387__8428/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[9]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5428__8246/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5399__6783/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[1]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5424__5107/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5395__3680/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[11]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5423__8428/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5386__5107/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[10]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5427__1617/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5398__1705/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[14]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (0 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5421__6260/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5388__6260/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[8]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (0 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5420__5526/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5391__4319/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[7]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (0 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5419__2802/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5390__2398/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[6]/D   -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (0 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     123                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1077                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5641__2398/Y  -       B->Y  F     NAND2X6        1 10.0    91    81     757    (-,-) 
  g5453__5107/Y  -       B->Y  R     NAND2X8       15 54.1   126    92     849    (-,-) 
  g5425__6783/Y  -       A1->Y F     AOI22X2        1  5.6   164   139     988    (-,-) 
  g5396__1617/Y  -       A->Y  R     NAND2X2        1  4.6    68    88    1077    (-,-) 
  LED_reg[12]/D  -       -     R     DFFRHQX8       1    -     -     0    1077    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (7 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     162                  
     Required Time:=    1038                  
      Launch Clock:-       0                  
         Data Path:-    1031                  
             Slack:=       7                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -      R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q  F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  fopt5673/Y            -       A->Y   R     INVX8          2 13.2    50    56     410    (-,-) 
  g5483__5477/Y         -       A1->Y  F     AOI21X4        1  6.1    93    75     485    (-,-) 
  g5479__7482/Y         -       B->Y   F     CLKAND2X6      1  9.9    48   102     588    (-,-) 
  g5565__6417/Y         -       A->Y   R     NAND2X8        1  8.4    36    36     624    (-,-) 
  g5466__1705/Y         -       B->Y   F     NOR2X6         2 12.5    74    41     665    (-,-) 
  g5458__5526/Y         -       A->Y   F     CLKAND2X6      2 12.5    55   105     769    (-,-) 
  g5643/Y               -       A->Y   R     INVX3          1  8.4    53    47     816    (-,-) 
  g5450__2346/Y         -       B->Y   F     NOR2X6         2 10.0    51    43     859    (-,-) 
  g5645/Y               -       A->Y   R     CLKINVX4       1  4.7    29    33     893    (-,-) 
  g5563__7410/Y         -       A1N->Y R     OAI2BB1X4      1  4.6    60   138    1031    (-,-) 
  state_reg[0]/D        -       -      R     DFFSRHQX4      1    -     -     0    1031    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 16: MET (12 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     134                  
     Required Time:=    1066                  
      Launch Clock:-       0                  
         Data Path:-    1053                  
             Slack:=      12                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5449__6260/Y         -       B->Y  R     NOR2X8         2 12.6    84    76     832    (-,-) 
  g5445__5115/Y         -       B->Y  F     NOR2X8         2 28.4    83    71     903    (-,-) 
  fopt5577/Y            -       A->Y  R     CLKINVX20      7 43.1    51    52     955    (-,-) 
  fopt5576/Y            -       A->Y  F     INVX6          1  6.9    32    36     991    (-,-) 
  g5404__7482/Y         -       A1->Y R     OAI22X4        1  4.6   105    62    1053    (-,-) 
  LED_reg[15]/D         -       -     R     DFFRHQX4       1    -     -     0    1053    (-,-) 
#----------------------------------------------------------------------------------------------



Path 17: MET (14 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     125                  
     Required Time:=    1075                  
      Launch Clock:-       0                  
         Data Path:-    1060                  
             Slack:=      14                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5458__5526/Y  -       A->Y  R     CLKAND2X6      2 12.4    50   111     787    (-,-) 
  g5643/Y        -       A->Y  F     INVX3          1  8.5    58    50     837    (-,-) 
  g5450__2346/Y  -       B->Y  R     NOR2X6         2 10.0    77    59     896    (-,-) 
  g5437__5122/Y  -       B->Y  F     NAND2X2        1  5.6   121    92     988    (-,-) 
  g5635__5477/Y  -       B0->Y R     OAI2BB1X2      1  4.6    75    72    1060    (-,-) 
  state_reg[1]/D -       -     R     DFFRHQX4       1    -     -     0    1060    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (19 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      38                  
     Required Time:=    1162                  
      Launch Clock:-       0                  
         Data Path:-    1143                  
             Slack:=      19                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q F     DFFRHQX8       6 29.6    83   312     312    (-,-) 
  g5538/Y        -       A->Y  R     CLKINVX8       2 12.0    42    47     358    (-,-) 
  g5492__5526/Y  -       A1->Y F     OAI22X4        1  8.5   129    99     458    (-,-) 
  g5480__9945/Y  -       B->Y  R     NOR2X6         1 10.0    87    82     540    (-,-) 
  g5565__6417/Y  -       B->Y  F     NAND2X8        1  8.5    71    67     607    (-,-) 
  g5466__1705/Y  -       B->Y  R     NOR2X6         2 12.6    97    69     676    (-,-) 
  g5458__5526/Y  -       A->Y  R     CLKAND2X6      2 12.4    50   111     787    (-,-) 
  g5448__2398/Y  -       B->Y  F     NOR2X6         1  9.8    61    42     829    (-,-) 
  g5445__5115/Y  -       A->Y  R     NOR2X8         2 28.4   133    97     926    (-,-) 
  fopt5577/Y     -       A->Y  F     CLKINVX20      7 43.1    63    73     999    (-,-) 
  g5561__1666/Y  -       B0->Y R     AOI21X4        1  7.1    92    66    1064    (-,-) 
  g5403__5526/Y  -       B0->Y F     OAI2BB1X4      1  4.6    75    79    1143    (-,-) 
  LED_reg[0]/D   -       -     F     DFFRHQX8       1    -     -     0    1143    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (51 ps) Setup Check with Pin min_max_key_reg[1]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     175                  
     Required Time:=    1025                  
      Launch Clock:-       0                  
         Data Path:-     975                  
             Slack:=      51                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5443__6417/Y         -       S0->Y R     MX2X1          1  4.6    94   218     974    (-,-) 
  min_max_key_reg[1]/D  -       -     R     DFFSRHQX8      1    -     -     0     975    (-,-) 
#----------------------------------------------------------------------------------------------



Path 20: MET (51 ps) Setup Check with Pin min_max_key_reg[0]/CK->D
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-     175                  
     Required Time:=    1025                  
      Launch Clock:-       0                  
         Data Path:-     975                  
             Slack:=      51                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  min_max_key_reg[1]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/Q  -       CK->Q F     DFFSRHQX8      6 43.3   111   354     354    (-,-) 
  g5505__2346/Y         -       B->Y  R     NOR2X8         3 13.8    88    77     432    (-,-) 
  fopt5609/Y            -       A->Y  R     CLKBUFX6       2 14.2    52    96     528    (-,-) 
  fopt5608/Y            -       A->Y  F     CLKINVX8       2 10.5    35    38     566    (-,-) 
  g5465__6131/Y         -       B0->Y R     OAI22X4        1  9.9   147    77     642    (-,-) 
  g5462__1617/Y         -       A->Y  F     NAND2X8        4 18.5   113   114     756    (-,-) 
  g5444__5477/Y         -       S0->Y R     MX2X1          1  4.6    94   218     974    (-,-) 
  min_max_key_reg[0]/D  -       -     R     DFFSRHQX8      1    -     -     0     975    (-,-) 
#----------------------------------------------------------------------------------------------



Path 21: MET (128 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     472                  
             Slack:=     128                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     DFFRHQX4       4 21.9   109   301     301    (-,-) 
  fopt5601/Y     -       A->Y  R     BUFX6          2 10.4    43   100     400    (-,-) 
  fopt5600/Y     -       A->Y  R     BUFX6          2  7.2    35    71     472    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     472    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (153 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     447                  
             Slack:=     153                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     DFFRHQX8       2 15.6    60   304     304    (-,-) 
  fopt5606/Y     -       A->Y  F     CLKINVX8       2 14.1    44    44     348    (-,-) 
  fopt5605/Y     -       A->Y  R     CLKINVX8       2 10.4    31    32     380    (-,-) 
  fopt5604/Y     -       A->Y  R     BUFX6          2  7.2    35    67     447    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     447    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (163 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     437                  
             Slack:=     163                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     DFFRHQX8       3 18.3    65   307     307    (-,-) 
  fopt5596/Y     -       A->Y  F     CLKINVX2       2  8.8    84    68     374    (-,-) 
  fopt5595/Y     -       A->Y  R     CLKINVX2       2  7.2    65    62     437    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     437    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (173 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     427                  
             Slack:=     173                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     DFFRHQX8       4 23.9    74   312     312    (-,-) 
  fopt5572/Y     -       A->Y  F     CLKINVX4       2 11.8    63    59     372    (-,-) 
  fopt5571/Y     -       A->Y  R     CLKINVX2       2  7.2    64    55     427    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     427    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (182 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     418                  
             Slack:=     182                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX4       4 20.0   103   297     297    (-,-) 
  fopt5624/Y     -       A->Y  F     CLKINVX4       2 10.2    62    67     364    (-,-) 
  fopt5623/Y     -       A->Y  R     CLKINVX2       2  7.2    63    54     418    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     418    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (188 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=     188                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     DFFRHQX4       4 23.7   116   304     304    (-,-) 
  fopt5593/Y     -       A->Y  F     CLKINVX8       2 10.3    48    59     363    (-,-) 
  fopt5592/Y     -       A->Y  R     CLKINVX2       2  7.2    62    49     412    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     412    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (195 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     405                  
             Slack:=     195                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     DFFRHQX8       5 29.9    85   319     319    (-,-) 
  fopt5580/Y     -       A->Y  R     BUFX6          2  7.2    35    87     405    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     405    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (200 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=     200                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     DFFRHQX8       3 21.9    71   310     310    (-,-) 
  fopt5628/Y     -       A->Y  F     CLKINVX8       2 10.2    38    44     355    (-,-) 
  fopt5627/Y     -       A->Y  R     CLKINVX2       2  7.2    62    46     400    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     400    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (201 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=     201                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     DFFRHQX8       2 15.7    60   304     304    (-,-) 
  fopt5631/Y     -       A->Y  F     CLKINVX8       3 15.4    47    46     350    (-,-) 
  fopt5630/Y     -       A->Y  R     CLKINVX2       2  7.2    62    49     399    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     399    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (202 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=     202                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     DFFRHQX8       3 20.8    69   309     309    (-,-) 
  fopt5584/Y     -       A->Y  F     CLKINVX8       2 10.4    38    44     353    (-,-) 
  fopt5583/Y     -       A->Y  R     CLKINVX2       2  7.2    62    46     398    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (202 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=     202                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     DFFRHQX8       2 15.7    60   304     304    (-,-) 
  fopt5588/Y     -       A->Y  F     CLKINVX8       3 15.1    46    46     350    (-,-) 
  fopt5587/Y     -       A->Y  R     CLKINVX2       2  7.2    62    48     398    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (202 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=     202                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX4       4 22.3   111   302     302    (-,-) 
  fopt5618/Y     -       A->Y  R     BUFX6          2  7.2    36    96     398    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (278 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     DFFRHQX8       7 32.7    89   322     322    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (278 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=     278                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     DFFRHQX8       7 32.6    89   322     322    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (280 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     280                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX8       7 31.5    87   320     320    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (282 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     282                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     20    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     DFFRHQX8       6 29.5    84   318     318    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

