# ðŸ”Œ Digital Logic Synthesis & Simulation

> **Hardware description implementations for digital circuits using VHDL.**
> Covers FSM design, sequential logic synthesis, and timing simulation.

## ðŸ›  Tech Stack
- **Language**: VHDL
- **EDA Tools**: Intel Quartus Prime, ModelSim
- **Hardware**: FPGA (Cyclone Series)

## âš¡ Project Highlights
* **Finite State Machines (FSM)**: Designed Mealy/Moore machines for complex control logic (e.g., Traffic Light Controller).
* **ALU Design**: Synthesized a fully functional Arithmetic Logic Unit capable of logical and arithmetic operations.
* **Sequential Logic**: Implemented latches, flip-flops, and counters ensuring signal synchronization.
* **Timing Analysis**: Verified circuit behavior and propagation delays through waveform simulations.

## ðŸ“‚ Modules
- `Logic-Gate-Synthesis/`: Basic gate-level modeling.
- `Combinational-Circuit-MUX/`: Multiplexers and decoders implementation.
- `Sequential-Latch-FlipFlop/`: Memory elements and state storage.
- `ALU-Architecture-Design/`: Complex computational unit design.