// Seed: 3957098779
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4 = 1;
  type_6(
      1, 1, id_3, id_1
  );
  always @(id_4 or posedge id_4) id_2 = id_3;
endmodule
