// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "02/01/2025 19:18:44"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE10_LITE_VGA_Pattern (
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS,
	GSENSOR_CS_N,
	GSENSOR_INT,
	GSENSOR_SCLK,
	GSENSOR_SDI,
	GSENSOR_SDO,
	ARDUINO_IO,
	ARDUINO_RESET_N);
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;
output 	GSENSOR_CS_N;
input 	[2:1] GSENSOR_INT;
output 	GSENSOR_SCLK;
output 	GSENSOR_SDI;
output 	GSENSOR_SDO;
output 	[15:0] ARDUINO_IO;
output 	ARDUINO_RESET_N;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_CS_N	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_INT[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_INT[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga_ins|Add1~1 ;
wire \vga_ins|Add1~0_combout ;
wire \vga_ins|Add1~4 ;
wire \vga_ins|Add1~3_combout ;
wire \vga_ins|Add1~6 ;
wire \vga_ins|Add1~5_combout ;
wire \vga_ins|Add1~8 ;
wire \vga_ins|Add1~7_combout ;
wire \vga_ins|Add1~10 ;
wire \vga_ins|Add1~9_combout ;
wire \vga_ins|Add1~12 ;
wire \vga_ins|Add1~11_combout ;
wire \vga_ins|Add1~14 ;
wire \vga_ins|Add1~13_combout ;
wire \vga_ins|Add1~16 ;
wire \vga_ins|Add1~15_combout ;
wire \vga_ins|Add1~18 ;
wire \vga_ins|Add1~17_combout ;
wire \vga_ins|Add1~20 ;
wire \vga_ins|Add1~19_combout ;
wire \vga_ins|Add1~22 ;
wire \vga_ins|Add1~21_combout ;
wire \vga_ins|Add1~24 ;
wire \vga_ins|Add1~23_combout ;
wire \vga_ins|Add1~26 ;
wire \vga_ins|Add1~25_combout ;
wire \vga_ins|Add1~28 ;
wire \vga_ins|Add1~27_combout ;
wire \vga_ins|Add1~30 ;
wire \vga_ins|Add1~29_combout ;
wire \vga_ins|Add1~32 ;
wire \vga_ins|Add1~31_combout ;
wire \vga_ins|Add1~34 ;
wire \vga_ins|Add1~33_combout ;
wire \vga_ins|Add1~36 ;
wire \vga_ins|Add1~35_combout ;
wire \vga_ins|Add1~37_combout ;
wire \vga_ins|Add1~2_combout ;
wire \vga_ins|Add1~39_combout ;
wire \vga_ins|Add1~40_combout ;
wire \vga_ins|Add1~41_combout ;
wire \vga_ins|Add1~42_combout ;
wire \vga_ins|Add1~43_combout ;
wire \vga_ins|Add1~44_combout ;
wire \vga_ins|Add1~45_combout ;
wire \vga_ins|Add1~46_combout ;
wire \vga_ins|Add1~47_combout ;
wire \vga_ins|Add1~48_combout ;
wire \vga_ins|Add1~49_combout ;
wire \vga_ins|Add1~50_combout ;
wire \vga_ins|Add1~51_combout ;
wire \vga_ins|Add1~52_combout ;
wire \vga_ins|Add1~53_combout ;
wire \vga_ins|Add1~54_combout ;
wire \vga_ins|Add1~55_combout ;
wire \vga_ins|Add1~56_combout ;
wire \ADC_CLK_10~input_o ;
wire \MAX10_CLK2_50~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \GSENSOR_INT[1]~input_o ;
wire \GSENSOR_INT[2]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GSENSOR_SDI~input_o ;
wire \GSENSOR_SDO~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \MAX10_CLK1_50~input_o ;
wire \u1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \KEY[0]~input_o ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|LessThan0~0_combout ;
wire \vga_ins|LessThan0~1_combout ;
wire \vga_ins|LessThan1~0_combout ;
wire \vga_ins|LessThan1~1_combout ;
wire \vga_ins|LessThan0~2_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|bgr_data~0_combout ;
wire \vga_ins|LessThan1~2_combout ;
wire \vga_ins|LessThan1~3_combout ;
wire \vga_ins|LessThan1~4_combout ;
wire \vga_ins|LessThan1~5_combout ;
wire \vga_ins|bgr_data~1_combout ;
wire \vga_ins|bgr_data[20]~feeder_combout ;
wire \vga_ins|bgr_data[21]~feeder_combout ;
wire \vga_ins|bgr_data[22]~feeder_combout ;
wire \vga_ins|LessThan3~0_combout ;
wire \vga_ins|LessThan3~1_combout ;
wire \vga_ins|LessThan3~2_combout ;
wire \vga_ins|LessThan3~3_combout ;
wire \vga_ins|bgr_data~2_combout ;
wire \vga_ins|bgr_data[12]~feeder_combout ;
wire \vga_ins|bgr_data[13]~feeder_combout ;
wire \vga_ins|bgr_data[14]~feeder_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|mHS~feeder_combout ;
wire \vga_ins|mHS~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|bgr_data~3_combout ;
wire \vga_ins|bgr_data~4_combout ;
wire \vga_ins|bgr_data~5_combout ;
wire \vga_ins|bgr_data[4]~feeder_combout ;
wire \vga_ins|bgr_data[5]~feeder_combout ;
wire \vga_ins|bgr_data[6]~feeder_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|mVS~feeder_combout ;
wire \vga_ins|mVS~q ;
wire \vga_ins|oVS~feeder_combout ;
wire \vga_ins|oVS~q ;
wire [4:0] \u1|altpll_component|auto_generated|wire_pll1_clk ;
wire [18:0] \vga_ins|ADDR ;
wire [18:0] \vga_ins|H_Cont ;
wire [23:0] \vga_ins|bgr_data ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;

wire [4:0] \u1|altpll_component|auto_generated|pll1_CLK_bus ;

assign \u1|altpll_component|auto_generated|wire_pll1_clk [0] = \u1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [1] = \u1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [2] = \u1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [3] = \u1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [4] = \u1|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X45_Y52_N14
fiftyfivenm_lcell_comb \vga_ins|Add1~0 (
// Equation(s):
// \vga_ins|Add1~0_combout  = \vga_ins|H_Cont [0] $ (VCC)
// \vga_ins|Add1~1  = CARRY(\vga_ins|H_Cont [0])

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add1~0_combout ),
	.cout(\vga_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|Add1~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N16
fiftyfivenm_lcell_comb \vga_ins|Add1~3 (
// Equation(s):
// \vga_ins|Add1~3_combout  = (\vga_ins|H_Cont [1] & (!\vga_ins|Add1~1 )) # (!\vga_ins|H_Cont [1] & ((\vga_ins|Add1~1 ) # (GND)))
// \vga_ins|Add1~4  = CARRY((!\vga_ins|Add1~1 ) # (!\vga_ins|H_Cont [1]))

	.dataa(\vga_ins|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~1 ),
	.combout(\vga_ins|Add1~3_combout ),
	.cout(\vga_ins|Add1~4 ));
// synopsys translate_off
defparam \vga_ins|Add1~3 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N18
fiftyfivenm_lcell_comb \vga_ins|Add1~5 (
// Equation(s):
// \vga_ins|Add1~5_combout  = (\vga_ins|H_Cont [2] & (\vga_ins|Add1~4  $ (GND))) # (!\vga_ins|H_Cont [2] & (!\vga_ins|Add1~4  & VCC))
// \vga_ins|Add1~6  = CARRY((\vga_ins|H_Cont [2] & !\vga_ins|Add1~4 ))

	.dataa(\vga_ins|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~4 ),
	.combout(\vga_ins|Add1~5_combout ),
	.cout(\vga_ins|Add1~6 ));
// synopsys translate_off
defparam \vga_ins|Add1~5 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N20
fiftyfivenm_lcell_comb \vga_ins|Add1~7 (
// Equation(s):
// \vga_ins|Add1~7_combout  = (\vga_ins|H_Cont [3] & (!\vga_ins|Add1~6 )) # (!\vga_ins|H_Cont [3] & ((\vga_ins|Add1~6 ) # (GND)))
// \vga_ins|Add1~8  = CARRY((!\vga_ins|Add1~6 ) # (!\vga_ins|H_Cont [3]))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~6 ),
	.combout(\vga_ins|Add1~7_combout ),
	.cout(\vga_ins|Add1~8 ));
// synopsys translate_off
defparam \vga_ins|Add1~7 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N22
fiftyfivenm_lcell_comb \vga_ins|Add1~9 (
// Equation(s):
// \vga_ins|Add1~9_combout  = (\vga_ins|H_Cont [4] & (\vga_ins|Add1~8  $ (GND))) # (!\vga_ins|H_Cont [4] & (!\vga_ins|Add1~8  & VCC))
// \vga_ins|Add1~10  = CARRY((\vga_ins|H_Cont [4] & !\vga_ins|Add1~8 ))

	.dataa(\vga_ins|H_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~8 ),
	.combout(\vga_ins|Add1~9_combout ),
	.cout(\vga_ins|Add1~10 ));
// synopsys translate_off
defparam \vga_ins|Add1~9 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N24
fiftyfivenm_lcell_comb \vga_ins|Add1~11 (
// Equation(s):
// \vga_ins|Add1~11_combout  = (\vga_ins|H_Cont [5] & (!\vga_ins|Add1~10 )) # (!\vga_ins|H_Cont [5] & ((\vga_ins|Add1~10 ) # (GND)))
// \vga_ins|Add1~12  = CARRY((!\vga_ins|Add1~10 ) # (!\vga_ins|H_Cont [5]))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~10 ),
	.combout(\vga_ins|Add1~11_combout ),
	.cout(\vga_ins|Add1~12 ));
// synopsys translate_off
defparam \vga_ins|Add1~11 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N26
fiftyfivenm_lcell_comb \vga_ins|Add1~13 (
// Equation(s):
// \vga_ins|Add1~13_combout  = (\vga_ins|H_Cont [6] & (\vga_ins|Add1~12  $ (GND))) # (!\vga_ins|H_Cont [6] & (!\vga_ins|Add1~12  & VCC))
// \vga_ins|Add1~14  = CARRY((\vga_ins|H_Cont [6] & !\vga_ins|Add1~12 ))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~12 ),
	.combout(\vga_ins|Add1~13_combout ),
	.cout(\vga_ins|Add1~14 ));
// synopsys translate_off
defparam \vga_ins|Add1~13 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N28
fiftyfivenm_lcell_comb \vga_ins|Add1~15 (
// Equation(s):
// \vga_ins|Add1~15_combout  = (\vga_ins|H_Cont [7] & (!\vga_ins|Add1~14 )) # (!\vga_ins|H_Cont [7] & ((\vga_ins|Add1~14 ) # (GND)))
// \vga_ins|Add1~16  = CARRY((!\vga_ins|Add1~14 ) # (!\vga_ins|H_Cont [7]))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~14 ),
	.combout(\vga_ins|Add1~15_combout ),
	.cout(\vga_ins|Add1~16 ));
// synopsys translate_off
defparam \vga_ins|Add1~15 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N30
fiftyfivenm_lcell_comb \vga_ins|Add1~17 (
// Equation(s):
// \vga_ins|Add1~17_combout  = (\vga_ins|H_Cont [8] & (\vga_ins|Add1~16  $ (GND))) # (!\vga_ins|H_Cont [8] & (!\vga_ins|Add1~16  & VCC))
// \vga_ins|Add1~18  = CARRY((\vga_ins|H_Cont [8] & !\vga_ins|Add1~16 ))

	.dataa(\vga_ins|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~16 ),
	.combout(\vga_ins|Add1~17_combout ),
	.cout(\vga_ins|Add1~18 ));
// synopsys translate_off
defparam \vga_ins|Add1~17 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
fiftyfivenm_lcell_comb \vga_ins|Add1~19 (
// Equation(s):
// \vga_ins|Add1~19_combout  = (\vga_ins|H_Cont [9] & (!\vga_ins|Add1~18 )) # (!\vga_ins|H_Cont [9] & ((\vga_ins|Add1~18 ) # (GND)))
// \vga_ins|Add1~20  = CARRY((!\vga_ins|Add1~18 ) # (!\vga_ins|H_Cont [9]))

	.dataa(\vga_ins|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~18 ),
	.combout(\vga_ins|Add1~19_combout ),
	.cout(\vga_ins|Add1~20 ));
// synopsys translate_off
defparam \vga_ins|Add1~19 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N2
fiftyfivenm_lcell_comb \vga_ins|Add1~21 (
// Equation(s):
// \vga_ins|Add1~21_combout  = (\vga_ins|H_Cont [10] & (\vga_ins|Add1~20  $ (GND))) # (!\vga_ins|H_Cont [10] & (!\vga_ins|Add1~20  & VCC))
// \vga_ins|Add1~22  = CARRY((\vga_ins|H_Cont [10] & !\vga_ins|Add1~20 ))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~20 ),
	.combout(\vga_ins|Add1~21_combout ),
	.cout(\vga_ins|Add1~22 ));
// synopsys translate_off
defparam \vga_ins|Add1~21 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
fiftyfivenm_lcell_comb \vga_ins|Add1~23 (
// Equation(s):
// \vga_ins|Add1~23_combout  = (\vga_ins|H_Cont [11] & (!\vga_ins|Add1~22 )) # (!\vga_ins|H_Cont [11] & ((\vga_ins|Add1~22 ) # (GND)))
// \vga_ins|Add1~24  = CARRY((!\vga_ins|Add1~22 ) # (!\vga_ins|H_Cont [11]))

	.dataa(\vga_ins|H_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~22 ),
	.combout(\vga_ins|Add1~23_combout ),
	.cout(\vga_ins|Add1~24 ));
// synopsys translate_off
defparam \vga_ins|Add1~23 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
fiftyfivenm_lcell_comb \vga_ins|Add1~25 (
// Equation(s):
// \vga_ins|Add1~25_combout  = (\vga_ins|H_Cont [12] & (\vga_ins|Add1~24  $ (GND))) # (!\vga_ins|H_Cont [12] & (!\vga_ins|Add1~24  & VCC))
// \vga_ins|Add1~26  = CARRY((\vga_ins|H_Cont [12] & !\vga_ins|Add1~24 ))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~24 ),
	.combout(\vga_ins|Add1~25_combout ),
	.cout(\vga_ins|Add1~26 ));
// synopsys translate_off
defparam \vga_ins|Add1~25 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
fiftyfivenm_lcell_comb \vga_ins|Add1~27 (
// Equation(s):
// \vga_ins|Add1~27_combout  = (\vga_ins|H_Cont [13] & (!\vga_ins|Add1~26 )) # (!\vga_ins|H_Cont [13] & ((\vga_ins|Add1~26 ) # (GND)))
// \vga_ins|Add1~28  = CARRY((!\vga_ins|Add1~26 ) # (!\vga_ins|H_Cont [13]))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~26 ),
	.combout(\vga_ins|Add1~27_combout ),
	.cout(\vga_ins|Add1~28 ));
// synopsys translate_off
defparam \vga_ins|Add1~27 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
fiftyfivenm_lcell_comb \vga_ins|Add1~29 (
// Equation(s):
// \vga_ins|Add1~29_combout  = (\vga_ins|H_Cont [14] & (\vga_ins|Add1~28  $ (GND))) # (!\vga_ins|H_Cont [14] & (!\vga_ins|Add1~28  & VCC))
// \vga_ins|Add1~30  = CARRY((\vga_ins|H_Cont [14] & !\vga_ins|Add1~28 ))

	.dataa(\vga_ins|H_Cont [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~28 ),
	.combout(\vga_ins|Add1~29_combout ),
	.cout(\vga_ins|Add1~30 ));
// synopsys translate_off
defparam \vga_ins|Add1~29 .lut_mask = 16'hA50A;
defparam \vga_ins|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
fiftyfivenm_lcell_comb \vga_ins|Add1~31 (
// Equation(s):
// \vga_ins|Add1~31_combout  = (\vga_ins|H_Cont [15] & (!\vga_ins|Add1~30 )) # (!\vga_ins|H_Cont [15] & ((\vga_ins|Add1~30 ) # (GND)))
// \vga_ins|Add1~32  = CARRY((!\vga_ins|Add1~30 ) # (!\vga_ins|H_Cont [15]))

	.dataa(\vga_ins|H_Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~30 ),
	.combout(\vga_ins|Add1~31_combout ),
	.cout(\vga_ins|Add1~32 ));
// synopsys translate_off
defparam \vga_ins|Add1~31 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
fiftyfivenm_lcell_comb \vga_ins|Add1~33 (
// Equation(s):
// \vga_ins|Add1~33_combout  = (\vga_ins|H_Cont [16] & (\vga_ins|Add1~32  $ (GND))) # (!\vga_ins|H_Cont [16] & (!\vga_ins|Add1~32  & VCC))
// \vga_ins|Add1~34  = CARRY((\vga_ins|H_Cont [16] & !\vga_ins|Add1~32 ))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~32 ),
	.combout(\vga_ins|Add1~33_combout ),
	.cout(\vga_ins|Add1~34 ));
// synopsys translate_off
defparam \vga_ins|Add1~33 .lut_mask = 16'hC30C;
defparam \vga_ins|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N16
fiftyfivenm_lcell_comb \vga_ins|Add1~35 (
// Equation(s):
// \vga_ins|Add1~35_combout  = (\vga_ins|H_Cont [17] & (!\vga_ins|Add1~34 )) # (!\vga_ins|H_Cont [17] & ((\vga_ins|Add1~34 ) # (GND)))
// \vga_ins|Add1~36  = CARRY((!\vga_ins|Add1~34 ) # (!\vga_ins|H_Cont [17]))

	.dataa(gnd),
	.datab(\vga_ins|H_Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~34 ),
	.combout(\vga_ins|Add1~35_combout ),
	.cout(\vga_ins|Add1~36 ));
// synopsys translate_off
defparam \vga_ins|Add1~35 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
fiftyfivenm_lcell_comb \vga_ins|Add1~37 (
// Equation(s):
// \vga_ins|Add1~37_combout  = \vga_ins|Add1~36  $ (!\vga_ins|H_Cont [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|H_Cont [18]),
	.cin(\vga_ins|Add1~36 ),
	.combout(\vga_ins|Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~37 .lut_mask = 16'hF00F;
defparam \vga_ins|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N9
dffeas \vga_ins|H_Cont[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[0] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N1
dffeas \vga_ins|H_Cont[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[18] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y51_N21
dffeas \vga_ins|H_Cont[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[17] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N11
dffeas \vga_ins|H_Cont[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[16] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y51_N31
dffeas \vga_ins|H_Cont[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[15] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N5
dffeas \vga_ins|H_Cont[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[14] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N7
dffeas \vga_ins|H_Cont[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[13] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y51_N25
dffeas \vga_ins|H_Cont[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[12] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y51_N27
dffeas \vga_ins|H_Cont[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[11] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y51_N29
dffeas \vga_ins|H_Cont[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[10] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y51_N23
dffeas \vga_ins|H_Cont[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~48_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[9] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N9
dffeas \vga_ins|H_Cont[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[8] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y50_N27
dffeas \vga_ins|H_Cont[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~50_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[7] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N3
dffeas \vga_ins|H_Cont[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[6] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N5
dffeas \vga_ins|H_Cont[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~52_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[5] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N7
dffeas \vga_ins|H_Cont[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[4] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N1
dffeas \vga_ins|H_Cont[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~54_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[3] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N11
dffeas \vga_ins|H_Cont[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[2] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y52_N13
dffeas \vga_ins|H_Cont[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|Add1~56_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[1] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N8
fiftyfivenm_lcell_comb \vga_ins|Add1~2 (
// Equation(s):
// \vga_ins|Add1~2_combout  = (\vga_ins|Add1~0_combout  & \vga_ins|mHS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Add1~0_combout ),
	.datad(\vga_ins|mHS~q ),
	.cin(gnd),
	.combout(\vga_ins|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~2 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N0
fiftyfivenm_lcell_comb \vga_ins|Add1~39 (
// Equation(s):
// \vga_ins|Add1~39_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~37_combout )

	.dataa(\vga_ins|mHS~q ),
	.datab(gnd),
	.datac(\vga_ins|Add1~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~39 .lut_mask = 16'hA0A0;
defparam \vga_ins|Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
fiftyfivenm_lcell_comb \vga_ins|Add1~40 (
// Equation(s):
// \vga_ins|Add1~40_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~35_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~40 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N10
fiftyfivenm_lcell_comb \vga_ins|Add1~41 (
// Equation(s):
// \vga_ins|Add1~41_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~33_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~41 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
fiftyfivenm_lcell_comb \vga_ins|Add1~42 (
// Equation(s):
// \vga_ins|Add1~42_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~31_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~42 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N4
fiftyfivenm_lcell_comb \vga_ins|Add1~43 (
// Equation(s):
// \vga_ins|Add1~43_combout  = (\vga_ins|Add1~29_combout  & \vga_ins|mHS~q )

	.dataa(\vga_ins|Add1~29_combout ),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Add1~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~43 .lut_mask = 16'hA0A0;
defparam \vga_ins|Add1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N6
fiftyfivenm_lcell_comb \vga_ins|Add1~44 (
// Equation(s):
// \vga_ins|Add1~44_combout  = (\vga_ins|Add1~27_combout  & \vga_ins|mHS~q )

	.dataa(gnd),
	.datab(\vga_ins|Add1~27_combout ),
	.datac(\vga_ins|mHS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~44 .lut_mask = 16'hC0C0;
defparam \vga_ins|Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
fiftyfivenm_lcell_comb \vga_ins|Add1~45 (
// Equation(s):
// \vga_ins|Add1~45_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~25_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~45 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
fiftyfivenm_lcell_comb \vga_ins|Add1~46 (
// Equation(s):
// \vga_ins|Add1~46_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~23_combout )

	.dataa(gnd),
	.datab(\vga_ins|mHS~q ),
	.datac(\vga_ins|Add1~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~46 .lut_mask = 16'hC0C0;
defparam \vga_ins|Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
fiftyfivenm_lcell_comb \vga_ins|Add1~47 (
// Equation(s):
// \vga_ins|Add1~47_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~21_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~47 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N22
fiftyfivenm_lcell_comb \vga_ins|Add1~48 (
// Equation(s):
// \vga_ins|Add1~48_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~48 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N8
fiftyfivenm_lcell_comb \vga_ins|Add1~49 (
// Equation(s):
// \vga_ins|Add1~49_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~49 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N26
fiftyfivenm_lcell_comb \vga_ins|Add1~50 (
// Equation(s):
// \vga_ins|Add1~50_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(\vga_ins|Add1~15_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~50 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N2
fiftyfivenm_lcell_comb \vga_ins|Add1~51 (
// Equation(s):
// \vga_ins|Add1~51_combout  = (\vga_ins|Add1~13_combout  & \vga_ins|mHS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Add1~13_combout ),
	.datad(\vga_ins|mHS~q ),
	.cin(gnd),
	.combout(\vga_ins|Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~51 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N4
fiftyfivenm_lcell_comb \vga_ins|Add1~52 (
// Equation(s):
// \vga_ins|Add1~52_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~11_combout )

	.dataa(\vga_ins|mHS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add1~11_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~52 .lut_mask = 16'hAA00;
defparam \vga_ins|Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N6
fiftyfivenm_lcell_comb \vga_ins|Add1~53 (
// Equation(s):
// \vga_ins|Add1~53_combout  = (\vga_ins|Add1~9_combout  & \vga_ins|mHS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Add1~9_combout ),
	.datad(\vga_ins|mHS~q ),
	.cin(gnd),
	.combout(\vga_ins|Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~53 .lut_mask = 16'hF000;
defparam \vga_ins|Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N0
fiftyfivenm_lcell_comb \vga_ins|Add1~54 (
// Equation(s):
// \vga_ins|Add1~54_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~7_combout )

	.dataa(\vga_ins|mHS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add1~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~54 .lut_mask = 16'hAA00;
defparam \vga_ins|Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N10
fiftyfivenm_lcell_comb \vga_ins|Add1~55 (
// Equation(s):
// \vga_ins|Add1~55_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~5_combout )

	.dataa(\vga_ins|mHS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add1~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~55 .lut_mask = 16'hAA00;
defparam \vga_ins|Add1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N12
fiftyfivenm_lcell_comb \vga_ins|Add1~56 (
// Equation(s):
// \vga_ins|Add1~56_combout  = (\vga_ins|mHS~q  & \vga_ins|Add1~3_combout )

	.dataa(\vga_ins|mHS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Add1~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~56 .lut_mask = 16'hAA00;
defparam \vga_ins|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N8
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|bgr_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|bgr_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|bgr_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \GSENSOR_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_CS_N),
	.obar());
// synopsys translate_off
defparam \GSENSOR_CS_N~output .bus_hold = "false";
defparam \GSENSOR_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \GSENSOR_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SCLK),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SCLK~output .bus_hold = "false";
defparam \GSENSOR_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GSENSOR_SDI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDI),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDI~output .bus_hold = "false";
defparam \GSENSOR_SDI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GSENSOR_SDO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSENSOR_SDO),
	.obar());
// synopsys translate_off
defparam \GSENSOR_SDO~output .bus_hold = "false";
defparam \GSENSOR_SDO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \u1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\MAX10_CLK1_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u1|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \u1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \u1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u1|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u1|altpll_component|auto_generated|pll1 .m = 12;
defparam \u1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .n = 1;
defparam \u1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \u1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N14
fiftyfivenm_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = \vga_ins|ADDR [0] $ (VCC)
// \vga_ins|ADDR[0]~20  = CARRY(\vga_ins|ADDR [0])

	.dataa(gnd),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h33CC;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N10
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(\vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N11
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N12
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N13
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N14
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N15
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N6
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (\vga_ins|LTM_ins|h_cnt [2] & \vga_ins|LTM_ins|h_cnt [0]))

	.dataa(\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [2]),
	.datad(\vga_ins|LTM_ins|h_cnt [0]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N16
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N17
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N18
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N19
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N20
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N22
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N23
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N24
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N25
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N26
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N28
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N2
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Add1~18_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N3
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N30
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|h_cnt [10] $ (!\vga_ins|LTM_ins|Add1~19 )

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hA5A5;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y37_N31
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N20
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [10] & (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|h_cnt [5])))

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [6]),
	.datad(\vga_ins|LTM_ins|h_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N4
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~2_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~0_combout )))

	.dataa(\vga_ins|LTM_ins|Add1~16_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h2AAA;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N5
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N30
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|h_cnt [9] & \vga_ins|LTM_ins|h_cnt [3])))

	.dataa(\vga_ins|LTM_ins|h_cnt [4]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [9]),
	.datad(\vga_ins|LTM_ins|h_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y37_N0
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~0_combout ) # (!\vga_ins|LTM_ins|Equal0~1_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Add1~10_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h4CCC;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y37_N1
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N12
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [5]) # ((\vga_ins|LTM_ins|h_cnt [6]) # (\vga_ins|LTM_ins|h_cnt [4]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(\vga_ins|LTM_ins|h_cnt [6]),
	.datad(\vga_ins|LTM_ins|h_cnt [4]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFFFC;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N22
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (((!\vga_ins|LTM_ins|cDEN~1_combout  & !\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|h_cnt [9]))) # (!\vga_ins|LTM_ins|h_cnt [8] & ((\vga_ins|LTM_ins|h_cnt [9]) # 
// ((\vga_ins|LTM_ins|cDEN~1_combout  & \vga_ins|LTM_ins|h_cnt [7]))))

	.dataa(\vga_ins|LTM_ins|cDEN~1_combout ),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [9]),
	.datad(\vga_ins|LTM_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h3E7C;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N22
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N24
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N8
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~2_combout  & (\vga_ins|LTM_ins|Equal0~1_combout  & \vga_ins|LTM_ins|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'hC000;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N25
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N26
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N27
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N28
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|Add0~17  $ (\vga_ins|LTM_ins|v_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N10
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N0
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Add0~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h0AAA;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N1
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N12
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(\vga_ins|LTM_ins|v_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N13
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N24
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (!\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [5] & \vga_ins|LTM_ins|LessThan5~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [1]),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(\vga_ins|LTM_ins|v_cnt [5]),
	.datad(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0100;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N6
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Add0~18_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h0CCC;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N7
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N30
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (\vga_ins|LTM_ins|v_cnt [9] & (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|v_cnt [3])))

	.dataa(\vga_ins|LTM_ins|v_cnt [9]),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|v_cnt [3]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h2000;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N14
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N4
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~4_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N5
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N16
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N2
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Add0~6_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h0CCC;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y38_N3
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N18
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N19
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N20
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y38_N21
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y38_N23
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y38_N8
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [6]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|v_cnt [8]),
	.datad(\vga_ins|LTM_ins|v_cnt [7]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0005;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N0
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|v_cnt [1])))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [4]),
	.datac(\vga_ins|LTM_ins|v_cnt [2]),
	.datad(\vga_ins|LTM_ins|v_cnt [1]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N18
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [9] & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datab(\vga_ins|LTM_ins|v_cnt [5]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h0A02;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N10
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|Equal1~0_combout ))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h1F0F;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N26
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (\vga_ins|LTM_ins|cDEN~2_combout  & (!\vga_ins|LTM_ins|LessThan5~2_combout  & (!\vga_ins|LTM_ins|h_cnt [10] & \vga_ins|LTM_ins|cDEN~0_combout )))

	.dataa(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datab(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [10]),
	.datad(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0200;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N27
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y13_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N16
fiftyfivenm_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N18
fiftyfivenm_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N20
fiftyfivenm_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N22
fiftyfivenm_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N24
fiftyfivenm_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N26
fiftyfivenm_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N28
fiftyfivenm_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N30
fiftyfivenm_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y13_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N0
fiftyfivenm_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N2
fiftyfivenm_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N4
fiftyfivenm_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N6
fiftyfivenm_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N8
fiftyfivenm_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N8
fiftyfivenm_lcell_comb \vga_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LessThan0~0_combout  = (\vga_ins|ADDR [3]) # ((\vga_ins|ADDR [2]) # ((\vga_ins|ADDR [0]) # (\vga_ins|ADDR [1])))

	.dataa(\vga_ins|ADDR [3]),
	.datab(\vga_ins|ADDR [2]),
	.datac(\vga_ins|ADDR [0]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N10
fiftyfivenm_lcell_comb \vga_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LessThan0~1_combout  = (\vga_ins|ADDR [4]) # ((\vga_ins|LessThan0~0_combout ) # ((\vga_ins|ADDR [6]) # (\vga_ins|ADDR [5])))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|LessThan0~0_combout ),
	.datac(\vga_ins|ADDR [6]),
	.datad(\vga_ins|ADDR [5]),
	.cin(gnd),
	.combout(\vga_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \vga_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N26
fiftyfivenm_lcell_comb \vga_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LessThan1~0_combout  = (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR [11] & !\vga_ins|ADDR [10]))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|ADDR [10]),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~0 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
fiftyfivenm_lcell_comb \vga_ins|LessThan1~1 (
// Equation(s):
// \vga_ins|LessThan1~1_combout  = (\vga_ins|LessThan1~0_combout  & (!\vga_ins|ADDR [9] & !\vga_ins|ADDR [8]))

	.dataa(gnd),
	.datab(\vga_ins|LessThan1~0_combout ),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~1 .lut_mask = 16'h000C;
defparam \vga_ins|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
fiftyfivenm_lcell_comb \vga_ins|LessThan0~2 (
// Equation(s):
// \vga_ins|LessThan0~2_combout  = (\vga_ins|ADDR [13]) # ((\vga_ins|LessThan0~1_combout ) # ((\vga_ins|ADDR [7]) # (!\vga_ins|LessThan1~1_combout )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|LessThan0~1_combout ),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~2 .lut_mask = 16'hFEFF;
defparam \vga_ins|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N10
fiftyfivenm_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
fiftyfivenm_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N14
fiftyfivenm_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N15
dffeas \vga_ins|ADDR[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[16]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N16
fiftyfivenm_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N17
dffeas \vga_ins|ADDR[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[17]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
fiftyfivenm_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR[17]~54  $ (!\vga_ins|ADDR [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [18]),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hF00F;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y12_N19
dffeas \vga_ins|ADDR[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|ADDR[18]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N30
fiftyfivenm_lcell_comb \vga_ins|bgr_data~0 (
// Equation(s):
// \vga_ins|bgr_data~0_combout  = (\KEY[0]~input_o  & (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & !\vga_ins|ADDR [17])))

	.dataa(\KEY[0]~input_o ),
	.datab(\vga_ins|ADDR [18]),
	.datac(\vga_ins|ADDR [16]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~0 .lut_mask = 16'h0002;
defparam \vga_ins|bgr_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N20
fiftyfivenm_lcell_comb \vga_ins|LessThan1~2 (
// Equation(s):
// \vga_ins|LessThan1~2_combout  = (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & !\vga_ins|ADDR [14]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~2 .lut_mask = 16'h0005;
defparam \vga_ins|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N12
fiftyfivenm_lcell_comb \vga_ins|LessThan1~3 (
// Equation(s):
// \vga_ins|LessThan1~3_combout  = (\vga_ins|ADDR [5]) # ((\vga_ins|ADDR [2] & (\vga_ins|ADDR [4] & \vga_ins|ADDR [1])))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|ADDR [5]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~3 .lut_mask = 16'hECCC;
defparam \vga_ins|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N6
fiftyfivenm_lcell_comb \vga_ins|LessThan1~4 (
// Equation(s):
// \vga_ins|LessThan1~4_combout  = (\vga_ins|LessThan1~3_combout ) # ((\vga_ins|ADDR [3] & \vga_ins|ADDR [4]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [4]),
	.datad(\vga_ins|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~4 .lut_mask = 16'hFFC0;
defparam \vga_ins|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N6
fiftyfivenm_lcell_comb \vga_ins|LessThan1~5 (
// Equation(s):
// \vga_ins|LessThan1~5_combout  = ((\vga_ins|LessThan1~4_combout  & (\vga_ins|ADDR [6] & \vga_ins|ADDR [7]))) # (!\vga_ins|LessThan1~1_combout )

	.dataa(\vga_ins|LessThan1~4_combout ),
	.datab(\vga_ins|ADDR [6]),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~5 .lut_mask = 16'h80FF;
defparam \vga_ins|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
fiftyfivenm_lcell_comb \vga_ins|bgr_data~1 (
// Equation(s):
// \vga_ins|bgr_data~1_combout  = (\vga_ins|LessThan0~2_combout  & (\vga_ins|bgr_data~0_combout  & (\vga_ins|LessThan1~2_combout  & !\vga_ins|LessThan1~5_combout )))

	.dataa(\vga_ins|LessThan0~2_combout ),
	.datab(\vga_ins|bgr_data~0_combout ),
	.datac(\vga_ins|LessThan1~2_combout ),
	.datad(\vga_ins|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~1 .lut_mask = 16'h0080;
defparam \vga_ins|bgr_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N28
fiftyfivenm_lcell_comb \vga_ins|bgr_data[20]~feeder (
// Equation(s):
// \vga_ins|bgr_data[20]~feeder_combout  = \vga_ins|bgr_data~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[20]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N29
dffeas \vga_ins|bgr_data[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[20] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N22
fiftyfivenm_lcell_comb \vga_ins|bgr_data[21]~feeder (
// Equation(s):
// \vga_ins|bgr_data[21]~feeder_combout  = \vga_ins|bgr_data~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[21]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N23
dffeas \vga_ins|bgr_data[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[21] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
fiftyfivenm_lcell_comb \vga_ins|bgr_data[22]~feeder (
// Equation(s):
// \vga_ins|bgr_data[22]~feeder_combout  = \vga_ins|bgr_data~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[22]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y12_N25
dffeas \vga_ins|bgr_data[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[22] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y12_N17
dffeas \vga_ins|bgr_data[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[23] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N0
fiftyfivenm_lcell_comb \vga_ins|LessThan3~0 (
// Equation(s):
// \vga_ins|LessThan3~0_combout  = (\vga_ins|ADDR [4]) # ((\vga_ins|ADDR [3] & (\vga_ins|ADDR [0] & \vga_ins|ADDR [1])))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|ADDR [3]),
	.datac(\vga_ins|ADDR [0]),
	.datad(\vga_ins|ADDR [1]),
	.cin(gnd),
	.combout(\vga_ins|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~0 .lut_mask = 16'hEAAA;
defparam \vga_ins|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y13_N2
fiftyfivenm_lcell_comb \vga_ins|LessThan3~1 (
// Equation(s):
// \vga_ins|LessThan3~1_combout  = (\vga_ins|ADDR [5] & ((\vga_ins|LessThan3~0_combout ) # ((\vga_ins|ADDR [2] & \vga_ins|ADDR [3]))))

	.dataa(\vga_ins|LessThan3~0_combout ),
	.datab(\vga_ins|ADDR [2]),
	.datac(\vga_ins|ADDR [3]),
	.datad(\vga_ins|ADDR [5]),
	.cin(gnd),
	.combout(\vga_ins|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~1 .lut_mask = 16'hEA00;
defparam \vga_ins|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
fiftyfivenm_lcell_comb \vga_ins|LessThan3~2 (
// Equation(s):
// \vga_ins|LessThan3~2_combout  = (\vga_ins|ADDR [7] & (\vga_ins|ADDR [8] & ((\vga_ins|LessThan3~1_combout ) # (\vga_ins|ADDR [6]))))

	.dataa(\vga_ins|LessThan3~1_combout ),
	.datab(\vga_ins|ADDR [6]),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~2 .lut_mask = 16'hE000;
defparam \vga_ins|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
fiftyfivenm_lcell_comb \vga_ins|LessThan3~3 (
// Equation(s):
// \vga_ins|LessThan3~3_combout  = (\vga_ins|ADDR [9]) # (((\vga_ins|LessThan3~2_combout ) # (!\vga_ins|LessThan1~0_combout )) # (!\vga_ins|LessThan1~2_combout ))

	.dataa(\vga_ins|ADDR [9]),
	.datab(\vga_ins|LessThan1~2_combout ),
	.datac(\vga_ins|LessThan3~2_combout ),
	.datad(\vga_ins|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~3 .lut_mask = 16'hFBFF;
defparam \vga_ins|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N0
fiftyfivenm_lcell_comb \vga_ins|bgr_data~2 (
// Equation(s):
// \vga_ins|bgr_data~2_combout  = (\vga_ins|bgr_data~0_combout  & (!\vga_ins|LessThan3~3_combout  & ((\vga_ins|LessThan1~5_combout ) # (!\vga_ins|LessThan1~2_combout ))))

	.dataa(\vga_ins|LessThan1~5_combout ),
	.datab(\vga_ins|bgr_data~0_combout ),
	.datac(\vga_ins|LessThan3~3_combout ),
	.datad(\vga_ins|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~2 .lut_mask = 16'h080C;
defparam \vga_ins|bgr_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
fiftyfivenm_lcell_comb \vga_ins|bgr_data[12]~feeder (
// Equation(s):
// \vga_ins|bgr_data[12]~feeder_combout  = \vga_ins|bgr_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[12]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N11
dffeas \vga_ins|bgr_data[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[12] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
fiftyfivenm_lcell_comb \vga_ins|bgr_data[13]~feeder (
// Equation(s):
// \vga_ins|bgr_data[13]~feeder_combout  = \vga_ins|bgr_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[13]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N5
dffeas \vga_ins|bgr_data[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[13] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
fiftyfivenm_lcell_comb \vga_ins|bgr_data[14]~feeder (
// Equation(s):
// \vga_ins|bgr_data[14]~feeder_combout  = \vga_ins|bgr_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[14]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N31
dffeas \vga_ins|bgr_data[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[14] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y12_N1
dffeas \vga_ins|bgr_data[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[15] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N6
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|h_cnt [8] & ((!\vga_ins|LTM_ins|h_cnt [5]) # (!\vga_ins|LTM_ins|h_cnt [6]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [6]),
	.datad(\vga_ins|LTM_ins|h_cnt [5]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0111;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N16
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = (\vga_ins|LTM_ins|h_cnt [7]) # ((\vga_ins|LTM_ins|h_cnt [10]) # (!\vga_ins|LTM_ins|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(\vga_ins|LTM_ins|h_cnt [10]),
	.datad(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFCFF;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N17
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N22
fiftyfivenm_lcell_comb \vga_ins|mHS~feeder (
// Equation(s):
// \vga_ins|mHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|mHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|mHS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|mHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N23
dffeas \vga_ins|mHS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|mHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|mHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|mHS .is_wysiwyg = "true";
defparam \vga_ins|mHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y50_N28
fiftyfivenm_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|mHS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|mHS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y50_N29
dffeas \vga_ins|oHS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
fiftyfivenm_lcell_comb \vga_ins|bgr_data~3 (
// Equation(s):
// \vga_ins|bgr_data~3_combout  = (\vga_ins|ADDR [9] & ((\vga_ins|ADDR [8]) # ((\vga_ins|ADDR [7] & \vga_ins|LessThan0~1_combout ))))

	.dataa(\vga_ins|ADDR [7]),
	.datab(\vga_ins|LessThan0~1_combout ),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~3 .lut_mask = 16'hF080;
defparam \vga_ins|bgr_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
fiftyfivenm_lcell_comb \vga_ins|bgr_data~4 (
// Equation(s):
// \vga_ins|bgr_data~4_combout  = (!\vga_ins|bgr_data~3_combout  & (\vga_ins|LessThan1~2_combout  & ((\vga_ins|LessThan1~5_combout ) # (!\vga_ins|LessThan0~2_combout ))))

	.dataa(\vga_ins|LessThan0~2_combout ),
	.datab(\vga_ins|bgr_data~3_combout ),
	.datac(\vga_ins|LessThan1~2_combout ),
	.datad(\vga_ins|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~4 .lut_mask = 16'h3010;
defparam \vga_ins|bgr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
fiftyfivenm_lcell_comb \vga_ins|bgr_data~5 (
// Equation(s):
// \vga_ins|bgr_data~5_combout  = (\vga_ins|LessThan3~3_combout  & (\vga_ins|bgr_data~0_combout  & (\vga_ins|bgr_data~4_combout  & \vga_ins|LessThan1~0_combout )))

	.dataa(\vga_ins|LessThan3~3_combout ),
	.datab(\vga_ins|bgr_data~0_combout ),
	.datac(\vga_ins|bgr_data~4_combout ),
	.datad(\vga_ins|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~5 .lut_mask = 16'h8000;
defparam \vga_ins|bgr_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
fiftyfivenm_lcell_comb \vga_ins|bgr_data[4]~feeder (
// Equation(s):
// \vga_ins|bgr_data[4]~feeder_combout  = \vga_ins|bgr_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[4]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N3
dffeas \vga_ins|bgr_data[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[4] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
fiftyfivenm_lcell_comb \vga_ins|bgr_data[5]~feeder (
// Equation(s):
// \vga_ins|bgr_data[5]~feeder_combout  = \vga_ins|bgr_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[5]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N21
dffeas \vga_ins|bgr_data[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[5] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
fiftyfivenm_lcell_comb \vga_ins|bgr_data[6]~feeder (
// Equation(s):
// \vga_ins|bgr_data[6]~feeder_combout  = \vga_ins|bgr_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|bgr_data~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data[6]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|bgr_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y12_N15
dffeas \vga_ins|bgr_data[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[6] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y12_N25
dffeas \vga_ins|bgr_data[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[7] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y38_N4
fiftyfivenm_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [3]) # ((\vga_ins|LTM_ins|v_cnt [2]) # ((\vga_ins|LTM_ins|v_cnt [9]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [9]),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFEFF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y38_N5
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N8
fiftyfivenm_lcell_comb \vga_ins|mVS~feeder (
// Equation(s):
// \vga_ins|mVS~feeder_combout  = \vga_ins|LTM_ins|VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|VS~q ),
	.cin(gnd),
	.combout(\vga_ins|mVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|mVS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|mVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N9
dffeas \vga_ins|mVS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|mVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|mVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|mVS .is_wysiwyg = "true";
defparam \vga_ins|mVS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \vga_ins|oVS~feeder (
// Equation(s):
// \vga_ins|oVS~feeder_combout  = \vga_ins|mVS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|mVS~q ),
	.cin(gnd),
	.combout(\vga_ins|oVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oVS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \vga_ins|oVS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ins|oVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \GSENSOR_INT[1]~input (
	.i(GSENSOR_INT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[1]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[1]~input .bus_hold = "false";
defparam \GSENSOR_INT[1]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \GSENSOR_INT[2]~input (
	.i(GSENSOR_INT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_INT[2]~input_o ));
// synopsys translate_off
defparam \GSENSOR_INT[2]~input .bus_hold = "false";
defparam \GSENSOR_INT[2]~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_INT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GSENSOR_SDI~input (
	.i(GSENSOR_SDI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDI~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDI~input .bus_hold = "false";
defparam \GSENSOR_SDI~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \GSENSOR_SDO~input (
	.i(GSENSOR_SDO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GSENSOR_SDO~input_o ));
// synopsys translate_off
defparam \GSENSOR_SDO~input .bus_hold = "false";
defparam \GSENSOR_SDO~input .listen_to_nsleep_signal = "false";
defparam \GSENSOR_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
