<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_MSRE</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ICC_MSRE, Interrupt Controller Monitor System Register Enable register</h1><p>The ICC_MSRE characteristics are:</p><h2>Purpose</h2>
        <p>Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.</p>
      <h2>Configuration</h2><p>AArch32 System register ICC_MSRE bits [31:0]
            
            can be mapped to
            AArch64 System register <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3[31:0]
            </a>, but this is not architecturally mandated.
          </p><p>
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                  only if the PE resets into an Exception level that is using AArch32.
                
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>ICC_MSRE is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The ICC_MSRE bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="28"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#Enable_3">Enable</a></td><td class="lr" colspan="1"><a href="#DIB_2">DIB</a></td><td class="lr" colspan="1"><a href="#DFB_1">DFB</a></td><td class="lr" colspan="1"><a href="#SRE_0">SRE</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="Enable_3">Enable, bit [3]
              </h4>
          
  <p>Enable. Enables lower Exception level access to <a href="AArch32-icc_sre.html">ICC_SRE</a> and <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.</p>

        <table class="valuetable"><tr><th>Enable</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Secure EL1 accesses to Secure <a href="AArch32-icc_sre.html">ICC_SRE</a> trap to EL3.</p>
<p>EL2 accesses to Non-secure <a href="AArch32-icc_sre.html">ICC_SRE</a> and <a href="AArch32-icc_hsre.html">ICC_HSRE</a> trap to EL3.</p>
<p>Non-secure EL1 accesses to <a href="AArch32-icc_sre.html">ICC_SRE</a> trap to EL3, unless these accesses are trapped to EL2 as a result of ICC_HSRE.Enable == 0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Secure EL1 accesses to Secure <a href="AArch32-icc_sre.html">ICC_SRE</a> do not trap to EL3.</p>
<p>EL2 accesses to Non-secure <a href="AArch32-icc_sre.html">ICC_SRE</a> and ICC_HSRE do not trap to EL3.</p>
<p>Non-secure EL1 accesses to <a href="AArch32-icc_sre.html">ICC_SRE</a> do not trap to EL3.</p>
</td></tr></table>
              
  <p>If ICC_MSRE.SRE is RAO/WI, an implementation is permitted to make the Enable bit RAO/WI.</p>
<p>If ICC_MSRE.SRE is 0, the Enable bit behaves as 1 for all purposes other than reading the value of the bit.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="DIB_2">DIB, bit [2]
              </h4>
          
  <p>Disable IRQ bypass.</p>

        <table class="valuetable"><tr><th>DIB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>IRQ bypass enabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>IRQ bypass disabled.</p>
</td></tr></table>
              
  <p>In systems that do not support IRQ bypass, this bit is RAO/WI.</p>

            <p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="DFB_1">DFB, bit [1]
              </h4>
          
  <p>Disable FIQ bypass.</p>

        <table class="valuetable"><tr><th>DFB</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>FIQ bypass enabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>FIQ bypass disabled.</p>
</td></tr></table>
              
  <p>In systems that do not support FIQ bypass, this bit is RAO/WI.</p>

            <p>This field resets to <span class="binarynumber">0</span>.
</p><h4 id="SRE_0">SRE, bit [0]
              </h4>
          
  <p>System Register Enable.</p>

        <table class="valuetable"><tr><th>SRE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The memory-mapped interface must be used. Accesses at EL3 or below to any ICH_* System register, or any EL1, EL2, or EL3 ICC_* register other than <a href="AArch32-icc_sre.html">ICC_SRE</a>, <a href="AArch32-icc_hsre.html">ICC_HSRE</a>, or ICC_MSRE, are <span class="arm-defined-word">UNDEFINED</span>.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The System register interface to the ICH_* registers and the EL1, EL2, and EL3 ICC_* registers is enabled for EL3.</p>
</td></tr></table>
              
  <p>If software changes this bit from 1 to 0, the results are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
<p>If an implementation supports only a System register interface to the GIC CPU interface, this bit is RAO/WI.</p>

            <p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the ICC_MSRE</h2>
        <p>This register is always System register accessible.</p>

      
        <p>The GIC architecture permits, but does not require, that registers can be shared between memory-mapped registers and the equivalent System registers. This means that if the memory-mapped registers have been accessed while ICC_MSRE.SRE==0, then the System registers might be modified. Therefore, software must only rely on the reset values of the System registers if there has been no use of the GIC functionality while the memory-mapped registers are in use. Otherwise, the System register values must be treated as <span class="arm-defined-word">UNKNOWN</span>.</p>

      
        <p>This register is only accessible when executing in Monitor mode.</p>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b110</td><td>0b1100</td><td>0b1100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    return ICC_MSRE;
              </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b110</td><td>0b1100</td><td>0b1100</td><td>0b101</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T12 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T12 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' &amp;&amp; CP15SDISABLE2 == HIGH then
        UNDEFINED;
    else
        ICC_MSRE = R[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
