$comment
	File created using the following command:
		vcd file lab3_4a.msim.vcd -direction
$end
$date
	Tue Oct 22 16:26:46 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab3_4a_vlg_vec_tst $end
$var reg 4 ! hex [3:0] $end
$var wire 1 " leds [1] $end
$var wire 1 # leds [2] $end
$var wire 1 $ leds [3] $end
$var wire 1 % leds [4] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [6] $end
$var wire 1 ( leds [7] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 hex[1]~input_o $end
$var wire 1 1 hex[0]~input_o $end
$var wire 1 2 hex[3]~input_o $end
$var wire 1 3 hex[2]~input_o $end
$var wire 1 4 WideOr6~0_combout $end
$var wire 1 5 WideOr5~0_combout $end
$var wire 1 6 WideOr4~0_combout $end
$var wire 1 7 WideOr3~0_combout $end
$var wire 1 8 WideOr2~0_combout $end
$var wire 1 9 WideOr1~0_combout $end
$var wire 1 : WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
0'
0&
0%
0$
0#
0"
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#100000
b1 !
11
1:
17
16
15
1'
1&
1%
1"
#200000
b11 !
b10 !
01
10
14
0:
18
07
06
0&
0%
1$
0"
0(
#300000
b11 !
11
08
16
1&
0$
#400000
b111 !
b101 !
b100 !
01
00
13
1:
17
05
0'
1%
1"
#500000
b101 !
11
0:
19
07
0%
1#
0"
#600000
b111 !
b110 !
01
10
06
0&
#700000
b111 !
11
04
09
17
16
15
1'
1&
1%
0#
1(
#800000
b1111 !
b1011 !
b1001 !
b1000 !
01
00
03
12
14
07
06
05
0'
0&
0%
0(
#900000
b1001 !
11
16
1&
#1000000
b1011 !
b1010 !
01
10
17
06
0&
1%
#1100000
b1011 !
11
1:
19
07
0%
1#
1"
#1200000
b1111 !
b1101 !
b1100 !
01
00
13
04
0:
18
1$
0"
1(
#1300000
b1101 !
11
14
1:
09
08
15
1'
0$
0#
1"
0(
#1400000
b1111 !
b1110 !
01
10
0:
19
18
05
0'
1$
1#
0"
#1500000
b1111 !
11
17
1%
#1600000
