{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 20:32:28 2019 " "Info: Processing started: Wed Sep 25 20:32:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW -c HW --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_teste1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bloco_teste1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_teste1 " "Info: Found entity 1: bloco_teste1" {  } { { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_teste1 " "Info: Elaborating entity \"bloco_teste1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Banco_reg inst " "Warning: Port \"Clk\" of type Banco_reg and instance \"inst\" is missing source signal" {  } { { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 208 400 624 368 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador B " "Warning: Port \"Clk\" of type Registrador and instance \"B\" is missing source signal" {  } { { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 280 856 1040 408 "B" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "bloco_teste1.bdf" "PC" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -216 -696 -512 -88 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:inst8 " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:inst8\"" {  } { { "bloco_teste1.bdf" "inst8" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 128 1216 1376 288 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:inst " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:inst\"" {  } { { "bloco_teste1.bdf" "inst" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { 208 400 624 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:inst12 " "Info: Elaborating entity \"mux6\" for hierarchy \"mux6:inst12\"" {  } { { "bloco_teste1.bdf" "inst12" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -392 -232 88 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in0 mux6.v(9) " "Warning (10235): Verilog HDL Always Construct warning at mux6.v(9): variable \"in0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 mux6.v(10) " "Warning (10235): Verilog HDL Always Construct warning at mux6.v(10): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 mux6.v(11) " "Warning (10235): Verilog HDL Always Construct warning at mux6.v(11): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 mux6.v(12) " "Warning (10235): Verilog HDL Always Construct warning at mux6.v(12): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 mux6.v(13) " "Warning (10235): Verilog HDL Always Construct warning at mux6.v(13): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 mux6.v(14) " "Warning (10235): Verilog HDL Always Construct warning at mux6.v(14): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux6.v(8) " "Warning (10270): Verilog HDL Case Statement warning at mux6.v(8): incomplete case statement has no default case item" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux6.v(7) " "Warning (10240): Verilog HDL Always Construct warning at mux6.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[0\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[1\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[2\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[3\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[4\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[5\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[6\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[7\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[8\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[9\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[10\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[11\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[12\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[13\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[14\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[15\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[16\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[17\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[18\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[19\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[20\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[21\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[22\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[23\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[24\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[25\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[26\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[27\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[28\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[29\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[30\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux6.v(7) " "Info (10041): Inferred latch for \"out\[31\]\" at mux6.v(7)" {  } { { "mux6.v" "" { Text "c:/altera/91sp2/quartus/projeto/mux6.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst4 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst4\"" {  } { { "bloco_teste1.bdf" "inst4" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:inst4\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:inst4\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:inst4\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "c:/altera/91sp2/quartus/projeto/instrucoes.mif " "Critical Warning: Can't find Memory Initialization File or Hexadecimal (Intel-Format) File c:/altera/91sp2/quartus/projeto/instrucoes.mif -- setting all initial values to 0" {  } { { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } }  } 1 0 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 156 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 152 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 148 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Memoria:inst4\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/altsyncram_g2a1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/Memoria.vhd" 144 0 0 } } { "bloco_teste1.bdf" "" { Schematic "c:/altera/91sp2/quartus/projeto/bloco_teste1.bdf" { { -72 -8 184 56 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "64 " "Info: Inferred 64 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux0\"" {  } { { "ula32.vhd" "Mux0" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux1\"" {  } { { "ula32.vhd" "Mux1" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux2\"" {  } { { "ula32.vhd" "Mux2" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux3\"" {  } { { "ula32.vhd" "Mux3" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux4\"" {  } { { "ula32.vhd" "Mux4" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux5\"" {  } { { "ula32.vhd" "Mux5" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux6\"" {  } { { "ula32.vhd" "Mux6" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux7\"" {  } { { "ula32.vhd" "Mux7" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux8\"" {  } { { "ula32.vhd" "Mux8" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux9\"" {  } { { "ula32.vhd" "Mux9" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux10\"" {  } { { "ula32.vhd" "Mux10" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux11\"" {  } { { "ula32.vhd" "Mux11" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux12\"" {  } { { "ula32.vhd" "Mux12" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux13\"" {  } { { "ula32.vhd" "Mux13" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux14\"" {  } { { "ula32.vhd" "Mux14" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux15\"" {  } { { "ula32.vhd" "Mux15" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux16\"" {  } { { "ula32.vhd" "Mux16" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux17\"" {  } { { "ula32.vhd" "Mux17" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux18\"" {  } { { "ula32.vhd" "Mux18" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux19\"" {  } { { "ula32.vhd" "Mux19" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux20\"" {  } { { "ula32.vhd" "Mux20" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux21\"" {  } { { "ula32.vhd" "Mux21" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux22\"" {  } { { "ula32.vhd" "Mux22" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux23\"" {  } { { "ula32.vhd" "Mux23" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux24\"" {  } { { "ula32.vhd" "Mux24" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux25\"" {  } { { "ula32.vhd" "Mux25" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux26\"" {  } { { "ula32.vhd" "Mux26" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux27\"" {  } { { "ula32.vhd" "Mux27" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux28\"" {  } { { "ula32.vhd" "Mux28" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux29\"" {  } { { "ula32.vhd" "Mux29" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux30\"" {  } { { "ula32.vhd" "Mux30" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux31\"" {  } { { "ula32.vhd" "Mux31" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux32\"" {  } { { "ula32.vhd" "Mux32" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux33\"" {  } { { "ula32.vhd" "Mux33" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux34\"" {  } { { "ula32.vhd" "Mux34" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux35\"" {  } { { "ula32.vhd" "Mux35" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux36\"" {  } { { "ula32.vhd" "Mux36" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux37\"" {  } { { "ula32.vhd" "Mux37" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux38\"" {  } { { "ula32.vhd" "Mux38" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux39\"" {  } { { "ula32.vhd" "Mux39" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux40\"" {  } { { "ula32.vhd" "Mux40" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux41\"" {  } { { "ula32.vhd" "Mux41" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux42\"" {  } { { "ula32.vhd" "Mux42" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux43\"" {  } { { "ula32.vhd" "Mux43" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux44\"" {  } { { "ula32.vhd" "Mux44" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux45\"" {  } { { "ula32.vhd" "Mux45" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux46\"" {  } { { "ula32.vhd" "Mux46" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux47\"" {  } { { "ula32.vhd" "Mux47" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux48\"" {  } { { "ula32.vhd" "Mux48" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux49\"" {  } { { "ula32.vhd" "Mux49" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux50\"" {  } { { "ula32.vhd" "Mux50" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux51\"" {  } { { "ula32.vhd" "Mux51" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux52\"" {  } { { "ula32.vhd" "Mux52" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux53\"" {  } { { "ula32.vhd" "Mux53" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux54\"" {  } { { "ula32.vhd" "Mux54" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux55\"" {  } { { "ula32.vhd" "Mux55" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux56\"" {  } { { "ula32.vhd" "Mux56" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux57\"" {  } { { "ula32.vhd" "Mux57" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux58\"" {  } { { "ula32.vhd" "Mux58" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux59\"" {  } { { "ula32.vhd" "Mux59" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux60\"" {  } { { "ula32.vhd" "Mux60" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux61\"" {  } { { "ula32.vhd" "Mux61" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux62\"" {  } { { "ula32.vhd" "Mux62" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Ula32:inst8\|Mux63 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Ula32:inst8\|Mux63\"" {  } { { "ula32.vhd" "Mux63" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:inst8\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Ula32:inst8\|lpm_mux:Mux0\"" {  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:inst8\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Ula32:inst8\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5oc " "Info: Found entity 1: mux_5oc" {  } { { "db/mux_5oc.tdf" "" { Text "c:/altera/91sp2/quartus/projeto/db/mux_5oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:inst8\|lpm_mux:Mux32 " "Info: Elaborated megafunction instantiation \"Ula32:inst8\|lpm_mux:Mux32\"" {  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:inst8\|lpm_mux:Mux32 " "Info: Instantiated megafunction \"Ula32:inst8\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula32:inst8\|lpm_mux:Mux63 " "Info: Elaborated megafunction instantiation \"Ula32:inst8\|lpm_mux:Mux63\"" {  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula32:inst8\|lpm_mux:Mux63 " "Info: Instantiated megafunction \"Ula32:inst8\|lpm_mux:Mux63\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ula32.vhd" "" { Text "c:/altera/91sp2/quartus/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 46 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4489 " "Info: Peak virtual memory: 4489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 20:32:33 2019 " "Info: Processing ended: Wed Sep 25 20:32:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
