# msvsdpll

### Digital Block
FD(frequency divider)


### Analog Block
###### VCO(Voltage Controlled Oscillator)
###### CP(Charge Pump)
###### PD(Phase Detector)

# 180nm PLL Clock Multiplier IP


# PD(Phase Detector)

![image](https://user-images.githubusercontent.com/110079770/218622663-975cf457-f115-4a08-a8e2-67ea6e82a03a.png)

# Simulated Output 

![image](https://user-images.githubusercontent.com/110079770/218622895-18bd7543-5ee0-4f06-bff5-9099507f7a86.png)


# VCO(Voltage Controlled Oscillator)

![image](https://user-images.githubusercontent.com/110079770/218622989-4cd9fc85-2f87-46ca-9e9e-c79d0c12d99d.png)


# Simulated Output

![image](https://user-images.githubusercontent.com/110079770/218623074-47588936-ff48-4e80-b790-dd24ee4e30f3.png)


# CP(Charge Pump)

![image](https://user-images.githubusercontent.com/110079770/218623175-da54c5db-34b4-4859-8ccf-92dd86bf209c.png)

# Error while using SCL Capacitor.

![image](https://user-images.githubusercontent.com/110079770/218623333-404fc829-0616-4d71-b6ac-1743e0021f73.png)



