{"Source Block": ["hdl/library/common/up_gt.v@245:255@HdlIdDef", "  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@248:258", "  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n"], ["hdl/library/common/up_gt.v@243:253", "\n  reg             up_gt_pll_preset = 'd1;\n  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n"], ["hdl/library/common/up_gt.v@249:259", "  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n"], ["hdl/library/common/up_gt.v@242:252", "  // internal registers\n\n  reg             up_gt_pll_preset = 'd1;\n  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n"], ["hdl/library/common/up_gt.v@250:260", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n"]], "Diff Content": {"Delete": [[250, "  reg     [31:0]  up_scratch = 'd0;\n"]], "Add": []}}