$date
	Sat Nov  9 23:08:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu $end
$var wire 32 ! input_a [31:0] $end
$var wire 32 " input_b [31:0] $end
$var wire 4 # op_code [3:0] $end
$var reg 32 $ result [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bz #
bz "
bz !
$end
#2000
b0 $
b11 "
b10010 !
#4000
b10101 $
b0 #
#26000
b11010 $
b110 "
b10100 !
#28000
b1110 $
b1000 #
#48001
