<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="BLK_TI-LUTFF">
 <!-- Tile Inputs -->
 <clock  name="CLK  " num_pins="2" />
 <input  name="IN   " num_pins="6" />
 <!-- Tile Outputs -->
 <output name="OUT " num_pins="2"  />
 <!-- Carry pins -->
 <input  name="CIN  " num_pins="1" />
 <output name="COUT " num_pins="1" />

 <!-- Internal LUTFF -->
 <pb_type name="BLK_SI-LUTFF" num_pb="1">
  <input  name="I" num_pins="4" equivalent="false"/>
  <clock  name="C" num_pins="1" equivalent="false"/>
  <output name="O" num_pins="1" equivalent="false"/>
  <xi:include href="../../primitives/lutff/lutff.pb_type.xml"/>
  <interconnect>
   <direct name="BLK_IG-LUTFF.I" input="BLK_SI-LUTFF.I" output="BLK_IG-LUTFF.I" />
   <direct name="BLK_IG-LUTFF.C" input="BLK_SI-LUTFF.C" output="BLK_IG-LUTFF.C" />
   <direct name="BLK_SI-LUTFF.O" input="BLK_IG-LUTFF.O" output="BLK_SI-LUTFF.O" />
  </interconnect>
 </pb_type>

 <interconnect>
  <!-- Clock input mux -->
  <mux input="BLK_TI-LUTFF.CLK[0] BLK_TI-LUTFF.CLK[1]" name="BEL_RX-CLK0.I[0]"  output="BLK_SI-LUTFF.C"  />

  <!-- Logic input muxes -->
  <mux input="BLK_TI-LUTFF.CIN   BLK_TI-LUTFF.IN[0] BLK_TI-LUTFF.IN[1]" name="BEL_RX-IN0.I[0]"   output="BLK_SI-LUTFF.I[0]"   />
  <mux input="BLK_TI-LUTFF.IN[0] BLK_TI-LUTFF.IN[1] BLK_TI-LUTFF.IN[3]" name="BEL_RX-IN1.I[1]"   output="BLK_SI-LUTFF.I[1]"   />
  <mux input="BLK_TI-LUTFF.IN[1] BLK_TI-LUTFF.IN[2] BLK_TI-LUTFF.IN[4]" name="BEL_RX-IN2.I[2]"   output="BLK_SI-LUTFF.I[2]"   />
  <mux input="BLK_TI-LUTFF.IN[2] BLK_TI-LUTFF.IN[3] BLK_TI-LUTFF.IN[5]" name="BEL_RX-IN3.I[3]"   output="BLK_SI-LUTFF.I[3]"   />

  <!-- Output -->
  <direct input="BLK_SI-LUTFF.O" name="BLK_TI-LUTFF.OUT0" output="BLK_TI-LUTFF.OUT[0]" />
  <direct input="BLK_SI-LUTFF.O" name="BLK_TI-LUTFF.OUT1" output="BLK_TI-LUTFF.OUT[1]" />
  <direct input="BLK_SI-LUTFF.O" name="BLK_TI-LUTFF.COUT" output="BLK_TI-LUTFF.COUT"   />
 </interconnect>
 <pinlocations pattern="custom">
  <loc side="top">BLK_TI-LUTFF.COUT</loc>
  <loc side="right">BLK_TI-LUTFF.CLK[0] BLK_TI-LUTFF.CLK[1] BLK_TI-LUTFF.IN[0] BLK_TI-LUTFF.IN[1] BLK_TI-LUTFF.IN[2] BLK_TI-LUTFF.IN[3] BLK_TI-LUTFF.IN[4] BLK_TI-LUTFF.IN[5] BLK_TI-LUTFF.OUT[0] BLK_TI-LUTFF.OUT[1]</loc>
  <loc side="bottom">BLK_TI-LUTFF.CIN</loc>
 </pinlocations>
 <fc in_type="abs" in_val="0" out_type="abs" out_val="0">
  <fc_override fc_type="abs" fc_val="2" segment_name="span" />
  <fc_override fc_type="abs" fc_val="2" segment_name="local" />
  <fc_override fc_type="abs" fc_val="0" port_name="CIN"  />
  <fc_override fc_type="abs" fc_val="0" port_name="COUT" />
 </fc>
</pb_type>
