#ifndef __INC_RTL8195A_SYS_REG_H
#define __INC_RTL8195A_SYS_REG_H

#define REG_SOC_SYS_PWR_CTRL 0x0000
#define REG_SOC_SYS_ISO_CTRL 0x0002
#define REG_SOC_SYS_FUNC_EN 0x0008
#define REG_SOC_SYSON_CLK_CTRL0 0x0010
#define REG_SOC_SYSON_CLK_CTRL1 0x0014
#define REG_SOC_EFUSE_SYSCFG0 0x0020
#define REG_SOC_EFUSE_SYSCFG1 0x0024
#define REG_SOC_EFUSE_SYSCFG2 0x0028
#define REG_SOC_EFUSE_SYSCFG3 0x002C
#define REG_SOC_EFUSE_SYSCFG4 0x0030
#define REG_SOC_EFUSE_SYSCFG5 0x0034
#define REG_SOC_EFUSE_SYSCFG6 0x0038
#define REG_SOC_EFUSE_SYSCFG7 0x003C
#define REG_SOC_SYS_REGU_CTRL0 0x0040
#define REG_SOC_SYS_SWR_CTRL0 0x0048
#define REG_SOC_SYS_SWR_CTRL1 0x004C
#define REG_SOC_SYS_XTAL_CTRL0 0x0060
#define REG_SOC_SYS_XTAL_CTRL1 0x0064
#define REG_SOC_SYS_SYSPLL_CTRL0 0x0070
#define REG_SOC_SYS_SYSPLL_CTRL1 0x0074
#define REG_SOC_SYS_SYSPLL_CTRL2 0x0078
#define REG_SOC_SYS_ANA_TIM_CTRL 0x0090
#define REG_SOC_SYS_DSLP_TIM_CTRL 0x0094
#define REG_SOC_SYS_DSLP_TIM_CAL_CTRL 0x0098
#define REG_SOC_SYS_DEBUG_CTRL 0x00A0
#define REG_SOC_SYS_PINMUX_CTRL 0x00A4
#define REG_SOC_SYS_DEBUG_REG 0x00BC
#define REG_SOC_SYS_EEPROM_CTRL0 0x00E0
#define REG_SOC_SYS_EEPROM_CTRL1 0x00E4
#define REG_SOC_SYS_EFUSE_CTRL 0x00E8
#define REG_SOC_SYS_EFUSE_TEST 0x00EC
#define REG_SOC_SYSON_DSTBY_INFO0 0x00F0
#define REG_SOC_SYSON_DSTBY_INFO1 0x00F4
#define REG_SOC_SYSON_DSTBY_INFO2 0x00F8
#define REG_SOC_SYSON_DSTBY_INFO3 0x00FC
#define REG_SOC_SYSON_SLP_WAKE_EVENT_MSK0 0x0100
#define REG_SOC_SYSON_SLP_WAKE_EVENT_MSK1 0x0104
#define REG_SOC_SYSON_SLP_WAKE_EVENT_STATUS0 0x0108
#define REG_SOC_SYSON_SLP_WAKE_EVENT_STATUS1 0x010C
#define REG_SOC_SYSON_SNF_WAKE_EVENT_MSK0 0x0110
#define REG_SOC_SYSON_SNF_WAKE_EVENT_STATUS 0x0114
#define REG_SOC_SYSON_PWRMGT_CTRL 0x0118
#define REG_SOC_SYSON_PWRMGT_OPTION 0x0120
#define REG_SOC_SYSON_PWRMGT_OPTION_EXT 0x0124
#define REG_SOC_SYS_SYSTEM_CFG 0x01F0
#define REG_SOC_SYS_STATUS0 0x01F4
#define REG_SOC_SYS_STATUS1 0x01F8
#define REG_SOC_SYS_CFG2 0x01FC


#endif
