
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.85

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.67 source latency counters[227]$_DFFE_PN0P_/CLK ^
  -0.66 target latency counters[252]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[219]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net305 (net)
                  0.29    0.00    1.24 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.39    1.09    0.53    1.77 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.14    0.11    1.88 ^ counters[219]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.39    0.37    0.31    0.45 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.37    0.01    0.45 ^ clkbuf_leaf_8_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    22    0.17    0.10    0.20    0.65 ^ clkbuf_leaf_8_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_8_clk (net)
                  0.10    0.00    0.66 ^ counters[219]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.66   clock reconvergence pessimism
                          0.41    1.07   library removal time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: event_inc[7] (input port clocked by core_clock)
Endpoint: prev_event_inc[7]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ event_inc[7] (in)
                                         event_inc[7] (net)
                  0.00    0.00    0.20 ^ input14/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.03    0.15    0.38    0.58 ^ input14/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net14 (net)
                  0.15    0.00    0.58 ^ _2582_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.74 ^ _2582_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0263_ (net)
                  0.06    0.00    0.74 ^ prev_event_inc[7]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.39    0.37    0.31    0.45 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.37    0.00    0.45 ^ clkbuf_leaf_7_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    22    0.20    0.11    0.21    0.66 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_7_clk (net)
                  0.11    0.00    0.66 ^ prev_event_inc[7]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.66   clock reconvergence pessimism
                         -0.02    0.64   library hold time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[138]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net305 (net)
                  0.29    0.00    1.24 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.39    1.09    0.53    1.77 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.54    0.42    2.19 ^ counters[138]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.19   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.40    0.37    0.31   10.45 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.37    0.01   10.46 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    23    0.19    0.11    0.21   10.66 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00   10.67 ^ counters[138]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.52   10.15   library recovery time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  7.96   slack (MET)


Startpoint: counters[36]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count_value[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.40    0.37    0.31    0.45 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.37    0.01    0.46 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    21    0.18    0.11    0.21    0.66 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.11    0.00    0.67 ^ counters[36]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.42    1.09 v counters[36]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net201 (net)
                  0.11    0.00    1.09 v _2270_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.12    0.21    0.23    1.32 v _2270_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0575_ (net)
                  0.21    0.00    1.32 v _2879_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.30    0.20    1.53 ^ _2879_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1079_ (net)
                  0.30    0.00    1.53 ^ _2880_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.04    0.23    0.15    1.68 v _2880_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _1080_ (net)
                  0.23    0.00    1.68 v _2883_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.03    0.41    0.30    1.98 ^ _2883_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1083_ (net)
                  0.41    0.00    1.98 ^ _2886_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.28    0.19    2.17 v _2886_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net298 (net)
                  0.28    0.00    2.18 v output298/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.78    2.95 v output298/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count_value[4] (net)
                  0.16    0.00    2.95 v count_value[4] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counters[138]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    1.23 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net305 (net)
                  0.29    0.00    1.24 ^ input15/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   264    3.39    1.09    0.53    1.77 ^ input15/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net15 (net)
                  1.54    0.42    2.19 ^ counters[138]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.19   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00   10.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.40    0.37    0.31   10.45 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.37    0.01   10.46 ^ clkbuf_leaf_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    23    0.19    0.11    0.21   10.66 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_1_clk (net)
                  0.11    0.00   10.67 ^ counters[138]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.52   10.15   library recovery time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  7.96   slack (MET)


Startpoint: counters[36]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count_value[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.07    0.09    0.13    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.09    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.40    0.37    0.31    0.45 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.37    0.01    0.46 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    21    0.18    0.11    0.21    0.66 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_leaf_11_clk (net)
                  0.11    0.00    0.67 ^ counters[36]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.42    1.09 v counters[36]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net201 (net)
                  0.11    0.00    1.09 v _2270_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.12    0.21    0.23    1.32 v _2270_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _0575_ (net)
                  0.21    0.00    1.32 v _2879_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.30    0.20    1.53 ^ _2879_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1079_ (net)
                  0.30    0.00    1.53 ^ _2880_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     1    0.04    0.23    0.15    1.68 v _2880_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _1080_ (net)
                  0.23    0.00    1.68 v _2883_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.03    0.41    0.30    1.98 ^ _2883_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _1083_ (net)
                  0.41    0.00    1.98 ^ _2886_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.28    0.19    2.17 v _2886_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net298 (net)
                  0.28    0.00    2.18 v output298/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.78    2.95 v output298/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count_value[4] (net)
                  0.16    0.00    2.95 v count_value[4] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.2640411853790283

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4514

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2382410168647766

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8159

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counters[97]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counters[106]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31    0.45 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.66 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.67 ^ counters[97]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.57    1.24 ^ counters[97]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.30    1.54 ^ _2938_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    1.73 ^ _1468_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.34    2.07 ^ _1469_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.23    2.30 ^ _1470_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.23    2.53 ^ _1493_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.78 v _1494_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.14    2.92 v _1495_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    2.92 v counters[106]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.92   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31   10.45 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21   10.66 ^ clkbuf_leaf_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.67 ^ counters[106]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.67   clock reconvergence pessimism
  -0.10   10.56   library setup time
          10.56   data required time
---------------------------------------------------------
          10.56   data required time
          -2.92   data arrival time
---------------------------------------------------------
           7.64   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: prev_event_inc[7]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: prev_event_inc[7]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31    0.45 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.66 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.66 ^ prev_event_inc[7]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    1.06 v prev_event_inc[7]$_DFFE_PN0N_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    1.27 v _2582_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.27 v prev_event_inc[7]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.27   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.31    0.45 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.66 ^ clkbuf_leaf_7_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.66 ^ prev_event_inc[7]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.66   clock reconvergence pessimism
   0.06    0.72   library hold time
           0.72   data required time
---------------------------------------------------------
           0.72   data required time
          -1.27   data arrival time
---------------------------------------------------------
           0.55   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6661

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6556

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.9537

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.8463

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
231.787250

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.37e-02   1.95e-04   1.49e-07   2.39e-02  42.4%
Combinational          3.92e-03   3.90e-03   3.81e-07   7.81e-03  13.9%
Clock                  1.46e-02   9.94e-03   2.45e-07   2.46e-02  43.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.23e-02   1.40e-02   7.76e-07   5.63e-02 100.0%
                          75.1%      24.9%       0.0%
