****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
source ldpcenc_fixpt_Xilinx_Vivado_run.tcl
### Open existing Xilinx Vivado 2017.4 project /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.xpr
Scanning sources...
Finished scanning sources
### Running Synthesis in Xilinx Vivado 2017.4 ...
[Sun Apr  7 12:56:35 2019] Launched synth_1...
Run output will be captured here: /home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/synth_1/runme.log
[Sun Apr  7 12:56:35 2019] Waiting for synth_1 to finish...
*** Running vivado
    with args -log ldpcenc_fixpt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldpcenc_fixpt.tcl
****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
source ldpcenc_fixpt.tcl -notrace
Command: synth_design -top ldpcenc_fixpt -part xc7a200tlfbg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18183 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.992 ; gain = 65.000 ; free physical = 6625 ; free virtual = 10876
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ldpcenc_fixpt' [/home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/ldpcenc_fixpt.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ldpcenc_fixpt' (1#1) [/home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/ldpcenc_fixpt.vhd:37]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.523 ; gain = 106.531 ; free physical = 6640 ; free virtual = 10890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1251.523 ; gain = 106.531 ; free physical = 6640 ; free virtual = 10890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tlfbg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.527 ; gain = 114.535 ; free physical = 6640 ; free virtual = 10890
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1267.535 ; gain = 122.543 ; free physical = 6632 ; free virtual = 10882
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpcenc_fixpt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6440 ; free virtual = 10687
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6440 ; free virtual = 10688
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6439 ; free virtual = 10686
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+
Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     3|
|2     |IBUF |     4|
|3     |OBUF |     7|
+------+-----+------+
Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6436 ; free virtual = 10686
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.926 ; gain = 279.934 ; free physical = 6438 ; free virtual = 10689
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1424.934 ; gain = 279.934 ; free physical = 6438 ; free virtual = 10689
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1563.977 ; gain = 432.355 ; free physical = 6406 ; free virtual = 10656
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Low_density_parity_code/codegen/ldpcenc/hdlsrc/vivado_prj/ldpcenc_fixpt_vivado.runs/synth_1/ldpcenc_fixpt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ldpcenc_fixpt_utilization_synth.rpt -pb ldpcenc_fixpt_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1587.988 ; gain = 0.000 ; free physical = 6407 ; free virtual = 10657
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 12:57:02 2019...
[Sun Apr  7 12:57:02 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1144.996 ; gain = 0.000 ; free physical = 6882 ; free virtual = 11132
### Synthesis Complete.
### Close Xilinx Vivado 2017.4 project.
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 12:57:02 2019...
Elapsed time is 34.8203 seconds.
