Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 30 11:32:22 2016
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: M2/clk1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M2/pulse_out_0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M2/pulse_out_1/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.454        0.000                      0                  539        0.120        0.000                      0                  539        4.600        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz          3.454        0.000                      0                  403        0.120        0.000                      0                  403        4.600        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100mhz         clk_100mhz               3.783        0.000                      0                  136        0.305        0.000                      0                  136  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 M2/SW_OK_6/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.223ns (13.930%)  route 1.378ns (86.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X11Y51         FDRE                                         r  M2/SW_OK_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_6/Q
                         net (fo=102, routed)         1.378     6.061    M61/SW_OK[6]
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)       -0.015     9.515    M61/GPIOf0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 M2/SW_OK_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.259ns (24.250%)  route 0.809ns (75.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X8Y50          FDRE                                         r  M2/SW_OK_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_1/Q
                         net (fo=12, routed)          0.809     5.528    M61/SW_OK[1]
    SLICE_X1Y44          FDCE                                         r  M61/GPIOf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  M61/GPIOf0_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)       -0.018     9.512    M61/GPIOf0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 M2/SW_OK_7/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.223ns (20.956%)  route 0.841ns (79.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X11Y51         FDRE                                         r  M2/SW_OK_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_7/Q
                         net (fo=102, routed)         0.841     5.524    M61/SW_OK[7]
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)       -0.015     9.515    M61/GPIOf0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 M2/SW_OK_5/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.223ns (22.281%)  route 0.778ns (77.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X11Y51         FDRE                                         r  M2/SW_OK_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_5/Q
                         net (fo=92, routed)          0.778     5.461    M61/SW_OK[5]
    SLICE_X1Y49          FDCE                                         r  M61/GPIOf0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  M61/GPIOf0_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X1Y49          FDCE (Setup_fdce_C_D)       -0.018     9.512    M61/GPIOf0_reg[5]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 M2/SW_OK_2/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.259ns (26.699%)  route 0.711ns (73.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X8Y50          FDRE                                         r  M2/SW_OK_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_2/Q
                         net (fo=2, routed)           0.711     5.430    M61/SW_OK[2]
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)       -0.018     9.512    M61/GPIOf0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.512    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 M2/SW_OK_3/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.259ns (31.159%)  route 0.572ns (68.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X8Y50          FDRE                                         r  M2/SW_OK_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_3/Q
                         net (fo=2, routed)           0.572     5.291    M61/SW_OK[3]
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)       -0.027     9.503    M61/GPIOf0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.503    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 M2/SW_OK_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.223ns (28.626%)  route 0.556ns (71.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 9.309 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X11Y51         FDRE                                         r  M2/SW_OK_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_0/Q
                         net (fo=73, routed)          0.556     5.239    M61/SW_OK[0]
    SLICE_X0Y43          FDCE                                         r  M61/GPIOf0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     9.309    M61/clk_100mhz_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  M61/GPIOf0_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.564    
                         clock uncertainty           -0.035     9.529    
    SLICE_X0Y43          FDCE (Setup_fdce_C_D)       -0.018     9.511    M61/GPIOf0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 M2/SW_OK_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.223ns (33.956%)  route 0.434ns (66.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X9Y50          FDRE                                         r  M2/SW_OK_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_4/Q
                         net (fo=2, routed)           0.434     5.117    M61/SW_OK[4]
    SLICE_X2Y49          FDCE                                         r  M61/GPIOf0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  M61/GPIOf0_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255     9.565    
                         clock uncertainty           -0.035     9.530    
    SLICE_X2Y49          FDCE (Setup_fdce_C_D)        0.001     9.531    M61/GPIOf0_reg[4]
  -------------------------------------------------------------------
                         required time                          9.531    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 M2/SW_OK_7/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_34/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.576ns (13.704%)  route 3.627ns (86.296%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 14.140 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X11Y51         FDRE                                         r  M2/SW_OK_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.223     4.683 f  M2/SW_OK_7/Q
                         net (fo=102, routed)         1.139     5.822    M5/SW_OK[2]
    SLICE_X9Y55          LUT4 (Prop_lut4_I3_O)        0.043     5.865 f  M5/AD1_i_2__1/O
                         net (fo=18, routed)          1.177     7.042    M3/XLXI_2/HTS4/MSEG/XLXN_2
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.043     7.085 r  M3/XLXI_2/HTS4/MSEG/AD4/O
                         net (fo=1, routed)           0.246     7.330    M3/XLXI_2/HTS4/MSEG/XLXN_22
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.043     7.373 r  M3/XLXI_2/HTS4/MSEG/XLXI_31/O
                         net (fo=1, routed)           0.355     7.728    M3/XLXI_2/HTS4/MSEG/XLXN_61
    SLICE_X2Y53          LUT2 (Prop_lut2_I1_O)        0.043     7.771 r  M3/XLXI_2/HTS4/MSEG/XLXI_36/O
                         net (fo=1, routed)           0.367     8.138    M3/XLXI_2/HTS4/MSEG/XLXN_8[34]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.047     8.185 r  M3/XLXI_2/HTS4/MSEG/XLXI_1_i_28/O
                         net (fo=1, routed)           0.344     8.529    M3/XLXI_1/P_Data[34]
    SLICE_X3Y53          LUT6 (Prop_lut6_I0_O)        0.134     8.663 r  M3/XLXI_1/buffer_34_rstpot/O
                         net (fo=1, routed)           0.000     8.663    M3/XLXI_1/buffer_34_rstpot
    SLICE_X3Y53          FDRE                                         r  M3/XLXI_1/buffer_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.377    14.140    M3/XLXI_1/clk
    SLICE_X3Y53          FDRE                                         r  M3/XLXI_1/buffer_34/C
                         clock pessimism              0.328    14.468    
                         clock uncertainty           -0.035    14.433    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.034    14.467    M3/XLXI_1/buffer_34
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 M2/SW_OK_6/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_41/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.583ns (13.945%)  route 3.598ns (86.055%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.138ns = ( 14.138 - 10.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.457     4.460    M2/clk
    SLICE_X11Y51         FDRE                                         r  M2/SW_OK_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.223     4.683 f  M2/SW_OK_6/Q
                         net (fo=102, routed)         1.428     6.111    M5/SW_OK[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.043     6.154 f  M5/AD1_i_1__1/O
                         net (fo=11, routed)          0.707     6.862    M3/XLXI_2/HTS5/MSEG/XLXN_1
    SLICE_X9Y62          LUT3 (Prop_lut3_I0_O)        0.043     6.905 r  M3/XLXI_2/HTS5/MSEG/AD1/O
                         net (fo=1, routed)           0.232     7.136    M3/XLXI_2/HTS5/MSEG/XLXN_19
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.043     7.179 r  M3/XLXI_2/HTS5/MSEG/XLXI_28/O
                         net (fo=1, routed)           0.661     7.840    M3/XLXI_2/HTS5/MSEG/XLXN_60
    SLICE_X9Y56          LUT2 (Prop_lut2_I1_O)        0.053     7.893 r  M3/XLXI_2/HTS5/MSEG/XLXI_35/O
                         net (fo=1, routed)           0.375     8.268    M3/XLXI_4/cpu_blink_reg[0][30]
    SLICE_X4Y56          LUT6 (Prop_lut6_I4_O)        0.135     8.403 r  M3/XLXI_4/XLXI_1_i_22/O
                         net (fo=1, routed)           0.195     8.598    M3/XLXI_1/P_Data[41]
    SLICE_X4Y54          LUT6 (Prop_lut6_I0_O)        0.043     8.641 r  M3/XLXI_1/buffer_41_rstpot/O
                         net (fo=1, routed)           0.000     8.641    M3/XLXI_1/buffer_41_rstpot
    SLICE_X4Y54          FDRE                                         r  M3/XLXI_1/buffer_41/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.375    14.138    M3/XLXI_1/clk
    SLICE_X4Y54          FDRE                                         r  M3/XLXI_1/buffer_41/C
                         clock pessimism              0.328    14.466    
                         clock uncertainty           -0.035    14.431    
    SLICE_X4Y54          FDRE (Setup_fdre_C_D)        0.034    14.465    M3/XLXI_1/buffer_41
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  5.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_17/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_16/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.633     1.867    M3/XLXI_1/clk
    SLICE_X9Y58          FDRE                                         r  M3/XLXI_1/buffer_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.100     1.967 r  M3/XLXI_1/buffer_17/Q
                         net (fo=2, routed)           0.090     2.057    M3/XLXI_1/buffer[17]
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.028     2.085 r  M3/XLXI_1/buffer_16_rstpot/O
                         net (fo=1, routed)           0.000     2.085    M3/XLXI_1/buffer_16_rstpot
    SLICE_X8Y58          FDRE                                         r  M3/XLXI_1/buffer_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.853     2.326    M3/XLXI_1/clk
    SLICE_X8Y58          FDRE                                         r  M3/XLXI_1/buffer_16/C
                         clock pessimism             -0.448     1.878    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.087     1.965    M3/XLXI_1/buffer_16
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_8/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_7/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.665     1.899    M3/XLXI_1/clk
    SLICE_X3Y56          FDRE                                         r  M3/XLXI_1/buffer_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.100     1.999 r  M3/XLXI_1/buffer_8/Q
                         net (fo=2, routed)           0.090     2.089    M3/XLXI_1/buffer[8]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.028     2.117 r  M3/XLXI_1/buffer_7_rstpot/O
                         net (fo=1, routed)           0.000     2.117    M3/XLXI_1/buffer_7_rstpot
    SLICE_X2Y56          FDRE                                         r  M3/XLXI_1/buffer_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.885     2.358    M3/XLXI_1/clk
    SLICE_X2Y56          FDRE                                         r  M3/XLXI_1/buffer_7/C
                         clock pessimism             -0.448     1.910    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.087     1.997    M3/XLXI_1/buffer_7
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 M6/LED_P2S/buffer_10/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/buffer_9/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.600%)  route 0.102ns (44.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.661     1.895    M6/LED_P2S/clk
    SLICE_X1Y64          FDRE                                         r  M6/LED_P2S/buffer_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.100     1.995 r  M6/LED_P2S/buffer_10/Q
                         net (fo=2, routed)           0.102     2.097    M6/LED_P2S/buffer[10]
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.028     2.125 r  M6/LED_P2S/buffer_9_rstpot/O
                         net (fo=1, routed)           0.000     2.125    M6/LED_P2S/buffer_9_rstpot
    SLICE_X2Y64          FDRE                                         r  M6/LED_P2S/buffer_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.880     2.353    M6/LED_P2S/clk
    SLICE_X2Y64          FDRE                                         r  M6/LED_P2S/buffer_9/C
                         clock pessimism             -0.445     1.908    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.087     1.995    M6/LED_P2S/buffer_9
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line168/nolabel_line52/oData_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line168/btn_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.630%)  route 0.110ns (52.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.664     1.898    nolabel_line168/nolabel_line52/clk_100mhz_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  nolabel_line168/nolabel_line52/oData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.100     1.998 r  nolabel_line168/nolabel_line52/oData_reg[10]/Q
                         net (fo=2, routed)           0.110     2.108    nolabel_line168/p_0_in[2]
    SLICE_X4Y57          FDCE                                         r  nolabel_line168/btn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.883     2.356    nolabel_line168/clk_100mhz_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  nolabel_line168/btn_reg[2]/C
                         clock pessimism             -0.427     1.929    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.044     1.973    nolabel_line168/btn_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_14/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.282ns (79.995%)  route 0.071ns (20.005%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.686     1.920    M2/clk
    SLICE_X12Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.118     2.038 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.070     2.108    M2/counter1[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.220 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.220    M2/Mcount_counter1_cy[11]
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.272 r  M2/Mcount_counter1_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.272    M2/Result[14]
    SLICE_X13Y50         FDRE                                         r  M2/counter1_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.854     2.327    M2/clk
    SLICE_X13Y50         FDRE                                         r  M2/counter1_14/C
                         clock pessimism             -0.267     2.060    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.071     2.131    M2/counter1_14
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 M3/XLXI_1/shift_count_5/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/state_FSM_FFd1/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.332%)  route 0.068ns (31.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.663     1.897    M3/XLXI_1/clk
    SLICE_X2Y61          FDCE                                         r  M3/XLXI_1/shift_count_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.118     2.015 r  M3/XLXI_1/shift_count_5/Q
                         net (fo=4, routed)           0.068     2.083    M3/XLXI_1/shift_count[5]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.028     2.111 r  M3/XLXI_1/state_FSM_FFd1-In11/O
                         net (fo=1, routed)           0.000     2.111    M3/XLXI_1/state_FSM_FFd1-In
    SLICE_X3Y61          FDCE                                         r  M3/XLXI_1/state_FSM_FFd1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.883     2.356    M3/XLXI_1/clk
    SLICE_X3Y61          FDCE                                         r  M3/XLXI_1/state_FSM_FFd1/C
                         clock pessimism             -0.448     1.908    
    SLICE_X3Y61          FDCE (Hold_fdce_C_D)         0.061     1.969    M3/XLXI_1/state_FSM_FFd1
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line168/xpos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M5/disp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.777%)  route 0.105ns (51.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.663     1.897    nolabel_line168/clk_100mhz_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  nolabel_line168/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.100     1.997 r  nolabel_line168/xpos_reg[2]/Q
                         net (fo=3, routed)           0.105     2.102    M5/Data0[2]
    SLICE_X7Y58          FDRE                                         r  M5/disp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.883     2.356    M5/clk_100mhz_IBUF_BUFG
    SLICE_X7Y58          FDRE                                         r  M5/disp_data_reg[2]/C
                         clock pessimism             -0.445     1.911    
    SLICE_X7Y58          FDRE (Hold_fdre_C_D)         0.047     1.958    M5/disp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_37/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_36/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.656%)  route 0.111ns (46.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.664     1.898    M3/XLXI_1/clk
    SLICE_X4Y53          FDRE                                         r  M3/XLXI_1/buffer_37/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.100     1.998 r  M3/XLXI_1/buffer_37/Q
                         net (fo=2, routed)           0.111     2.108    M3/XLXI_1/buffer[37]
    SLICE_X3Y53          LUT6 (Prop_lut6_I2_O)        0.028     2.136 r  M3/XLXI_1/buffer_36_rstpot/O
                         net (fo=1, routed)           0.000     2.136    M3/XLXI_1/buffer_36_rstpot
    SLICE_X3Y53          FDRE                                         r  M3/XLXI_1/buffer_36/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.885     2.358    M3/XLXI_1/clk
    SLICE_X3Y53          FDRE                                         r  M3/XLXI_1/buffer_36/C
                         clock pessimism             -0.427     1.931    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.061     1.992    M3/XLXI_1/buffer_36
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_54/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_53/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.379%)  route 0.137ns (51.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.634     1.868    M3/XLXI_1/clk
    SLICE_X11Y55         FDRE                                         r  M3/XLXI_1/buffer_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.100     1.968 r  M3/XLXI_1/buffer_54/Q
                         net (fo=2, routed)           0.137     2.104    M3/XLXI_1/buffer[54]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.028     2.132 r  M3/XLXI_1/buffer_53_rstpot/O
                         net (fo=1, routed)           0.000     2.132    M3/XLXI_1/buffer_53_rstpot
    SLICE_X8Y55          FDRE                                         r  M3/XLXI_1/buffer_53/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.854     2.327    M3/XLXI_1/clk
    SLICE_X8Y55          FDRE                                         r  M3/XLXI_1/buffer_53/C
                         clock pessimism             -0.427     1.900    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.087     1.987    M3/XLXI_1/buffer_53
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_13/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.290ns (80.439%)  route 0.071ns (19.561%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.686     1.920    M2/clk
    SLICE_X12Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.118     2.038 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.070     2.108    M2/counter1[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.220 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.220    M2/Mcount_counter1_cy[11]
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.280 r  M2/Mcount_counter1_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.280    M2/Result[13]
    SLICE_X13Y50         FDRE                                         r  M2/counter1_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.854     2.327    M2/clk
    SLICE_X13Y50         FDRE                                         r  M2/counter1_13/C
                         clock pessimism             -0.267     2.060    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.071     2.131    M2/counter1_13
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X3Y58    nolabel_line168/nolabel_line44/clk1_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y62    nolabel_line168/nolabel_line44/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y63    nolabel_line168/nolabel_line44/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y63    nolabel_line168/nolabel_line44/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X6Y63    nolabel_line168/nolabel_line44/count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y62    nolabel_line168/nolabel_line44/count_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X6Y63    nolabel_line168/nolabel_line44/count_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X0Y60    nolabel_line168/nolabel_line44/i_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y56    M5/disp_data_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X3Y58    nolabel_line168/nolabel_line44/clk1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X0Y60    nolabel_line168/nolabel_line44/i_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y56    M5/disp_data_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X1Y58    nolabel_line168/nolabel_line52/i_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X6Y57    nolabel_line168/xpos_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y55    M5/disp_data_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y55    M5/disp_data_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y56    M5/disp_data_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X3Y56    M5/disp_data_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y57    nolabel_line168/btn_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y44    M1/clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y44    M1/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y46    M1/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y46    M1/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y46    M1/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y46    M1/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y47    M1/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y47    M1/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y45    M1/clkdiv_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X0Y45    M1/clkdiv_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.223ns (23.981%)  route 0.707ns (76.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.707     5.614    M61/rst
    SLICE_X1Y49          FDCE                                         f  M61/GPIOf0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  M61/GPIOf0_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X1Y49          FDCE (Recov_fdce_C_CLR)     -0.208     9.397    M61/GPIOf0_reg[5]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.223ns (24.185%)  route 0.699ns (75.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.699     5.606    M61/rst
    SLICE_X2Y49          FDCE                                         f  M61/GPIOf0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y49          FDCE                                         r  M61/GPIOf0_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X2Y49          FDCE (Recov_fdce_C_CLR)     -0.151     9.454    M61/GPIOf0_reg[4]
  -------------------------------------------------------------------
                         required time                          9.454    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.841%)  route 0.500ns (69.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.500     5.407    M61/rst
    SLICE_X1Y46          FDCE                                         f  M61/GPIOf0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.208     9.397    M61/GPIOf0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.841%)  route 0.500ns (69.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.500     5.407    M61/rst
    SLICE_X1Y46          FDCE                                         f  M61/GPIOf0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.208     9.397    M61/GPIOf0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.841%)  route 0.500ns (69.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.500     5.407    M61/rst
    SLICE_X1Y46          FDCE                                         f  M61/GPIOf0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.208     9.397    M61/GPIOf0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.841%)  route 0.500ns (69.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.500     5.407    M61/rst
    SLICE_X1Y46          FDCE                                         f  M61/GPIOf0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  M61/GPIOf0_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.208     9.397    M61/GPIOf0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.154%)  route 0.332ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.310ns = ( 9.310 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.332     5.240    M61/rst
    SLICE_X1Y44          FDCE                                         f  M61/GPIOf0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.547     9.310    M61/clk_100mhz_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  M61/GPIOf0_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.640    
                         clock uncertainty           -0.035     9.605    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.208     9.397    M61/GPIOf0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.223ns (41.193%)  route 0.318ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 9.309 - 5.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         0.318     5.226    M61/rst
    SLICE_X0Y43          FDCE                                         f  M61/GPIOf0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.546     9.309    M61/clk_100mhz_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  M61/GPIOf0_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.330     9.639    
                         clock uncertainty           -0.035     9.604    
    SLICE_X0Y43          FDCE (Recov_fdce_C_CLR)     -0.208     9.396    M61/GPIOf0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line168/nolabel_line44/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.223ns (10.626%)  route 1.876ns (89.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 14.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         1.876     6.783    nolabel_line168/nolabel_line44/rst
    SLICE_X6Y63          FDCE                                         f  nolabel_line168/nolabel_line44/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.371    14.134    nolabel_line168/nolabel_line44/clk_100mhz_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  nolabel_line168/nolabel_line44/count_reg[7]/C
                         clock pessimism              0.255    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.187    14.167    nolabel_line168/nolabel_line44/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line168/nolabel_line44/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz rise@10.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.223ns (10.626%)  route 1.876ns (89.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 14.134 - 10.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.681     4.684    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.223     4.907 f  M2/rst/Q
                         net (fo=140, routed)         1.876     6.783    nolabel_line168/nolabel_line44/rst
    SLICE_X6Y63          FDCE                                         f  nolabel_line168/nolabel_line44/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.371    14.134    nolabel_line168/nolabel_line44/clk_100mhz_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  nolabel_line168/nolabel_line44/count_reg[9]/C
                         clock pessimism              0.255    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.187    14.167    nolabel_line168/nolabel_line44/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.112%)  route 0.169ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.169     2.219    M1/rst
    SLICE_X0Y44          FDCE                                         f  M1/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  M1/clkdiv_reg[0]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.112%)  route 0.169ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.169     2.219    M1/rst
    SLICE_X0Y44          FDCE                                         f  M1/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  M1/clkdiv_reg[1]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.112%)  route 0.169ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.169     2.219    M1/rst
    SLICE_X0Y44          FDCE                                         f  M1/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  M1/clkdiv_reg[2]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.112%)  route 0.169ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.169     2.219    M1/rst
    SLICE_X0Y44          FDCE                                         f  M1/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  M1/clkdiv_reg[3]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y44          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[10]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.078%)  route 0.256ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.256     2.306    M1/rst
    SLICE_X0Y46          FDCE                                         f  M1/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  M1/clkdiv_reg[10]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y46          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[11]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.078%)  route 0.256ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.256     2.306    M1/rst
    SLICE_X0Y46          FDCE                                         f  M1/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  M1/clkdiv_reg[11]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y46          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[8]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.078%)  route 0.256ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.256     2.306    M1/rst
    SLICE_X0Y46          FDCE                                         f  M1/clkdiv_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  M1/clkdiv_reg[8]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y46          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[9]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.078%)  route 0.256ns (71.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.256     2.306    M1/rst
    SLICE_X0Y46          FDCE                                         f  M1/clkdiv_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y46          FDCE                                         r  M1/clkdiv_reg[9]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y46          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.485%)  route 0.264ns (72.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.264     2.314    M1/rst
    SLICE_X0Y45          FDCE                                         f  M1/clkdiv_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  M1/clkdiv_reg[4]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.485%)  route 0.264ns (72.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.716     1.950    M2/clk
    SLICE_X4Y43          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.100     2.050 f  M2/rst/Q
                         net (fo=140, routed)         0.264     2.314    M1/rst
    SLICE_X0Y45          FDCE                                         f  M1/clkdiv_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.957     2.430    M1/clk_100mhz_IBUF_BUFG
    SLICE_X0Y45          FDCE                                         r  M1/clkdiv_reg[5]/C
                         clock pessimism             -0.447     1.983    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.069     1.914    M1/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.400    





