
*** Running vivado
    with args -log emu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source emu.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source emu.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top emu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 185573
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:3]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_CPU_1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:3]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:4]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_CPU_2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:4]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:5]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_CPU_3' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:5]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:7]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_PPU_1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:7]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:8]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_PPU_2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:8]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:9]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_CLOCKGEN' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:9]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_PAL0' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:10]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_PAL0' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:10]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_PAL1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:11]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_PAL1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:11]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_PAL2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:12]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_PAL2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:12]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_PAL3' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:13]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_PAL3' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:13]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:14]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_LOOPY' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:14]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:15]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_OAMEVAL' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:15]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:17]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_APU_TOP' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:17]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:18]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_APU_DMC1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:18]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:19]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_APU_DMC2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:19]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:20]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_APU_FCT' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:20]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_TOP' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:22]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_TOP' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:22]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_EXT' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:24]
WARNING: [Synth 8-11067] parameter 'SSREG_DEFAULT_EXT' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:24]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_MAP1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:27]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_MAP2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:28]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_MAP3' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:29]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_MAP4' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:30]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_MAP5' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:31]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_MAP6' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:32]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_L2MAP1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:35]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_SNDMAP1' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:38]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_SNDMAP2' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:39]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_SNDMAP3' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:40]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_SNDMAP4' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:41]
WARNING: [Synth 8-11067] parameter 'SSREG_INDEX_SNDMAP5' declared inside package 'regs_savestates' shall be treated as localparam [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/regs_savestates.sv:42]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:62]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:69]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:70]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:71]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:72]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:73]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:74]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:75]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:76]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:77]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:175]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:180]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:181]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:182]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:183]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:184]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:185]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:186]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:187]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:188]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:189]
WARNING: [Synth 8-6901] identifier 'prg_aout' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:35]
WARNING: [Synth 8-6901] identifier 'prg_dout' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:36]
WARNING: [Synth 8-6901] identifier 'prg_allow' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:37]
WARNING: [Synth 8-6901] identifier 'chr_aout' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:38]
WARNING: [Synth 8-6901] identifier 'chr_allow' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:39]
WARNING: [Synth 8-6901] identifier 'vram_a10' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:40]
WARNING: [Synth 8-6901] identifier 'vram_ce' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:41]
WARNING: [Synth 8-6901] identifier 'irq' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:42]
WARNING: [Synth 8-6901] identifier 'flags_out' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:43]
WARNING: [Synth 8-6901] identifier 'audio' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:44]
WARNING: [Synth 8-6901] identifier 'diskside' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:45]
WARNING: [Synth 8-6901] identifier 'prg_bus_write' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:53]
WARNING: [Synth 8-6901] identifier 'diskend' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:101]
WARNING: [Synth 8-6901] identifier 'diskend' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:296]
INFO: [Synth 8-11241] undeclared symbol 'audio_exp', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:470]
WARNING: [Synth 8-8895] 'audio_exp' is already implicitly declared on line 470 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:473]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:29]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:30]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:31]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:44]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:45]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:46]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:47]
WARNING: [Synth 8-6901] identifier 'prg_aout' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:92]
WARNING: [Synth 8-6901] identifier 'prg_dout' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:93]
WARNING: [Synth 8-6901] identifier 'prg_allow' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:94]
WARNING: [Synth 8-6901] identifier 'chr_aout' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:95]
WARNING: [Synth 8-6901] identifier 'chr_allow' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:96]
WARNING: [Synth 8-6901] identifier 'vram_a10' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:97]
WARNING: [Synth 8-6901] identifier 'vram_ce' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:98]
WARNING: [Synth 8-6901] identifier 'irq' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:99]
WARNING: [Synth 8-6901] identifier 'flags_out' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:100]
WARNING: [Synth 8-6901] identifier 'prg_bus_write' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:110]
WARNING: [Synth 8-6901] identifier 'irq_pending' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:143]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:161]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:162]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:163]
WARNING: [Synth 8-6901] identifier 'SS_MAP1' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:164]
WARNING: [Synth 8-6901] identifier 'SS_MAP2' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:165]
WARNING: [Synth 8-6901] identifier 'SS_MAP2' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:166]
WARNING: [Synth 8-6901] identifier 'SS_MAP2' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:167]
WARNING: [Synth 8-6901] identifier 'SS_MAP2' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:168]
WARNING: [Synth 8-6901] identifier 'SS_MAP3' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:169]
WARNING: [Synth 8-6901] identifier 'SS_MAP3' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:170]
WARNING: [Synth 8-6901] identifier 'SS_MAP3' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:171]
WARNING: [Synth 8-6901] identifier 'SS_MAP3' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:172]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:173]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:174]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:175]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:176]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:177]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:178]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:179]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:180]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:181]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:182]
WARNING: [Synth 8-6901] identifier 'SS_MAP4' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:183]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:184]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:185]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:186]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:187]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:188]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:189]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:190]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:191]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:192]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:193]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:194]
WARNING: [Synth 8-6901] identifier 'SS_MAP5' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:195]
WARNING: [Synth 8-6901] identifier 'SS_MAP6' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:196]
WARNING: [Synth 8-6901] identifier 'SS_MAP6' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:197]
WARNING: [Synth 8-6901] identifier 'SS_MAP6' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:198]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:277]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:278]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:279]
WARNING: [Synth 8-6901] identifier 'SS_MAP1_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:280]
WARNING: [Synth 8-6901] identifier 'SS_MAP2_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:281]
WARNING: [Synth 8-6901] identifier 'SS_MAP2_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:282]
WARNING: [Synth 8-6901] identifier 'SS_MAP2_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:283]
WARNING: [Synth 8-6901] identifier 'SS_MAP2_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:284]
WARNING: [Synth 8-6901] identifier 'SS_MAP3_BACK' is used before its declaration [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:285]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:318]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:157]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:173]
INFO: [Synth 8-11241] undeclared symbol 'exp_out', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:225]
WARNING: [Synth 8-8895] 'exp_out' is already implicitly declared on line 225 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:240]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:626]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:634]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:644]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:790]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:798]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:112]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:432]
INFO: [Synth 8-11241] undeclared symbol 'vrc6sq1_out', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1104]
INFO: [Synth 8-11241] undeclared symbol 'vrc6sq2_out', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1105]
INFO: [Synth 8-11241] undeclared symbol 'vrc6saw_out', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1106]
WARNING: [Synth 8-8895] 'vrc6sq1_out' is already implicitly declared on line 1104 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1119]
WARNING: [Synth 8-8895] 'vrc6sq2_out' is already implicitly declared on line 1105 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1120]
WARNING: [Synth 8-8895] 'vrc6saw_out' is already implicitly declared on line 1106 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1121]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1483]
INFO: [Synth 8-11241] undeclared symbol 'mmc5_audio', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:427]
INFO: [Synth 8-11241] undeclared symbol 'mmc5_data', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:430]
INFO: [Synth 8-11241] undeclared symbol 'ss5b_audio', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:880]
INFO: [Synth 8-11241] undeclared symbol 'vrc6_audio', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1677]
INFO: [Synth 8-11241] undeclared symbol 'vrc7_audio', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1715]
INFO: [Synth 8-11241] undeclared symbol 'n163_audio', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1746]
INFO: [Synth 8-11241] undeclared symbol 'n163_data', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1749]
INFO: [Synth 8-11241] undeclared symbol 'fds_audio', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2139]
INFO: [Synth 8-11241] undeclared symbol 'fds_data', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2143]
WARNING: [Synth 8-8895] 'ss5b_audio' is already implicitly declared on line 880 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2192]
WARNING: [Synth 8-8895] 'n163_audio' is already implicitly declared on line 1746 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2211]
WARNING: [Synth 8-8895] 'n163_data' is already implicitly declared on line 1749 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2212]
WARNING: [Synth 8-8895] 'mmc5_audio' is already implicitly declared on line 427 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2240]
WARNING: [Synth 8-8895] 'mmc5_data' is already implicitly declared on line 430 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2241]
WARNING: [Synth 8-8895] 'fds_audio' is already implicitly declared on line 2139 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2262]
WARNING: [Synth 8-8895] 'fds_data' is already implicitly declared on line 2143 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2263]
WARNING: [Synth 8-8895] 'vrc7_audio' is already implicitly declared on line 1715 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2276]
WARNING: [Synth 8-8895] 'vrc6_audio' is already implicitly declared on line 1677 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2288]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:207]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:549]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:645]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:763]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:992]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:1261]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:93]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:292]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:301]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:315]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:578]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:588]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:602]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:775]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1056]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1066]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1080]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1464]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2257]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2380]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2461]
WARNING: [Synth 8-9926] potential always loop found [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2494]
INFO: [Synth 8-11241] undeclared symbol 'oam_bus', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1252]
INFO: [Synth 8-11241] undeclared symbol 'sprite_overflow', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1257]
INFO: [Synth 8-11241] undeclared symbol 'obj0_on_line', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1258]
WARNING: [Synth 8-8895] 'oam_bus' is already implicitly declared on line 1252 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1276]
WARNING: [Synth 8-8895] 'sprite_overflow' is already implicitly declared on line 1257 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1277]
WARNING: [Synth 8-8895] 'obj0_on_line' is already implicitly declared on line 1258 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1278]
WARNING: [Synth 8-10180] variable 'alt' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/savestate_ui.sv:40]
INFO: [Synth 8-11241] undeclared symbol 'VGA_SCALER', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:144]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2201376898; using -2093590398 instead [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:469]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2537933971; using -1757033325 instead [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:469]
INFO: [Synth 8-11241] undeclared symbol 'reset_nes', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:599]
INFO: [Synth 8-11241] undeclared symbol 'piano', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:599]
INFO: [Synth 8-11241] undeclared symbol 'reticle', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:621]
INFO: [Synth 8-11241] undeclared symbol 'light', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:622]
INFO: [Synth 8-11241] undeclared symbol 'trigger', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:623]
WARNING: [Synth 8-8895] 'piano' is already implicitly declared on line 599 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:686]
WARNING: [Synth 8-8895] 'reset_nes' is already implicitly declared on line 599 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:733]
WARNING: [Synth 8-8895] 'trigger' is already implicitly declared on line 623 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:743]
WARNING: [Synth 8-8895] 'light' is already implicitly declared on line 622 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:744]
INFO: [Synth 8-11241] undeclared symbol 'gg_code', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:786]
INFO: [Synth 8-11241] undeclared symbol 'gg_avail', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:788]
INFO: [Synth 8-11241] undeclared symbol 'emphasis', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:798]
INFO: [Synth 8-11241] undeclared symbol 'fds_busy', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:809]
INFO: [Synth 8-11241] undeclared symbol 'max_diskside', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:812]
INFO: [Synth 8-11241] undeclared symbol 'cpu_addr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:815]
INFO: [Synth 8-11241] undeclared symbol 'cpu_read', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:816]
INFO: [Synth 8-11241] undeclared symbol 'cpu_write', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:817]
INFO: [Synth 8-11241] undeclared symbol 'cpu_dout', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:818]
INFO: [Synth 8-11241] undeclared symbol 'cpu_din', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:819]
INFO: [Synth 8-11241] undeclared symbol 'ppu_addr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:820]
INFO: [Synth 8-11241] undeclared symbol 'ppu_read', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:821]
INFO: [Synth 8-11241] undeclared symbol 'ppu_write', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:822]
INFO: [Synth 8-11241] undeclared symbol 'ppu_dout', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:823]
INFO: [Synth 8-11241] undeclared symbol 'ppu_din', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:824]
INFO: [Synth 8-11241] undeclared symbol 'save_written', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:835]
INFO: [Synth 8-11241] undeclared symbol 'mapper_has_savestate', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:838]
INFO: [Synth 8-11241] undeclared symbol 'ss_save', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:840]
INFO: [Synth 8-11241] undeclared symbol 'ss_load', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:841]
INFO: [Synth 8-11241] undeclared symbol 'ss_slot', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:842]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_SDRAMAddr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:845]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_SDRAMRdEn', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:846]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_SDRAMWrEn', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:847]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_SDRAMWriteData', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:848]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_SDRAMReadData', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:849]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:851]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:852]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:853]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:854]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_Dout', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:855]
INFO: [Synth 8-11241] undeclared symbol 'savestate_load', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:856]
INFO: [Synth 8-11241] undeclared symbol 'ss_din', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:858]
INFO: [Synth 8-11241] undeclared symbol 'ss_dout', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:859]
INFO: [Synth 8-11241] undeclared symbol 'ss_addr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:860]
INFO: [Synth 8-11241] undeclared symbol 'ss_rnw', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:861]
INFO: [Synth 8-11241] undeclared symbol 'ss_req', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:862]
INFO: [Synth 8-11241] undeclared symbol 'ss_be', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:863]
INFO: [Synth 8-11241] undeclared symbol 'ss_ack', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:864]
WARNING: [Synth 8-8895] 'cpu_addr' is already implicitly declared on line 815 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:867]
WARNING: [Synth 8-8895] 'ppu_addr' is already implicitly declared on line 820 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:868]
WARNING: [Synth 8-8895] 'cpu_read' is already implicitly declared on line 816 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:869]
WARNING: [Synth 8-8895] 'cpu_write' is already implicitly declared on line 817 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:869]
WARNING: [Synth 8-8895] 'ppu_read' is already implicitly declared on line 821 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:869]
WARNING: [Synth 8-8895] 'ppu_write' is already implicitly declared on line 822 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:869]
WARNING: [Synth 8-8895] 'cpu_dout' is already implicitly declared on line 818 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:870]
WARNING: [Synth 8-8895] 'cpu_din' is already implicitly declared on line 819 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:870]
WARNING: [Synth 8-8895] 'ppu_dout' is already implicitly declared on line 823 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:870]
WARNING: [Synth 8-8895] 'ppu_din' is already implicitly declared on line 824 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:870]
WARNING: [Synth 8-8895] 'emphasis' is already implicitly declared on line 798 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:872]
WARNING: [Synth 8-8895] 'save_written' is already implicitly declared on line 835 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1049]
WARNING: [Synth 8-8895] 'reticle' is already implicitly declared on line 621 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1098]
WARNING: [Synth 8-8895] 'gg_code' is already implicitly declared on line 786 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1141]
WARNING: [Synth 8-8895] 'gg_avail' is already implicitly declared on line 788 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1142]
WARNING: [Synth 8-8895] 'max_diskside' is already implicitly declared on line 812 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1182]
WARNING: [Synth 8-8895] 'fds_busy' is already implicitly declared on line 809 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1198]
WARNING: [Synth 8-8895] 'ss_dout' is already implicitly declared on line 859 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1253]
WARNING: [Synth 8-8895] 'ss_din' is already implicitly declared on line 858 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1253]
WARNING: [Synth 8-8895] 'ss_addr' is already implicitly declared on line 860 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1254]
WARNING: [Synth 8-8895] 'ss_be' is already implicitly declared on line 863 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1255]
WARNING: [Synth 8-8895] 'ss_rnw' is already implicitly declared on line 861 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1256]
WARNING: [Synth 8-8895] 'ss_req' is already implicitly declared on line 862 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1256]
WARNING: [Synth 8-8895] 'ss_ack' is already implicitly declared on line 864 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1256]
WARNING: [Synth 8-8895] 'Savestate_SDRAMAddr' is already implicitly declared on line 845 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1258]
WARNING: [Synth 8-8895] 'Savestate_SDRAMRdEn' is already implicitly declared on line 846 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1259]
WARNING: [Synth 8-8895] 'Savestate_SDRAMWrEn' is already implicitly declared on line 847 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1260]
WARNING: [Synth 8-8895] 'Savestate_SDRAMWriteData' is already implicitly declared on line 848 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1261]
WARNING: [Synth 8-8895] 'Savestate_SDRAMReadData' is already implicitly declared on line 849 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1262]
WARNING: [Synth 8-8895] 'SaveStateBus_Din' is already implicitly declared on line 851 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1264]
WARNING: [Synth 8-8895] 'SaveStateBus_Adr' is already implicitly declared on line 852 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1265]
WARNING: [Synth 8-8895] 'SaveStateBus_wren' is already implicitly declared on line 853 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1266]
WARNING: [Synth 8-8895] 'SaveStateBus_rst' is already implicitly declared on line 854 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1267]
WARNING: [Synth 8-8895] 'SaveStateBus_Dout' is already implicitly declared on line 855 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1268]
WARNING: [Synth 8-8895] 'savestate_load' is already implicitly declared on line 856 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1269]
WARNING: [Synth 8-8895] 'ss_slot' is already implicitly declared on line 842 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1310]
WARNING: [Synth 8-8895] 'ss_save' is already implicitly declared on line 840 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1312]
WARNING: [Synth 8-8895] 'ss_load' is already implicitly declared on line 841 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1312]
WARNING: [Synth 8-8895] 'mapper_has_savestate' is already implicitly declared on line 838 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1313]
WARNING: [Synth 8-10180] variable 'timeout' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:311]
WARNING: [Synth 8-10180] variable 'pald' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:450]
WARNING: [Synth 8-10180] variable 'pald2' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:450]
WARNING: [Synth 8-10180] variable 'state' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:451]
WARNING: [Synth 8-10180] variable 'num' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:629]
WARNING: [Synth 8-10180] variable 'cnt' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:716]
WARNING: [Synth 8-10180] variable 'old_load' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1206]
WARNING: [Synth 8-10180] variable 'old_save' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1206]
WARNING: [Synth 8-10180] variable 'old_downloading' must explicitly be declared as automatic or static [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1207]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_Din', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:418]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_Adr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:419]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_wren', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:420]
INFO: [Synth 8-11241] undeclared symbol 'SaveStateBus_rst', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:421]
INFO: [Synth 8-11241] undeclared symbol 'loading_savestate', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:422]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_OAMAddr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:587]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_OAMRdEn', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:588]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_OAMWrEn', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:589]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_OAMWriteData', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:590]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_OAMReadData', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:591]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_MAPRAMactive', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:675]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_MAPRAMAddr', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:676]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_MAPRAMRdEn', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:677]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_MAPRAMWrEn', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:678]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_MAPRAMWriteData', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:679]
INFO: [Synth 8-11241] undeclared symbol 'Savestate_MAPRAMReadData', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:680]
WARNING: [Synth 8-8895] 'SaveStateBus_Din' is already implicitly declared on line 418 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:758]
WARNING: [Synth 8-8895] 'SaveStateBus_Adr' is already implicitly declared on line 419 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:759]
WARNING: [Synth 8-8895] 'SaveStateBus_wren' is already implicitly declared on line 420 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:760]
WARNING: [Synth 8-8895] 'SaveStateBus_rst' is already implicitly declared on line 421 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:760]
WARNING: [Synth 8-8895] 'loading_savestate' is already implicitly declared on line 422 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:785]
WARNING: [Synth 8-8895] 'Savestate_OAMAddr' is already implicitly declared on line 587 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:795]
WARNING: [Synth 8-8895] 'Savestate_OAMRdEn' is already implicitly declared on line 588 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:796]
WARNING: [Synth 8-8895] 'Savestate_OAMWrEn' is already implicitly declared on line 589 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:797]
WARNING: [Synth 8-8895] 'Savestate_OAMWriteData' is already implicitly declared on line 590 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:798]
WARNING: [Synth 8-8895] 'Savestate_OAMReadData' is already implicitly declared on line 591 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:799]
WARNING: [Synth 8-8895] 'Savestate_MAPRAMactive' is already implicitly declared on line 675 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:801]
WARNING: [Synth 8-8895] 'Savestate_MAPRAMAddr' is already implicitly declared on line 676 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:802]
WARNING: [Synth 8-8895] 'Savestate_MAPRAMRdEn' is already implicitly declared on line 677 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:803]
WARNING: [Synth 8-8895] 'Savestate_MAPRAMWrEn' is already implicitly declared on line 678 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:804]
WARNING: [Synth 8-8895] 'Savestate_MAPRAMWriteData' is already implicitly declared on line 679 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:805]
WARNING: [Synth 8-8895] 'Savestate_MAPRAMReadData' is already implicitly declared on line 680 [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:806]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1020]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1024]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1025]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1026]
INFO: [Synth 8-11241] undeclared symbol 'dbg_poc', assumed default net type 'wire' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1080]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1968.883 ; gain = 370.770 ; free physical = 3376 ; free virtual = 12791
Synthesis current peak Physical Memory [PSS] (MB): peak = 1439.685; parent = 1229.518; children = 210.167
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2994.773; parent = 1991.699; children = 1003.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'emu' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:461]
INFO: [Synth 8-6157] synthesizing module 'miraclepiano' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:28]
INFO: [Synth 8-6157] synthesizing module 'midi_uart' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'midi_uart' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'miraclepiano' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:28]
INFO: [Synth 8-6157] synthesizing module 'zapper' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/zapper.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'zapper' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/zapper.sv:4]
INFO: [Synth 8-6157] synthesizing module 'GameLoader' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1346]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1488]
INFO: [Synth 8-6155] done synthesizing module 'GameLoader' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1346]
INFO: [Synth 8-6157] synthesizing module 'NES' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:72]
INFO: [Synth 8-6157] synthesizing module 'ClockGen' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'ClockGen' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:171]
WARNING: [Synth 8-7071] port 'end_of_line' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'at_last_cycle_group' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'exiting_vblank' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'entering_vblank' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'is_pre_render' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'is_vbe_sl' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'SaveStateBus_Din' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'SaveStateBus_Adr' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'SaveStateBus_wren' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'SaveStateBus_rst' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7071] port 'SaveStateBus_Dout' of module 'ClockGen' is unconnected for instance 'clockgen_pause' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
WARNING: [Synth 8-7023] instance 'clockgen_pause' of module 'ClockGen' has 21 connections declared, but only 10 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:363]
INFO: [Synth 8-638] synthesizing module 'T65' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65.vhd:176]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 0 - type: integer 
	Parameter def bound to: 64'b1110000001100100000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 1 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000010010000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized0' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 2 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized1' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'T65_MCode' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65_MCode.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65_MCode.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'T65_MCode' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65_MCode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'T65_ALU' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65_ALU' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65_ALU.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'T65' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/t65/T65.vhd:176]
WARNING: [Synth 8-689] width (32) of port connection 'mode' does not match port width (2) of module 'T65' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:399]
WARNING: [Synth 8-689] width (32) of port connection 'bcd_en' does not match port width (1) of module 'T65' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:400]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (24) of module 'T65' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:411]
INFO: [Synth 8-6157] synthesizing module 'DmaController' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DmaController' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:21]
INFO: [Synth 8-6157] synthesizing module 'APU' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:869]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized2' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 24 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized2' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6157] synthesizing module 'SquareChan' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:117]
INFO: [Synth 8-6157] synthesizing module 'LenCounterUnit' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LenCounterUnit' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'EnvelopeUnit' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'EnvelopeUnit' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'SquareChan' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:117]
WARNING: [Synth 8-7071] port 'allow_us' of module 'SquareChan' is unconnected for instance 'Squ2' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:1028]
WARNING: [Synth 8-7023] instance 'Squ2' of module 'SquareChan' has 19 connections declared, but only 18 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:1028]
INFO: [Synth 8-6157] synthesizing module 'TriangleChan' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:266]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:344]
INFO: [Synth 8-6155] done synthesizing module 'TriangleChan' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:266]
INFO: [Synth 8-6157] synthesizing module 'NoiseChan' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:375]
INFO: [Synth 8-6155] done synthesizing module 'NoiseChan' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:375]
INFO: [Synth 8-6157] synthesizing module 'DmcChan' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:486]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'DmcChan' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:486]
INFO: [Synth 8-6157] synthesizing module 'APUMixer' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:1160]
INFO: [Synth 8-6155] done synthesizing module 'APUMixer' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:1160]
INFO: [Synth 8-6157] synthesizing module 'FrameCtr' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:722]
INFO: [Synth 8-6155] done synthesizing module 'FrameCtr' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:722]
INFO: [Synth 8-6155] done synthesizing module 'APU' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:869]
WARNING: [Synth 8-7071] port 'allow_us' of module 'APU' is unconnected for instance 'apu' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:467]
WARNING: [Synth 8-7023] instance 'apu' of module 'APU' has 27 connections declared, but only 26 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:467]
INFO: [Synth 8-6157] synthesizing module 'PPU' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1066]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized3' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 4 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized3' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized4' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 5 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized4' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6157] synthesizing module 'ClockGen__parameterized0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:171]
	Parameter USE_SAVESTATE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized5' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 6 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000101010010 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized5' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'ClockGen__parameterized0' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:171]
INFO: [Synth 8-6157] synthesizing module 'LoopyGen' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:10]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized6' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 11 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized6' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'LoopyGen' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'BgPainter' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:898]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:932]
INFO: [Synth 8-6155] done synthesizing module 'BgPainter' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:898]
INFO: [Synth 8-6157] synthesizing module 'OAMEval' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:413]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized7' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 12 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000111111111 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized7' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:548]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:558]
INFO: [Synth 8-6155] done synthesizing module 'OAMEval' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:413]
INFO: [Synth 8-6157] synthesizing module 'SpriteAddressGen' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:770]
INFO: [Synth 8-6155] done synthesizing module 'SpriteAddressGen' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:770]
INFO: [Synth 8-6157] synthesizing module 'SpriteAddressGenEx' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:825]
INFO: [Synth 8-6155] done synthesizing module 'SpriteAddressGenEx' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:825]
INFO: [Synth 8-6157] synthesizing module 'SpriteSet' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:348]
INFO: [Synth 8-6157] synthesizing module 'Sprite' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:309]
INFO: [Synth 8-6155] done synthesizing module 'Sprite' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:309]
INFO: [Synth 8-6155] done synthesizing module 'SpriteSet' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:348]
INFO: [Synth 8-6157] synthesizing module 'PixelMuxer' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:977]
INFO: [Synth 8-6155] done synthesizing module 'PixelMuxer' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:977]
INFO: [Synth 8-6157] synthesizing module 'PaletteRam' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:994]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized8' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 7 - type: integer 
	Parameter def bound to: 64'b0000000000001000000000000000100100000000000010000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized8' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized9' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 8 - type: integer 
	Parameter def bound to: 64'b0010000000111010000001000000000100000000000100000000001000000001 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized9' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized10' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 9 - type: integer 
	Parameter def bound to: 64'b0010110000000000000000000011010000000100000010000000001000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized10' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized11' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 10 - type: integer 
	Parameter def bound to: 64'b0000100000000010000101000000001100101100001001000000110100000001 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized11' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'PaletteRam' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:994]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1475]
INFO: [Synth 8-6155] done synthesizing module 'PPU' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/ppu.sv:1066]
WARNING: [Synth 8-6104] Input port 'sys_type' has an internal driver [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:557]
INFO: [Synth 8-6157] synthesizing module 'cart_top' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:18]
INFO: [Synth 8-6157] synthesizing module 'MMC0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'MMC0' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:4]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'MMC0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:95]
INFO: [Synth 8-6157] synthesizing module 'MMC1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:4]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized12' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 32 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized12' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'MMC1' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Mapper28' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:1081]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:1233]
INFO: [Synth 8-6155] done synthesizing module 'Mapper28' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:1081]
INFO: [Synth 8-6157] synthesizing module 'Mapper30' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:121]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'Mapper30' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:121]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper30' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:206]
INFO: [Synth 8-6157] synthesizing module 'Mapper32' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:716]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:746]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized13' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 33 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized13' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'Mapper32' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:632]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper32' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:244]
INFO: [Synth 8-6157] synthesizing module 'MMC2' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC2.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC2.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'MMC2' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC2.sv:4]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'MMC2' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:282]
INFO: [Synth 8-6157] synthesizing module 'MMC3' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:291]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:498]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:517]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:543]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized14' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 34 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized14' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'MMC3' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:291]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'MMC3' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:328]
INFO: [Synth 8-6157] synthesizing module 'MMC4' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC2.sv:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC2.sv:321]
INFO: [Synth 8-6155] done synthesizing module 'MMC4' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC2.sv:202]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'MMC4' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:370]
INFO: [Synth 8-6157] synthesizing module 'MMC5' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:3]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized15' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 35 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized15' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized16' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 36 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized16' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'MMC5' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:3]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'MMC5' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:411]
INFO: [Synth 8-6157] synthesizing module 'Mapper13' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'Mapper13' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:59]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper13' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:464]
INFO: [Synth 8-6157] synthesizing module 'Mapper15' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:4]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'Mapper15' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:4]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper15' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:495]
INFO: [Synth 8-6157] synthesizing module 'Mapper16' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:106]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:221]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:285]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:295]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:304]
INFO: [Synth 8-6157] synthesizing module 'EEPROM_24C0x' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:62]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized17' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 40 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized17' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'EEPROM_24C0x' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/EEPROM_24C0x.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Mapper16' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:106]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper16' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:529]
INFO: [Synth 8-6157] synthesizing module 'Mapper18' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:382]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:513]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:571]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:581]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:591]
INFO: [Synth 8-6155] done synthesizing module 'Mapper18' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:382]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper18' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:573]
INFO: [Synth 8-6157] synthesizing module 'Mapper34' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:362]
INFO: [Synth 8-6155] done synthesizing module 'Mapper34' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:362]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper34' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:611]
INFO: [Synth 8-6157] synthesizing module 'Mapper41' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1104]
INFO: [Synth 8-6155] done synthesizing module 'Mapper41' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1104]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper41' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:649]
INFO: [Synth 8-6157] synthesizing module 'Mapper42' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:801]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:860]
INFO: [Synth 8-6155] done synthesizing module 'Mapper42' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:801]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper42' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:680]
INFO: [Synth 8-6157] synthesizing module 'Mapper65' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:907]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1004]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1054]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1059]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1069]
INFO: [Synth 8-6155] done synthesizing module 'Mapper65' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:907]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper65' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:711]
INFO: [Synth 8-6157] synthesizing module 'Mapper66' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'Mapper66' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:237]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper66' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:750]
INFO: [Synth 8-6157] synthesizing module 'Mapper67' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:489]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:575]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:620]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:629]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:637]
INFO: [Synth 8-6155] done synthesizing module 'Mapper67' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:489]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper67' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:788]
INFO: [Synth 8-6157] synthesizing module 'Mapper68' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:671]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:783]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:792]
INFO: [Synth 8-6155] done synthesizing module 'Mapper68' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:671]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper68' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:826]
INFO: [Synth 8-6157] synthesizing module 'Mapper69' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:111]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:151]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:162]
INFO: [Synth 8-6155] done synthesizing module 'Mapper69' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:2]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper69' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:864]
INFO: [Synth 8-6157] synthesizing module 'Mapper71' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:468]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:543]
INFO: [Synth 8-6155] done synthesizing module 'Mapper71' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:468]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper71' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:902]
INFO: [Synth 8-6157] synthesizing module 'Mapper72' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1481]
INFO: [Synth 8-6155] done synthesizing module 'Mapper72' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1481]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper72' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:940]
INFO: [Synth 8-6157] synthesizing module 'Mapper77' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:572]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:643]
INFO: [Synth 8-6155] done synthesizing module 'Mapper77' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:572]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper77' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:978]
INFO: [Synth 8-6157] synthesizing module 'Mapper78' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:667]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:756]
INFO: [Synth 8-6155] done synthesizing module 'Mapper78' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:667]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper78' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1016]
INFO: [Synth 8-6157] synthesizing module 'Mapper79' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:779]
INFO: [Synth 8-6155] done synthesizing module 'Mapper79' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:779]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper79' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1055]
INFO: [Synth 8-6157] synthesizing module 'Mapper83' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2657]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2740]
INFO: [Synth 8-6155] done synthesizing module 'Mapper83' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2657]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper83' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1093]
INFO: [Synth 8-6157] synthesizing module 'Mapper89' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:881]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:971]
INFO: [Synth 8-6155] done synthesizing module 'Mapper89' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:881]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper89' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1124]
INFO: [Synth 8-6157] synthesizing module 'Mapper107' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:1013]
INFO: [Synth 8-6155] done synthesizing module 'Mapper107' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/generic.sv:1013]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper107' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1162]
INFO: [Synth 8-6157] synthesizing module 'Mapper111' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2558]
INFO: [Synth 8-6155] done synthesizing module 'Mapper111' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2558]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper111' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1193]
INFO: [Synth 8-6157] synthesizing module 'Mapper165' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:815]
INFO: [Synth 8-6155] done synthesizing module 'Mapper165' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:815]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper165' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1231]
INFO: [Synth 8-6157] synthesizing module 'Mapper218' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1176]
INFO: [Synth 8-6155] done synthesizing module 'Mapper218' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1176]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper218' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1266]
INFO: [Synth 8-6157] synthesizing module 'Mapper227' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1961]
INFO: [Synth 8-6155] done synthesizing module 'Mapper227' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1961]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper227' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1299]
INFO: [Synth 8-6157] synthesizing module 'Mapper228' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1230]
INFO: [Synth 8-6155] done synthesizing module 'Mapper228' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1230]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper228' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1330]
INFO: [Synth 8-6157] synthesizing module 'Mapper234' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1301]
INFO: [Synth 8-6155] done synthesizing module 'Mapper234' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1301]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper234' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1363]
INFO: [Synth 8-6157] synthesizing module 'Mapper246' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1377]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1450]
INFO: [Synth 8-6155] done synthesizing module 'Mapper246' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1377]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper246' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1394]
INFO: [Synth 8-6157] synthesizing module 'Rambo1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:176]
INFO: [Synth 8-6155] done synthesizing module 'Rambo1' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:4]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Rambo1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1425]
INFO: [Synth 8-6157] synthesizing module 'NesEvent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:213]
WARNING: [Synth 8-7071] port 'chr_read' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7071] port 'SaveStateBus_Din' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7071] port 'SaveStateBus_Adr' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7071] port 'SaveStateBus_wren' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7071] port 'SaveStateBus_rst' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7071] port 'SaveStateBus_load' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7071] port 'SaveStateBus_Dout' of module 'MMC1' is unconnected for instance 'mmc1_nesevent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-7023] instance 'mmc1_nesevent' of module 'MMC1' has 27 connections declared, but only 20 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:248]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'NesEvent' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:213]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'NesEvent' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1465]
INFO: [Synth 8-6157] synthesizing module 'VRC1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:72]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'VRC1' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:4]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'VRC1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1497]
INFO: [Synth 8-6157] synthesizing module 'VRC3' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:132]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:204]
INFO: [Synth 8-6155] done synthesizing module 'VRC3' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:132]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'VRC3' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1535]
INFO: [Synth 8-6157] synthesizing module 'VRC24' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:265]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:362]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:403]
INFO: [Synth 8-6157] synthesizing module 'vrcIRQ' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:896]
INFO: [Synth 8-6155] done synthesizing module 'vrcIRQ' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:896]
INFO: [Synth 8-6155] done synthesizing module 'VRC24' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:265]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'VRC24' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1573]
INFO: [Synth 8-6157] synthesizing module 'VRC5' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1424]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1468]
INFO: [Synth 8-6155] done synthesizing module 'VRC5' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1296]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'VRC5' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1611]
INFO: [Synth 8-6157] synthesizing module 'VRC6' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:477]
INFO: [Synth 8-6157] synthesizing module 'MAPVRC6' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:705]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:786]
INFO: [Synth 8-6155] done synthesizing module 'MAPVRC6' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:705]
INFO: [Synth 8-6155] done synthesizing module 'VRC6' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:477]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'VRC6' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1661]
INFO: [Synth 8-6157] synthesizing module 'VRC7' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:580]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:653]
WARNING: [Synth 8-7071] port 'SaveStateBus_Din' of module 'vrcIRQ' is unconnected for instance 'vrc7irq' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
WARNING: [Synth 8-7071] port 'SaveStateBus_Adr' of module 'vrcIRQ' is unconnected for instance 'vrc7irq' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
WARNING: [Synth 8-7071] port 'SaveStateBus_wren' of module 'vrcIRQ' is unconnected for instance 'vrc7irq' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
WARNING: [Synth 8-7071] port 'SaveStateBus_rst' of module 'vrcIRQ' is unconnected for instance 'vrc7irq' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
WARNING: [Synth 8-7071] port 'SaveStateBus_load' of module 'vrcIRQ' is unconnected for instance 'vrc7irq' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
WARNING: [Synth 8-7071] port 'SaveStateBus_Dout' of module 'vrcIRQ' is unconnected for instance 'vrc7irq' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
WARNING: [Synth 8-7023] instance 'vrc7irq' of module 'vrcIRQ' has 16 connections declared, but only 10 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:698]
INFO: [Synth 8-6155] done synthesizing module 'VRC7' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:580]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'VRC7' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1699]
INFO: [Synth 8-6157] synthesizing module 'N163' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MAPN163' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:114]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:196]
INFO: [Synth 8-6155] done synthesizing module 'MAPN163' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'N163' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:3]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'N163' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1730]
INFO: [Synth 8-6157] synthesizing module 'Mapper162' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1585]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1636]
INFO: [Synth 8-6155] done synthesizing module 'Mapper162' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1585]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper162' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1770]
INFO: [Synth 8-6157] synthesizing module 'Nanjing' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1737]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1810]
INFO: [Synth 8-6155] done synthesizing module 'Nanjing' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1737]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Nanjing' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1801]
INFO: [Synth 8-6157] synthesizing module 'Mapper164' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1667]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1716]
INFO: [Synth 8-6155] done synthesizing module 'Mapper164' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1667]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper164' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1835]
INFO: [Synth 8-6157] synthesizing module 'Sachen8259' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sachen.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'Sachen8259' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sachen.sv:5]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Sachen8259' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1867]
INFO: [Synth 8-6157] synthesizing module 'SachenJV001' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sachen.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'SachenJV001' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sachen.sv:184]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'SachenJV001' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'SachenNROM' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sachen.sv:334]
INFO: [Synth 8-6155] done synthesizing module 'SachenNROM' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sachen.sv:334]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'SachenNROM' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1944]
INFO: [Synth 8-6157] synthesizing module 'JYCompany' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:200]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:3]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized18' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 37 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized18' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'JYCompany' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:58]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'JYCompany' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:1978]
INFO: [Synth 8-6157] synthesizing module 'Mapper91' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2866]
INFO: [Synth 8-6155] done synthesizing module 'Mapper91' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2866]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper91' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2021]
INFO: [Synth 8-6157] synthesizing module 'Mapper225' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1875]
INFO: [Synth 8-6155] done synthesizing module 'Mapper225' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1875]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper225' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2053]
INFO: [Synth 8-6157] synthesizing module 'Mapper413' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:996]
INFO: [Synth 8-6155] done synthesizing module 'Mapper413' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC3.sv:996]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'Mapper413' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2086]
INFO: [Synth 8-6157] synthesizing module 'MapperFDS' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'MapperFDS' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:3]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'MapperFDS' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2123]
INFO: [Synth 8-6157] synthesizing module 'NSF' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2069]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2248]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2344]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2448]
WARNING: [Synth 8-85] always block has no event control specified [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2474]
INFO: [Synth 8-6155] done synthesizing module 'NSF' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:2069]
WARNING: [Synth 8-689] width (64) of port connection 'flags' does not match port width (32) of module 'NSF' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:2163]
INFO: [Synth 8-6157] synthesizing module 'SS5b_mixed' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:200]
INFO: [Synth 8-6157] synthesizing module 'SS5b_audio' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:249]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized19' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 48 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized19' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized20' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 49 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized20' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized21' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 50 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized21' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized22' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 51 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized22' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'SS5b_audio' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:249]
INFO: [Synth 8-6155] done synthesizing module 'SS5b_mixed' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Sunsoft.sv:200]
INFO: [Synth 8-6157] synthesizing module 'namco163_mixed' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:370]
INFO: [Synth 8-6157] synthesizing module 'namco163_sound' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:454]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:583]
INFO: [Synth 8-6155] done synthesizing module 'namco163_sound' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:454]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized23' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 52 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized23' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-6155] done synthesizing module 'namco163_mixed' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:370]
INFO: [Synth 8-6157] synthesizing module 'mmc5_mixed' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:697]
WARNING: [Synth 8-7071] port 'cold_reset' of module 'APU' is unconnected for instance 'mmc5apu' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:744]
WARNING: [Synth 8-7071] port 'allow_us' of module 'APU' is unconnected for instance 'mmc5apu' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:744]
WARNING: [Synth 8-7071] port 'PAL' of module 'APU' is unconnected for instance 'mmc5apu' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:744]
WARNING: [Synth 8-7023] instance 'mmc5apu' of module 'APU' has 27 connections declared, but only 24 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:744]
INFO: [Synth 8-6155] done synthesizing module 'mmc5_mixed' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:697]
INFO: [Synth 8-6157] synthesizing module 'fds_mixed' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:448]
INFO: [Synth 8-6157] synthesizing module 'fds_audio' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:519]
INFO: [Synth 8-226] default block is never used [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:612]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:705]
INFO: [Synth 8-6155] done synthesizing module 'fds_audio' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:519]
INFO: [Synth 8-6155] done synthesizing module 'fds_mixed' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:448]
INFO: [Synth 8-6157] synthesizing module 'vrc7_mixed' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1024]
INFO: [Synth 8-6155] done synthesizing module 'vrc7_mixed' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1024]
INFO: [Synth 8-6157] synthesizing module 'vrc6_mixed' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1077]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1199]
INFO: [Synth 8-6155] done synthesizing module 'vrc6sound' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1136]
INFO: [Synth 8-6155] done synthesizing module 'vrc6_mixed' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1077]
INFO: [Synth 8-6155] done synthesizing module 'cart_top' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:18]
WARNING: [Synth 8-689] width (21) of port connection 'prg_mask' does not match port width (10) of module 'cart_top' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:645]
WARNING: [Synth 8-689] width (20) of port connection 'chr_mask' does not match port width (10) of module 'cart_top' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:646]
INFO: [Synth 8-6155] done synthesizing module 'CODES' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cheatcodes.sv:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'savestates' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/savestates.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'savestates' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/savestates.vhd:52]
INFO: [Synth 8-638] synthesizing module 'statemanager' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/statemanager.vhd:33]
	Parameter Softmap_SaveState_ADDR bound to: 58720256 - type: integer 
	Parameter Softmap_Rewind_ADDR bound to: 33554432 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'statemanager' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/statemanager.vhd:33]
WARNING: [Synth 8-7071] port 'state_loaded' of module 'NES' is unconnected for instance 'nes' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:776]
WARNING: [Synth 8-7023] instance 'nes' of module 'NES' has 76 connections declared, but only 75 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:776]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MIG_7SERIES_0_IODELAY_MIG0 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: SINGLE_ENDED - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter SYSCLK_TYPE bound to: SINGLE_ENDED - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter SYSCLK_TYPE bound to: SINGLE_ENDED - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 7 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 6.664000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 14.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 4.999000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: MIG_7SERIES_0_IODELAY_MIG0 - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 197500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111110001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000110111000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-226] default block is never used [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-226] default block is never used [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5303]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_2_memc_ui_top_std' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1080]
WARNING: [Synth 8-689] width (13) of port connection 'ddr2_addr' does not match port width (14) of module 'mig_7series_0' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/sources_1/imports/fpga/mem_example.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/sources_1/imports/fpga/mem_example.v:213]
WARNING: [Synth 8-689] width (8) of port connection 'data_out' does not match port width (64) of module 'mem_example' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:981]
WARNING: [Synth 8-689] width (8) of port connection 'data_out' does not match port width (64) of module 'mem_example' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1012]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:1068]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/video.sv:224]
INFO: [Synth 8-638] synthesizing module 'eReg_SavestateV__parameterized24' [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
	Parameter Adr bound to: 28 - type: integer 
	Parameter def bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'eReg_SavestateV__parameterized24' (0#1) [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/bus_savestates.vhd:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/savestate_ui.sv:63]
WARNING: [Synth 8-6014] Unused sequential element tdataw_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:140]
WARNING: [Synth 8-6014] Unused sequential element joypad_bits_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:147]
WARNING: [Synth 8-3848] Net rdatar in module/entity miraclepiano does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:49]
WARNING: [Synth 8-3848] Net tdatar in module/entity miraclepiano does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/miracle.sv:59]
WARNING: [Synth 8-3848] Net SS_DMC2 in module/entity DmcChan does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:520]
WARNING: [Synth 8-3848] Net SS_DMC1 in module/entity DmcChan does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:518]
WARNING: [Synth 8-3848] Net SaveStateBus_wired_or[0] in module/entity DmcChan does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:515]
WARNING: [Synth 8-3848] Net SaveStateBus_wired_or[1] in module/entity DmcChan does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:515]
WARNING: [Synth 8-3848] Net SS_FCT in module/entity FrameCtr does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:749]
WARNING: [Synth 8-3848] Net SaveStateBus_Dout in module/entity FrameCtr does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/apu.sv:745]
WARNING: [Synth 8-6014] Unused sequential element ram_wrenA_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:161]
WARNING: [Synth 8-6014] Unused sequential element ram_addrA_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:225]
WARNING: [Synth 8-6014] Unused sequential element ram_dataA_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:226]
WARNING: [Synth 8-3848] Net last_read_ram in module/entity MMC5 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC5.sv:139]
WARNING: [Synth 8-6014] Unused sequential element oldbits_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/MMC1.sv:296]
WARNING: [Synth 8-3848] Net last_read_ram in module/entity VRC5 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1383]
WARNING: [Synth 8-87] always_comb on 'prg_bank_reg' did not result in combinational logic [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/misc.sv:1637]
WARNING: [Synth 8-3936] Found unconnected internal register 'chr_sel_reg' and it is trimmed from '13' to '9' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/JYCompany.sv:388]
WARNING: [Synth 8-6014] Unused sequential element do_inc_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:502]
WARNING: [Synth 8-6014] Unused sequential element ram_ain_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:503]
WARNING: [Synth 8-6014] Unused sequential element autoinc_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:504]
WARNING: [Synth 8-3848] Net dout in module/entity namco163_sound does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:461]
WARNING: [Synth 8-3848] Net ram_dout in module/entity namco163_sound does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/Namco.sv:483]
WARNING: [Synth 8-6014] Unused sequential element master_vol_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:636]
WARNING: [Synth 8-6014] Unused sequential element vol_pwm_lat_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:579]
WARNING: [Synth 8-6014] Unused sequential element wave_latch_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:579]
WARNING: [Synth 8-3848] Net level_out in module/entity fds_audio does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:581]
WARNING: [Synth 8-6014] Unused sequential element fds_filter_ce_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:479]
WARNING: [Synth 8-6014] Unused sequential element div_fds_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:480]
WARNING: [Synth 8-3848] Net audio_exp_f in module/entity fds_mixed does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/FDS.sv:492]
WARNING: [Synth 8-6014] Unused sequential element ce_count_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1049]
WARNING: [Synth 8-3848] Net ym2143audio in module/entity vrc7_mixed does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/mappers/VRC.sv:1058]
WARNING: [Synth 8-3936] Found unconnected internal register 'me_reg' and it is trimmed from '1024' to '548' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/cart.sv:127]
WARNING: [Synth 8-6014] Unused sequential element reset_delay_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/savestates.vhd:124]
WARNING: [Synth 8-3848] Net SS_TOP in module/entity NES does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:779]
WARNING: [Synth 8-3848] Net SaveStateBus_wired_or[4] in module/entity NES does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/nes.v:770]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-3848] Net grant_pre_r in module/entity mig_7series_v4_2_arb_row_col does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:186]
WARNING: [Synth 8-3848] Net sending_pre in module/entity mig_7series_v4_2_arb_row_col does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:187]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '7' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element phy_ctl_wd_i1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1401]
WARNING: [Synth 8-6014] Unused sequential element phy_ctl_wr_i1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1402]
WARNING: [Synth 8-6014] Unused sequential element phy_ctl_wd_i2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1403]
WARNING: [Synth 8-6014] Unused sequential element phy_ctl_wr_i2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1404]
WARNING: [Synth 8-6014] Unused sequential element data_offset_1_i1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1405]
WARNING: [Synth 8-6014] Unused sequential element data_offset_1_i2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1406]
WARNING: [Synth 8-6014] Unused sequential element data_offset_2_i1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1407]
WARNING: [Synth 8-6014] Unused sequential element data_offset_2_i2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1408]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element mpr_rd_rise2_prev_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:780]
WARNING: [Synth 8-6014] Unused sequential element mpr_rd_fall2_prev_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:781]
WARNING: [Synth 8-6014] Unused sequential element mpr_rd_rise3_prev_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:782]
WARNING: [Synth 8-6014] Unused sequential element mpr_rd_fall3_prev_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:783]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-3848] Net rd_data_fall3 in module/entity mig_7series_v4_2_ddr_phy_rdlvl does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:368]
WARNING: [Synth 8-3848] Net rd_data_rise3 in module/entity mig_7series_v4_2_ddr_phy_rdlvl does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:367]
WARNING: [Synth 8-3848] Net rd_data_fall2 in module/entity mig_7series_v4_2_ddr_phy_rdlvl does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:366]
WARNING: [Synth 8-3848] Net rd_data_rise2 in module/entity mig_7series_v4_2_ddr_phy_rdlvl does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:365]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1799]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_done_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1800]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element ddr3_lm_done_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2772]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-6014] Unused sequential element calib_cas_slot_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[1] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[2] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[3] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[1] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[2] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[3] was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
WARNING: [Synth 8-6014] Unused sequential element gen_byte_sel_div2.ctl_lane_sel_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:963]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_std does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity mig_7series_0_mig does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:589]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity mig_7series_0_mig does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:590]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity mig_7series_0_mig does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:593]
WARNING: [Synth 8-3848] Net mem_data in module/entity video does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/rtl/video.sv:104]
WARNING: [Synth 8-87] always_comb on 'joypad1_data_reg' did not result in combinational logic [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:580]
WARNING: [Synth 8-87] always_comb on 'joypad2_data_reg' did not result in combinational logic [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:581]
WARNING: [Synth 8-3848] Net ioctl_downloading in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:338]
WARNING: [Synth 8-3848] Net filetype in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:337]
WARNING: [Synth 8-3848] Net clk in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:414]
WARNING: [Synth 8-3848] Net status in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:257]
WARNING: [Synth 8-3848] Net img_mounted in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:333]
WARNING: [Synth 8-3848] Net img_readonly in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:334]
WARNING: [Synth 8-3848] Net img_size in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:335]
WARNING: [Synth 8-3848] Net sd_ack in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:328]
WARNING: [Synth 8-3848] Net ioctl_addr in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:340]
WARNING: [Synth 8-3848] Net clk in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:414]
WARNING: [Synth 8-3848] Net buttons in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:255]
WARNING: [Synth 8-3848] Net loader_clk in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:677]
WARNING: [Synth 8-3848] Net file_input in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:675]
WARNING: [Synth 8-3848] Net bios_data in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:874]
WARNING: [Synth 8-3848] Net nsf_data in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:897]
WARNING: [Synth 8-3848] Net joyB in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:252]
WARNING: [Synth 8-3848] Net joyA_unmod in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:253]
WARNING: [Synth 8-3848] Net joyC in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:252]
WARNING: [Synth 8-3848] Net joyD in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:252]
WARNING: [Synth 8-3848] Net pdl[0] in module/entity emu does not have driver. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/NES.sv:345]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design emu has port LED_POWER[1] driven by constant 0
WARNING: [Synth 8-3917] design emu has port LED_POWER[0] driven by constant 0
WARNING: [Synth 8-3917] design emu has port LED_DISK[1] driven by constant 0
WARNING: [Synth 8-3917] design emu has port LED_DISK[0] driven by constant 0
WARNING: [Synth 8-3917] design emu has port BUTTONS[1] driven by constant 0
WARNING: [Synth 8-3917] design emu has port UART_RTS driven by constant 1
WARNING: [Synth 8-7129] Port ps2_key[8] in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port joySS in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port joyRight in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port joyLeft in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port joyDown in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port joyUp in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port joyStart in module savestate_ui is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_addr[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_data_offset in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[3] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[2] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[1] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[0] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port accept in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[11] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[10] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[9] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[8] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[7] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[6] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[5] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[4] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[3] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[2] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[1] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[0] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[99] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[98] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[97] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[96] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[95] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[94] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[93] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[16] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[15] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[14] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[12] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[11] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[10] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[9] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dqsfound_retry_done in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[3] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[2] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[1] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[0] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[255] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[254] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[253] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[252] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[251] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[250] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[249] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[248] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[247] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[246] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[245] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[244] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[243] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[242] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[241] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[240] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[239] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[238] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[237] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[236] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[235] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[234] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[233] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[232] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[231] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[230] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[229] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[228] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[227] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[226] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[225] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[224] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[223] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[222] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[221] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[220] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[219] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[218] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[217] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[216] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[215] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[214] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[213] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[212] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2610.516 ; gain = 1012.402 ; free physical = 2962 ; free virtual = 12390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1848.837; parent = 1638.887; children = 210.167
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3613.594; parent = 2610.520; children = 1003.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2622.391 ; gain = 1024.277 ; free physical = 2971 ; free virtual = 12399
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.562; parent = 1639.642; children = 210.167
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3625.469; parent = 2622.395; children = 1003.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2622.391 ; gain = 1024.277 ; free physical = 2971 ; free virtual = 12399
Synthesis current peak Physical Memory [PSS] (MB): peak = 1849.562; parent = 1639.642; children = 210.167
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3625.469; parent = 2622.395; children = 1003.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2628.328 ; gain = 0.000 ; free physical = 2908 ; free virtual = 12335
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ddram/mig1/u_mig_7series_0_mig/u_ddr2_clk_ibuf/se_input_clk.u_ibufg_sys_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'eeprom/mig1/u_mig_7series_0_mig/u_ddr2_clk_ibuf/se_input_clk.u_ibufg_sys_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'sdram/mig1/u_mig_7series_0_mig/u_ddr2_clk_ibuf/se_input_clk.u_ibufg_sys_clk' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'sdram/mig1'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:257]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:258]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:343]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:350]
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'sdram/mig1'
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'eeprom/mig1'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:257]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:258]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:343]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:350]
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'eeprom/mig1'
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddram/mig1'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'SLEW', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:257]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:258]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:343]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:350]
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'ddram/mig1'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/emu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/emu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[5]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[6]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTONS[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTONS[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUTTONS[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[7]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[8]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[9]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JD[10]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_N[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XA_P[4]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[0]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[1]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[2]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[3]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:159]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc:214]
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/chrisnonyminus/Vivado/fpganes/fpganes.srcs/constrs_1/imports/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/emu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/emu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0.xdc:339]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0.xdc:346]
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/emu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/emu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0_ooc.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clk_i]'. [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0_ooc.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.srcs/constrs_1/imports/constraints/mig_7series_0_ooc.xdc]
Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2843.984 ; gain = 0.000 ; free physical = 2723 ; free virtual = 12151
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  IBUFG => IBUF: 3 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 6 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2843.984 ; gain = 0.000 ; free physical = 2723 ; free virtual = 12151
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2843.984 ; gain = 1245.871 ; free physical = 3092 ; free virtual = 12521
Synthesis current peak Physical Memory [PSS] (MB): peak = 1933.021; parent = 1723.244; children = 210.167
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.047; parent = 2811.973; children = 1003.074
---------------------------------------------------------------------------------
Abnormal program termination (11)
Please check '/home/chrisnonyminus/sourcecode/fpga/NES_MiSTer/syn/NES_Mister_Nexys/NES_Mister_Nexys.runs/synth_1/hs_err_pid185493.log' for details
segfault in /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/vivado -exec vivado -log emu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source emu.tcl, exiting...
Parent process (pid 185493) has died. This helper process will now exit
segfault in /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/vivado -exec vivado -notrace -mode batch -source /tools/Xilinx/Vivado/2022.2/scripts/rt/data/task_worker.tcl -nolog -nojournal -tclargs SYNTH_DESIGN_PARENT185493_0_1669641937_cfg SYNTH_DESIGN_PARENT185493_0_1669641937_buf SYNTH_DESIGN_PARENT185493_1669641937 xc7a100tcsg324-1, exiting...
segfault in /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/vivado -exec vivado -notrace -mode batch -source /tools/Xilinx/Vivado/2022.2/scripts/rt/data/task_worker.tcl -nolog -nojournal -tclargs SYNTH_DESIGN_PARENT185493_3_1669641943_cfg SYNTH_DESIGN_PARENT185493_3_1669641943_buf SYNTH_DESIGN_PARENT185493_1669641937 xc7a100tcsg324-1, exiting...
