From ef31771b30791e46b87df7c5a46c002bd7e16d77 Mon Sep 17 00:00:00 2001
From: Binh Nguyen <binh.nguyen.uw@renesas.com>
Date: Wed, 27 Nov 2019 11:09:50 +0700
Subject: [PATCH 4/4] plat: rcar: timer: bl2_swdt: increase WDT count when ECC
 enabled

When enable ECC, access to dram have lower speed, sometimes Watchdog
timer get overflow when transfering Uboot binary from flash to DRAM.
This commit increase WDT counter to it's maximum value.

Signed-off-by: Binh Nguyen <binh.nguyen.uw@renesas.com>
---
 plat/renesas/rcar/drivers/timer/bl2_swdt.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/plat/renesas/rcar/drivers/timer/bl2_swdt.c b/plat/renesas/rcar/drivers/timer/bl2_swdt.c
index 1134837..f845041 100644
--- a/plat/renesas/rcar/drivers/timer/bl2_swdt.c
+++ b/plat/renesas/rcar/drivers/timer/bl2_swdt.c
@@ -47,10 +47,17 @@
 #define WTCSRA_INIT_DATA	(WTCSRA_UPPER_BYTE + 0x0FU)
 #define WTCSRB_INIT_DATA	(WTCSRB_UPPER_BYTE + 0x21U)
 
+#if (RZG_DRAM_ECC_FULL == 1)
+#define WTCNT_COUNT_8p13k		(0U)
+#define WTCNT_COUNT_8p13k_H3VER10	(0U)
+#define WTCNT_COUNT_8p22k		(0U)
+#define WTCNT_COUNT_7p81k		(0U)
+#else //(RZG_DRAM_ECC_FULL == 1)
 #define WTCNT_COUNT_8p13k		(0x10000U - 40687U)
 #define WTCNT_COUNT_8p13k_H3VER10	(0x10000U - 20343U)
 #define WTCNT_COUNT_8p22k		(0x10000U - 41115U)
 #define WTCNT_COUNT_7p81k		(0x10000U - 39062U)
+#endif //(RZG_DRAM_ECC_FULL == 1)
 #define WTCSRA_CKS_DIV16		(0x00000002U)
 
 static void bl2_swdt_disable(void);
-- 
2.7.4

