#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Apr 21 21:38:24 2018
# Process ID: 8728
# Current directory: S:/4-19-18_FIX/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14372 S:\4-19-18_FIX\project\newfolder_sys.xpr
# Log file: S:/4-19-18_FIX/project/vivado.log
# Journal file: S:/4-19-18_FIX/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/4-19-18_FIX/project/newfolder_sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/4-19-18_FIX/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 839.195 ; gain = 88.902
update_compile_order -fileset sources_1
open_bd_design {S:/4-19-18_FIX/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_0
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_1
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_2
Adding cell -- rit.edu:user:motor_axi:1.2 - motor_axi_0
Adding cell -- xilinx.com:user:imu_wrapper:1.0 - imu_wrapper_0
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_0
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_1
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_2
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_3
Adding cell -- rit.edu:user:pwm_generator:3.6 - pwm_generator_0
Adding cell -- rit.edu:user:pwm_generator:3.6 - pwm_generator_1
Adding cell -- rit.edu:user:pwm_generator:3.6 - pwm_generator_2
Adding cell -- rit.edu:user:pwm_generator:3.6 - pwm_generator_3
Adding cell -- rit.edu:user:led_axi:1.1 - led_axi_0
Adding cell -- rit.edu:user:led_error:2.0 - led_error_0
Adding cell -- rit.edu:user:led_error:2.0 - led_error_1
Adding cell -- rit.edu:user:led_error:2.0 - led_error_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <S:/4-19-18_FIX/src/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 933.391 ; gain = 68.789
ipx::edit_ip_in_project -upgrade true -name led_error_v2_0_project -directory S:/4-19-18_FIX/project/newfolder_sys.tmp/led_error_v2_0_project s:/4-19-18_FIX/ip/led/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/4-19-18_FIX/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property version 3.0 [ipx::current_core]
set_property display_name led_error_v3_0 [ipx::current_core]
set_property description led_error_v3_0 [ipx::current_core]
launch_runs synth_1 -jobs 4
[Sat Apr 21 21:41:20 2018] Launched synth_1...
Run output will be captured here: s:/4-19-18_fix/project/newfolder_sys.tmp/led_error_v2_0_project/led_error_v2_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Apr 21 21:41:47 2018] Launched impl_1...
Run output will be captured here: s:/4-19-18_fix/project/newfolder_sys.tmp/led_error_v2_0_project/led_error_v2_0_project.runs/impl_1/runme.log
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {rit.edu:user:led_error:1.0 rit.edu:user:led_error:2.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path s:/4-19-18_FIX/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 's:/4-19-18_FIX/ip'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_led_error_0_0 design_1_led_error_2_0 design_1_led_error_1_0}] -log ip_upgrade.log
Upgrading 'S:/4-19-18_FIX/src/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_led_error_0_0 from led_error_v3_0 2.0 to led_error_v3_0 3.0
INFO: [IP_Flow 19-1972] Upgraded design_1_led_error_1_0 from led_error_v3_0 2.0 to led_error_v3_0 3.0
INFO: [IP_Flow 19-1972] Upgraded design_1_led_error_2_0 from led_error_v3_0 2.0 to led_error_v3_0 3.0
Wrote  : <S:/4-19-18_FIX/src/design_1.bd> 
Wrote  : <S:/4-19-18_FIX/src/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/4-19-18_FIX/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.184 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_led_error_0_0 design_1_led_error_2_0 design_1_led_error_1_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 21 21:44:00 2018...
