

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sun Dec 29 16:52:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.048|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    356|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     170|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     170|    460|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_368_p2        |     *    |      0|  0|  51|           9|           7|
    |tmp3_fu_301_p2        |     *    |      0|  0|  41|           6|           8|
    |add_ln25_1_fu_407_p2  |     +    |      0|  0|  16|          14|          14|
    |add_ln25_fu_402_p2    |     +    |      0|  0|  16|          14|          14|
    |add_ln31_fu_373_p2    |     +    |      0|  0|  12|          12|          12|
    |in_h_fu_343_p2        |     +    |      0|  0|  10|           1|           2|
    |in_w_fu_392_p2        |     +    |      0|  0|  10|           1|           2|
    |next_mul5_fu_243_p2   |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_248_p2    |     +    |      0|  0|  15|           9|           9|
    |out_d_fu_258_p2       |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_269_p2       |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_311_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_291_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp4_fu_353_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_fu_359_p2         |     +    |      0|  0|  16|           9|           9|
    |icmp_ln18_fu_253_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln19_fu_264_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_306_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln23_fu_337_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_386_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln26_fu_427_p2   |   icmp   |      0|  0|  13|          16|          16|
    |or_ln26_1_fu_433_p2   |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_417_p2     |    or    |      0|  0|   2|           1|           1|
    |buffer_2_fu_439_p3    |  select  |      0|  0|  16|           1|          16|
    |xor_ln26_fu_421_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 356|         150|         160|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |in_h_0_reg_177    |   9|          2|    2|          4|
    |in_w_0_reg_188    |   9|          2|    2|          4|
    |out_d_0_reg_120   |   9|          2|    5|         10|
    |out_h_0_reg_155   |   9|          2|    4|          8|
    |out_w_0_reg_166   |   9|          2|    4|          8|
    |phi_mul4_reg_143  |   9|          2|    8|         16|
    |phi_mul_reg_131   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 104|         22|   35|         76|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |buffer_fu_60              |  16|   0|   16|          0|
    |empty_50_reg_483          |   4|   0|    4|          0|
    |empty_51_reg_488          |   5|   0|    5|          0|
    |empty_reg_478             |   4|   0|    4|          0|
    |in_h_0_reg_177            |   2|   0|    2|          0|
    |in_h_reg_555              |   2|   0|    2|          0|
    |in_w_0_reg_188            |   2|   0|    2|          0|
    |in_w_reg_573              |   2|   0|    2|          0|
    |next_mul5_reg_493         |   8|   0|    8|          0|
    |next_mul_reg_498          |   9|   0|    9|          0|
    |out_d_0_reg_120           |   5|   0|    5|          0|
    |out_d_reg_506             |   5|   0|    5|          0|
    |out_h_0_reg_155           |   4|   0|    4|          0|
    |out_h_reg_514             |   4|   0|    4|          0|
    |out_w_0_reg_166           |   4|   0|    4|          0|
    |out_w_reg_532             |   4|   0|    4|          0|
    |phi_mul4_reg_143          |   8|   0|    8|          0|
    |phi_mul_reg_131           |   9|   0|    9|          0|
    |tmp1_reg_560              |  14|   0|   14|          0|
    |tmp3_reg_524              |  12|   0|   12|          0|
    |trunc_ln23_reg_547        |   1|   0|    1|          0|
    |trunc_ln24_reg_565        |   1|   0|    1|          0|
    |zext_ln25_1_cast_reg_463  |   7|   0|   14|          7|
    |zext_ln25_2_reg_519       |   4|   0|    9|          5|
    |zext_ln25_3_reg_537       |   4|   0|   12|          8|
    |zext_ln25_4_reg_542       |   4|   0|   14|         10|
    |zext_ln25_reg_458         |   7|   0|    9|          2|
    |zext_ln31_1_cast_reg_473  |   6|   0|   12|          6|
    |zext_ln31_reg_468         |   6|   0|    8|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 170|   0|  210|         40|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

