{"copyright": {"licenseType": "NO", "determinationType": "OTHER", "thirdPartyContentCondition": "NOT_SET"}, "subjectCategories": ["Electronics and Electrical Engineering"], "exportControl": {"isExportControl": "NO", "ear": "NO", "itar": "NO"}, "created": "2015-08-03T07:41:47.2670000+00:00", "distributionDate": "2019-07-12T00:00:00.0000000+00:00", "center": {"code": "JPL", "name": "Jet Propulsion Laboratory", "id": "efbc9c123a0f47caafa95d99b7d2e1a1"}, "onlyAbstract": false, "sensitiveInformation": 2, "abstract": "Is Verification Acceleration Possible? - Increasing the visibility of the internal nodes of the FPGA results in much faster debug time - Forcing internal signals directly allows a problem condition to be setup very quickly center dot Is this all? - No, this is part of a comprehensive effort to improve the JPL FPGA design and V&V process.", "title": "FPGA Verification Accelerator (FVAX)", "stiType": "PRESENTATION", "distribution": "PUBLIC", "submittedDate": "2015-08-03T07:41:47.2670000+00:00", "isLessonsLearned": false, "authorAffiliations": [{"sequence": 0, "submissionId": 20150014710, "meta": {"author": {"name": "Oh, Jane"}, "organization": {"name": "Jet Propulsion Lab., California Inst. of Tech.", "location": "Pasadena, CA, United States"}}, "id": "389269fe77af42109fdc9b83d37ae9b8"}, {"sequence": 1, "submissionId": 20150014710, "meta": {"author": {"name": "Burke, Gary"}, "organization": {"name": "Jet Propulsion Lab., California Inst. of Tech.", "location": "Pasadena, CA, United States"}}, "id": "0c628b0d39f545ff8ef6655fc1399189"}], "disseminated": "METADATA_ONLY", "stiTypeDetails": "Presentation", "technicalReviewType": "TECHNICAL_REVIEW_TYPE_NONE", "meetings": [{"country": "United States", "submissionId": 20150014710, "endDate": "2008-09-18T00:00:00.0000000+00:00", "sponsors": [{"meta": {"organization": {"name": "NASA Goddard Space Flight Center", "location": "Greenbelt, MD, United States"}}, "meetingId": "d47fb255f6104e9fbe3d8a9c7a6cfa3e", "id": "dfcdd0f2b6e54b1a8247ff5f0396dec2"}], "name": "Military and Aerospace Programmable Logic Devices (MAPLD) Conference", "location": "Annapolis, MD", "id": "d47fb255f6104e9fbe3d8a9c7a6cfa3e", "startDate": "2008-09-15T00:00:00.0000000+00:00"}], "id": 20150014710, "sourceIdentifiers": [{"number": "hdl:2014/45341", "type": "HANDLE"}], "publications": [{"submissionId": 20150014710, "id": "8b77356a5bd44bad9e9b61d626731db7", "publicationDate": "2008-09-15T00:00:00.0000000+00:00"}], "status": "CURATED", "related": [], "downloads": [], "downloadsAvailable": false, "index": "submissions-2022-09-30-06-07"}