// Flip flop with asynchronous reset and active low enable
module flipflop(
    input wire clk,
    input wire rst_n,
    input wire en_n,
    input wire d,
    output reg q
);

always@(posedge clk or negedge rst_n) begin
    if(!rst_n) begin
        q <= 1'b0; // when reset is active low, initialize q to 0
    end else if(!en_n) begin // when enable is active low, q remains unchanged
        q <= q;
    end else begin
        q <= d; // q will change to d on next positive edge of clock
    end
end

endmodule