// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_159_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln161_1,
        all_attention_coefficients_buffer_V_0,
        all_attention_coefficients_buffer_V_0_ap_vld,
        all_attention_coefficients_V_address0,
        all_attention_coefficients_V_ce0,
        all_attention_coefficients_V_q0,
        all_attention_coefficients_buffer_V_1,
        all_attention_coefficients_buffer_V_1_ap_vld,
        all_attention_coefficients_buffer_V_2,
        all_attention_coefficients_buffer_V_2_ap_vld,
        all_attention_coefficients_buffer_V_3,
        all_attention_coefficients_buffer_V_3_ap_vld,
        all_attention_coefficients_buffer_V_4,
        all_attention_coefficients_buffer_V_4_ap_vld,
        all_attention_coefficients_buffer_V_5,
        all_attention_coefficients_buffer_V_5_ap_vld,
        all_attention_coefficients_buffer_V_6,
        all_attention_coefficients_buffer_V_6_ap_vld,
        all_attention_coefficients_buffer_V_7,
        all_attention_coefficients_buffer_V_7_ap_vld,
        all_attention_coefficients_buffer_V_8,
        all_attention_coefficients_buffer_V_8_ap_vld,
        all_attention_coefficients_buffer_V_9,
        all_attention_coefficients_buffer_V_9_ap_vld,
        all_attention_coefficients_buffer_V_10,
        all_attention_coefficients_buffer_V_10_ap_vld,
        all_attention_coefficients_buffer_V_11,
        all_attention_coefficients_buffer_V_11_ap_vld,
        all_attention_coefficients_buffer_V_12,
        all_attention_coefficients_buffer_V_12_ap_vld,
        all_attention_coefficients_buffer_V_13,
        all_attention_coefficients_buffer_V_13_ap_vld,
        all_attention_coefficients_buffer_V_14,
        all_attention_coefficients_buffer_V_14_ap_vld,
        all_attention_coefficients_buffer_V_15,
        all_attention_coefficients_buffer_V_15_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] mul_ln161_1;
output  [27:0] all_attention_coefficients_buffer_V_0;
output   all_attention_coefficients_buffer_V_0_ap_vld;
output  [15:0] all_attention_coefficients_V_address0;
output   all_attention_coefficients_V_ce0;
input  [27:0] all_attention_coefficients_V_q0;
output  [27:0] all_attention_coefficients_buffer_V_1;
output   all_attention_coefficients_buffer_V_1_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_2;
output   all_attention_coefficients_buffer_V_2_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_3;
output   all_attention_coefficients_buffer_V_3_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_4;
output   all_attention_coefficients_buffer_V_4_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_5;
output   all_attention_coefficients_buffer_V_5_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_6;
output   all_attention_coefficients_buffer_V_6_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_7;
output   all_attention_coefficients_buffer_V_7_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_8;
output   all_attention_coefficients_buffer_V_8_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_9;
output   all_attention_coefficients_buffer_V_9_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_10;
output   all_attention_coefficients_buffer_V_10_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_11;
output   all_attention_coefficients_buffer_V_11_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_12;
output   all_attention_coefficients_buffer_V_12_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_13;
output   all_attention_coefficients_buffer_V_13_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_14;
output   all_attention_coefficients_buffer_V_14_ap_vld;
output  [27:0] all_attention_coefficients_buffer_V_15;
output   all_attention_coefficients_buffer_V_15_ap_vld;

reg ap_idle;
reg all_attention_coefficients_buffer_V_0_ap_vld;
reg all_attention_coefficients_V_ce0;
reg all_attention_coefficients_buffer_V_1_ap_vld;
reg all_attention_coefficients_buffer_V_2_ap_vld;
reg all_attention_coefficients_buffer_V_3_ap_vld;
reg all_attention_coefficients_buffer_V_4_ap_vld;
reg all_attention_coefficients_buffer_V_5_ap_vld;
reg all_attention_coefficients_buffer_V_6_ap_vld;
reg all_attention_coefficients_buffer_V_7_ap_vld;
reg all_attention_coefficients_buffer_V_8_ap_vld;
reg all_attention_coefficients_buffer_V_9_ap_vld;
reg all_attention_coefficients_buffer_V_10_ap_vld;
reg all_attention_coefficients_buffer_V_11_ap_vld;
reg all_attention_coefficients_buffer_V_12_ap_vld;
reg all_attention_coefficients_buffer_V_13_ap_vld;
reg all_attention_coefficients_buffer_V_14_ap_vld;
reg all_attention_coefficients_buffer_V_15_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln159_fu_133_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln161_fu_160_p1;
reg   [3:0] trunc_ln161_reg_280;
wire   [63:0] zext_ln161_1_fu_155_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] i_fu_102;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_8;
wire   [4:0] add_ln159_fu_139_p2;
wire    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln161_fu_145_p1;
wire   [15:0] add_ln161_fu_149_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln159_fu_133_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_102 <= add_ln159_fu_139_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_102 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_fu_133_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln161_reg_280 <= trunc_ln161_fu_160_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_V_ce0 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_0_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_10_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_11_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_12_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_13_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_14_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_15_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_1_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_2_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_3_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_4_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_5_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_6_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_7_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_8_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln161_reg_280 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_attention_coefficients_buffer_V_9_ap_vld = 1'b1;
    end else begin
        all_attention_coefficients_buffer_V_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_fu_133_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_8 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_8 = i_fu_102;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln159_fu_139_p2 = (ap_sig_allocacmp_i_8 + 5'd1);

assign add_ln161_fu_149_p2 = (mul_ln161_1 + zext_ln161_fu_145_p1);

assign all_attention_coefficients_V_address0 = zext_ln161_1_fu_155_p1;

assign all_attention_coefficients_buffer_V_0 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_1 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_10 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_11 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_12 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_13 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_14 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_15 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_2 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_3 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_4 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_5 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_6 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_7 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_8 = all_attention_coefficients_V_q0;

assign all_attention_coefficients_buffer_V_9 = all_attention_coefficients_V_q0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln159_fu_133_p2 = ((ap_sig_allocacmp_i_8 == 5'd16) ? 1'b1 : 1'b0);

assign trunc_ln161_fu_160_p1 = ap_sig_allocacmp_i_8[3:0];

assign zext_ln161_1_fu_155_p1 = add_ln161_fu_149_p2;

assign zext_ln161_fu_145_p1 = ap_sig_allocacmp_i_8;

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_159_5
