# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/task2_RS_Trigger_beh.vhd" \

# Do not sort compile order
nosort
