Info: Generated by version: 23.4 build 79
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/annagu/FP82/QII23.4B79/bts_lpddr5_3200_hydra44/ip/q_sys/q_sys_reset_in.ip --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/annagu/FP82/QII23.4B79/bts_lpddr5_3200_hydra44/ip/q_sys/q_sys_reset_in --family="Agilex 7" --part=AGMF039R47A1E2VR0
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/annagu/FP82/QII23.4B79/bts_lpddr5_3200_hydra44/ip/q_sys/q_sys_reset_in.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/annagu/FP82/QII23.4B79/bts_lpddr5_3200_hydra44/ip/q_sys/q_sys_reset_in --family="Agilex 7" --part=AGMF039R47A1E2VR0
Info: q_sys_reset_in: "Transforming system: q_sys_reset_in"
Info: q_sys_reset_in: "Naming system components in system: q_sys_reset_in"
Info: q_sys_reset_in: "Processing generation queue"
Info: q_sys_reset_in: "Generating: q_sys_reset_in"
Info: q_sys_reset_in: Done "q_sys_reset_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
