{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534460104485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534460104486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 16 19:55:03 2018 " "Processing started: Thu Aug 16 19:55:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534460104486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534460104486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SOMADOR_4BITS -c SOMADOR_4BITS " "Command: quartus_map --read_settings_files=on --write_settings_files=off SOMADOR_4BITS -c SOMADOR_4BITS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534460104486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534460105906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetosfpga/fa/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetosfpga/fa/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-behavioral " "Found design unit 1: FULL_ADDER-behavioral" {  } { { "../FA/full_adder.vhd" "" { Text "D:/ProjetosFPGA/FA/full_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534460107818 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "../FA/full_adder.vhd" "" { Text "D:/ProjetosFPGA/FA/full_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534460107818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534460107818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetosfpga/ha/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetosfpga/ha/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HALF_ADDER-behavioral " "Found design unit 1: HALF_ADDER-behavioral" {  } { { "../HA/half_adder.vhd" "" { Text "D:/ProjetosFPGA/HA/half_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534460107834 ""} { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "../HA/half_adder.vhd" "" { Text "D:/ProjetosFPGA/HA/half_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534460107834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534460107834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR_4BITS-behavioral " "Found design unit 1: SOMADOR_4BITS-behavioral" {  } { { "SOMADOR_4BITS.vhd" "" { Text "D:/ProjetosFPGA/SOMADOR_4BITS/SOMADOR_4BITS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534460107851 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR_4BITS " "Found entity 1: SOMADOR_4BITS" {  } { { "SOMADOR_4BITS.vhd" "" { Text "D:/ProjetosFPGA/SOMADOR_4BITS/SOMADOR_4BITS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534460107851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534460107851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SOMADOR_4BITS " "Elaborating entity \"SOMADOR_4BITS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534460108028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER FULL_ADDER:BIT0 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"FULL_ADDER:BIT0\"" {  } { { "SOMADOR_4BITS.vhd" "BIT0" { Text "D:/ProjetosFPGA/SOMADOR_4BITS/SOMADOR_4BITS.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534460108135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER FULL_ADDER:BIT0\|HALF_ADDER:U00 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"FULL_ADDER:BIT0\|HALF_ADDER:U00\"" {  } { { "../FA/full_adder.vhd" "U00" { Text "D:/ProjetosFPGA/FA/full_adder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534460108179 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1534460110525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534460111429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534460111429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534460111677 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534460111677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534460111677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534460111677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534460111836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 16 19:55:11 2018 " "Processing ended: Thu Aug 16 19:55:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534460111836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534460111836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534460111836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534460111836 ""}
