{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549516589892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549516589892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 06 23:16:29 2019 " "Processing started: Wed Feb 06 23:16:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549516589892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1549516589892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1549516589892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1549516590595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1549516590595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "ece385sp16_lab4_adders/testbench.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549516600751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ece385sp16_lab4_adders/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600766 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_ra " "Found entity 2: four_bit_ra" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600766 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549516600766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "ece385sp16_lab4_adders/lab4_adders_toplevel.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549516600782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "ece385sp16_lab4_adders/HexDriver.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549516600798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/carry_select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "ece385sp16_lab4_adders/carry_select_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549516600813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385sp16_lab4_adders/carry_lookahead_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece385sp16_lab4_adders/carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600829 ""} { "Info" "ISGN_ENTITY_NAME" "2 g_p_adder " "Found entity 2: g_p_adder" {  } { { "ece385sp16_lab4_adders/carry_lookahead_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549516600829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1549516600829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 ripple_adder.sv(33) " "Verilog HDL Implicit Net warning at ripple_adder.sv(33): created implicit net for \"c0\"" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1549516600829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 ripple_adder.sv(34) " "Verilog HDL Implicit Net warning at ripple_adder.sv(34): created implicit net for \"c1\"" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1549516600829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 ripple_adder.sv(35) " "Verilog HDL Implicit Net warning at ripple_adder.sv(35): created implicit net for \"c2\"" {  } { { "ece385sp16_lab4_adders/ripple_adder.sv" "" { Text "//ad.uillinois.edu/engr-ews/ziyangx2/Downloads/ece385/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1549516600829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1549516600907 ""}
