#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bd0a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b9f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ba6a90 .functor NOT 1, L_0x1bfc5b0, C4<0>, C4<0>, C4<0>;
L_0x1bfc390 .functor XOR 2, L_0x1bfc230, L_0x1bfc2f0, C4<00>, C4<00>;
L_0x1bfc4a0 .functor XOR 2, L_0x1bfc390, L_0x1bfc400, C4<00>, C4<00>;
v0x1bf8de0_0 .net *"_ivl_10", 1 0, L_0x1bfc400;  1 drivers
v0x1bf8ee0_0 .net *"_ivl_12", 1 0, L_0x1bfc4a0;  1 drivers
v0x1bf8fc0_0 .net *"_ivl_2", 1 0, L_0x1bfc170;  1 drivers
v0x1bf9080_0 .net *"_ivl_4", 1 0, L_0x1bfc230;  1 drivers
v0x1bf9160_0 .net *"_ivl_6", 1 0, L_0x1bfc2f0;  1 drivers
v0x1bf9290_0 .net *"_ivl_8", 1 0, L_0x1bfc390;  1 drivers
v0x1bf9370_0 .net "a", 0 0, v0x1bf6e00_0;  1 drivers
v0x1bf9410_0 .net "b", 0 0, v0x1bf6ea0_0;  1 drivers
v0x1bf94b0_0 .net "c", 0 0, v0x1bf6f40_0;  1 drivers
v0x1bf9550_0 .var "clk", 0 0;
v0x1bf95f0_0 .net "d", 0 0, v0x1bf7080_0;  1 drivers
v0x1bf9690_0 .net "out_pos_dut", 0 0, L_0x1bfbfe0;  1 drivers
v0x1bf9730_0 .net "out_pos_ref", 0 0, L_0x1bfad70;  1 drivers
v0x1bf97d0_0 .net "out_sop_dut", 0 0, L_0x1bfb5e0;  1 drivers
v0x1bf9870_0 .net "out_sop_ref", 0 0, L_0x1bd1f70;  1 drivers
v0x1bf9910_0 .var/2u "stats1", 223 0;
v0x1bf99b0_0 .var/2u "strobe", 0 0;
v0x1bf9b60_0 .net "tb_match", 0 0, L_0x1bfc5b0;  1 drivers
v0x1bf9c30_0 .net "tb_mismatch", 0 0, L_0x1ba6a90;  1 drivers
v0x1bf9cd0_0 .net "wavedrom_enable", 0 0, v0x1bf7350_0;  1 drivers
v0x1bf9da0_0 .net "wavedrom_title", 511 0, v0x1bf73f0_0;  1 drivers
L_0x1bfc170 .concat [ 1 1 0 0], L_0x1bfad70, L_0x1bd1f70;
L_0x1bfc230 .concat [ 1 1 0 0], L_0x1bfad70, L_0x1bd1f70;
L_0x1bfc2f0 .concat [ 1 1 0 0], L_0x1bfbfe0, L_0x1bfb5e0;
L_0x1bfc400 .concat [ 1 1 0 0], L_0x1bfad70, L_0x1bd1f70;
L_0x1bfc5b0 .cmp/eeq 2, L_0x1bfc170, L_0x1bfc4a0;
S_0x1ba37c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b9f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ba6e70 .functor AND 1, v0x1bf6f40_0, v0x1bf7080_0, C4<1>, C4<1>;
L_0x1ba7250 .functor NOT 1, v0x1bf6e00_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7630 .functor NOT 1, v0x1bf6ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba78b0 .functor AND 1, L_0x1ba7250, L_0x1ba7630, C4<1>, C4<1>;
L_0x1bbe940 .functor AND 1, L_0x1ba78b0, v0x1bf6f40_0, C4<1>, C4<1>;
L_0x1bd1f70 .functor OR 1, L_0x1ba6e70, L_0x1bbe940, C4<0>, C4<0>;
L_0x1bfa1f0 .functor NOT 1, v0x1bf6ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfa260 .functor OR 1, L_0x1bfa1f0, v0x1bf7080_0, C4<0>, C4<0>;
L_0x1bfa370 .functor AND 1, v0x1bf6f40_0, L_0x1bfa260, C4<1>, C4<1>;
L_0x1bfa430 .functor NOT 1, v0x1bf6e00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfa500 .functor OR 1, L_0x1bfa430, v0x1bf6ea0_0, C4<0>, C4<0>;
L_0x1bfa570 .functor AND 1, L_0x1bfa370, L_0x1bfa500, C4<1>, C4<1>;
L_0x1bfa6f0 .functor NOT 1, v0x1bf6ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfa760 .functor OR 1, L_0x1bfa6f0, v0x1bf7080_0, C4<0>, C4<0>;
L_0x1bfa680 .functor AND 1, v0x1bf6f40_0, L_0x1bfa760, C4<1>, C4<1>;
L_0x1bfa8f0 .functor NOT 1, v0x1bf6e00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfa9f0 .functor OR 1, L_0x1bfa8f0, v0x1bf7080_0, C4<0>, C4<0>;
L_0x1bfaab0 .functor AND 1, L_0x1bfa680, L_0x1bfa9f0, C4<1>, C4<1>;
L_0x1bfac60 .functor XNOR 1, L_0x1bfa570, L_0x1bfaab0, C4<0>, C4<0>;
v0x1ba63c0_0 .net *"_ivl_0", 0 0, L_0x1ba6e70;  1 drivers
v0x1ba67c0_0 .net *"_ivl_12", 0 0, L_0x1bfa1f0;  1 drivers
v0x1ba6ba0_0 .net *"_ivl_14", 0 0, L_0x1bfa260;  1 drivers
v0x1ba6f80_0 .net *"_ivl_16", 0 0, L_0x1bfa370;  1 drivers
v0x1ba7360_0 .net *"_ivl_18", 0 0, L_0x1bfa430;  1 drivers
v0x1ba7740_0 .net *"_ivl_2", 0 0, L_0x1ba7250;  1 drivers
v0x1ba79c0_0 .net *"_ivl_20", 0 0, L_0x1bfa500;  1 drivers
v0x1bf5370_0 .net *"_ivl_24", 0 0, L_0x1bfa6f0;  1 drivers
v0x1bf5450_0 .net *"_ivl_26", 0 0, L_0x1bfa760;  1 drivers
v0x1bf5530_0 .net *"_ivl_28", 0 0, L_0x1bfa680;  1 drivers
v0x1bf5610_0 .net *"_ivl_30", 0 0, L_0x1bfa8f0;  1 drivers
v0x1bf56f0_0 .net *"_ivl_32", 0 0, L_0x1bfa9f0;  1 drivers
v0x1bf57d0_0 .net *"_ivl_36", 0 0, L_0x1bfac60;  1 drivers
L_0x7f98ea485018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bf5890_0 .net *"_ivl_38", 0 0, L_0x7f98ea485018;  1 drivers
v0x1bf5970_0 .net *"_ivl_4", 0 0, L_0x1ba7630;  1 drivers
v0x1bf5a50_0 .net *"_ivl_6", 0 0, L_0x1ba78b0;  1 drivers
v0x1bf5b30_0 .net *"_ivl_8", 0 0, L_0x1bbe940;  1 drivers
v0x1bf5c10_0 .net "a", 0 0, v0x1bf6e00_0;  alias, 1 drivers
v0x1bf5cd0_0 .net "b", 0 0, v0x1bf6ea0_0;  alias, 1 drivers
v0x1bf5d90_0 .net "c", 0 0, v0x1bf6f40_0;  alias, 1 drivers
v0x1bf5e50_0 .net "d", 0 0, v0x1bf7080_0;  alias, 1 drivers
v0x1bf5f10_0 .net "out_pos", 0 0, L_0x1bfad70;  alias, 1 drivers
v0x1bf5fd0_0 .net "out_sop", 0 0, L_0x1bd1f70;  alias, 1 drivers
v0x1bf6090_0 .net "pos0", 0 0, L_0x1bfa570;  1 drivers
v0x1bf6150_0 .net "pos1", 0 0, L_0x1bfaab0;  1 drivers
L_0x1bfad70 .functor MUXZ 1, L_0x7f98ea485018, L_0x1bfa570, L_0x1bfac60, C4<>;
S_0x1bf62d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b9f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1bf6e00_0 .var "a", 0 0;
v0x1bf6ea0_0 .var "b", 0 0;
v0x1bf6f40_0 .var "c", 0 0;
v0x1bf6fe0_0 .net "clk", 0 0, v0x1bf9550_0;  1 drivers
v0x1bf7080_0 .var "d", 0 0;
v0x1bf7170_0 .var/2u "fail", 0 0;
v0x1bf7210_0 .var/2u "fail1", 0 0;
v0x1bf72b0_0 .net "tb_match", 0 0, L_0x1bfc5b0;  alias, 1 drivers
v0x1bf7350_0 .var "wavedrom_enable", 0 0;
v0x1bf73f0_0 .var "wavedrom_title", 511 0;
E_0x1bb2270/0 .event negedge, v0x1bf6fe0_0;
E_0x1bb2270/1 .event posedge, v0x1bf6fe0_0;
E_0x1bb2270 .event/or E_0x1bb2270/0, E_0x1bb2270/1;
S_0x1bf6600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1bf62d0;
 .timescale -12 -12;
v0x1bf6840_0 .var/2s "i", 31 0;
E_0x1bb2110 .event posedge, v0x1bf6fe0_0;
S_0x1bf6940 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1bf62d0;
 .timescale -12 -12;
v0x1bf6b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bf6c20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1bf62d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bf75d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b9f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bfaf20 .functor AND 1, v0x1bf6f40_0, v0x1bf7080_0, C4<1>, C4<1>;
L_0x1bfb1d0 .functor NOT 1, v0x1bf6e00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfb260 .functor NOT 1, v0x1bf6ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfb3e0 .functor AND 1, L_0x1bfb1d0, L_0x1bfb260, C4<1>, C4<1>;
L_0x1bfb520 .functor AND 1, L_0x1bfb3e0, v0x1bf6f40_0, C4<1>, C4<1>;
L_0x1bfb5e0 .functor OR 1, L_0x1bfaf20, L_0x1bfb520, C4<0>, C4<0>;
L_0x1bfb780 .functor NOT 1, v0x1bf6ea0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfb7f0 .functor OR 1, L_0x1bfb780, v0x1bf7080_0, C4<0>, C4<0>;
L_0x1bfb900 .functor AND 1, v0x1bf6f40_0, L_0x1bfb7f0, C4<1>, C4<1>;
L_0x1bfb9c0 .functor NOT 1, v0x1bf6e00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfbba0 .functor OR 1, L_0x1bfb9c0, v0x1bf6ea0_0, C4<0>, C4<0>;
L_0x1bfbc10 .functor NOT 1, v0x1bf6e00_0, C4<0>, C4<0>, C4<0>;
L_0x1bfbcf0 .functor OR 1, L_0x1bfbc10, v0x1bf7080_0, C4<0>, C4<0>;
L_0x1bfbdb0 .functor OR 1, L_0x1bfbba0, L_0x1bfbcf0, C4<0>, C4<0>;
L_0x1bfbc80 .functor XNOR 1, L_0x1bfb900, L_0x1bfbdb0, C4<0>, C4<0>;
v0x1bf7790_0 .net *"_ivl_12", 0 0, L_0x1bfb780;  1 drivers
v0x1bf7870_0 .net *"_ivl_14", 0 0, L_0x1bfb7f0;  1 drivers
v0x1bf7950_0 .net *"_ivl_18", 0 0, L_0x1bfb9c0;  1 drivers
v0x1bf7a40_0 .net *"_ivl_2", 0 0, L_0x1bfb1d0;  1 drivers
v0x1bf7b20_0 .net *"_ivl_20", 0 0, L_0x1bfbba0;  1 drivers
v0x1bf7c50_0 .net *"_ivl_22", 0 0, L_0x1bfbc10;  1 drivers
v0x1bf7d30_0 .net *"_ivl_24", 0 0, L_0x1bfbcf0;  1 drivers
v0x1bf7e10_0 .net *"_ivl_28", 0 0, L_0x1bfbc80;  1 drivers
L_0x7f98ea485060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1bf7ed0_0 .net *"_ivl_30", 0 0, L_0x7f98ea485060;  1 drivers
v0x1bf8040_0 .net *"_ivl_4", 0 0, L_0x1bfb260;  1 drivers
v0x1bf8120_0 .net *"_ivl_6", 0 0, L_0x1bfb3e0;  1 drivers
v0x1bf8200_0 .net "a", 0 0, v0x1bf6e00_0;  alias, 1 drivers
v0x1bf82a0_0 .net "b", 0 0, v0x1bf6ea0_0;  alias, 1 drivers
v0x1bf8390_0 .net "c", 0 0, v0x1bf6f40_0;  alias, 1 drivers
v0x1bf8480_0 .net "d", 0 0, v0x1bf7080_0;  alias, 1 drivers
v0x1bf8570_0 .net "out_pos", 0 0, L_0x1bfbfe0;  alias, 1 drivers
v0x1bf8630_0 .net "out_sop", 0 0, L_0x1bfb5e0;  alias, 1 drivers
v0x1bf8800_0 .net "pos0", 0 0, L_0x1bfb900;  1 drivers
v0x1bf88c0_0 .net "pos1", 0 0, L_0x1bfbdb0;  1 drivers
v0x1bf8980_0 .net "sop_term1", 0 0, L_0x1bfaf20;  1 drivers
v0x1bf8a40_0 .net "sop_term2", 0 0, L_0x1bfb520;  1 drivers
L_0x1bfbfe0 .functor MUXZ 1, L_0x7f98ea485060, L_0x1bfb900, L_0x1bfbc80, C4<>;
S_0x1bf8bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b9f320;
 .timescale -12 -12;
E_0x1b9b9f0 .event anyedge, v0x1bf99b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bf99b0_0;
    %nor/r;
    %assign/vec4 v0x1bf99b0_0, 0;
    %wait E_0x1b9b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bf62d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf7170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf7210_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1bf62d0;
T_4 ;
    %wait E_0x1bb2270;
    %load/vec4 v0x1bf72b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1bf7170_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bf62d0;
T_5 ;
    %wait E_0x1bb2110;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %wait E_0x1bb2110;
    %load/vec4 v0x1bf7170_0;
    %store/vec4 v0x1bf7210_0, 0, 1;
    %fork t_1, S_0x1bf6600;
    %jmp t_0;
    .scope S_0x1bf6600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bf6840_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1bf6840_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bb2110;
    %load/vec4 v0x1bf6840_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf6840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bf6840_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1bf62d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bb2270;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf7080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf6ea0_0, 0;
    %assign/vec4 v0x1bf6e00_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1bf7170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1bf7210_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b9f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf9550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf99b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b9f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bf9550_0;
    %inv;
    %store/vec4 v0x1bf9550_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b9f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf6fe0_0, v0x1bf9c30_0, v0x1bf9370_0, v0x1bf9410_0, v0x1bf94b0_0, v0x1bf95f0_0, v0x1bf9870_0, v0x1bf97d0_0, v0x1bf9730_0, v0x1bf9690_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b9f320;
T_9 ;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b9f320;
T_10 ;
    %wait E_0x1bb2270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf9910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
    %load/vec4 v0x1bf9b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf9910_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bf9870_0;
    %load/vec4 v0x1bf9870_0;
    %load/vec4 v0x1bf97d0_0;
    %xor;
    %load/vec4 v0x1bf9870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bf9730_0;
    %load/vec4 v0x1bf9730_0;
    %load/vec4 v0x1bf9690_0;
    %xor;
    %load/vec4 v0x1bf9730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bf9910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf9910_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response23/top_module.sv";
