#define MASK_AON_DBG_APB_APCPU_AWSTASHLPIDENS                                                         0x100000
#define MASK_AON_DBG_APB_APCPU_AWSTASHLPIDS                                                           0xf0000
#define MASK_AON_DBG_APB_APCPU_CFGTE                                                                  0xf00
#define MASK_AON_DBG_APB_APCPU_AA64NAA32                                                              0xf
#define MASK_AON_DBG_APB_APCPU_SPNIDEN                                                                0x8
#define MASK_AON_DBG_APB_APCPU_SPIDEN                                                                 0x4
#define MASK_AON_DBG_APB_APCPU_NIDEN                                                                  0x2
#define MASK_AON_DBG_APB_APCPU_DBGEN                                                                  0x1
#define MASK_AON_DBG_APB_DAP_DEVICEEN                                                                 0x80000000
#define MASK_AON_DBG_APB_DAP_DBGEN                                                                    0x40000000
#define MASK_AON_DBG_APB_DAP_SPIDBGEN                                                                 0x20000000
#define MASK_AON_DBG_APB_VDSP_DBGEN                                                                   0x800
#define MASK_AON_DBG_APB_GPU_DBGEN                                                                    0x400
#define MASK_AON_DBG_APB_TG_JTAG_EN                                                                   0x200
#define MASK_AON_DBG_APB_LTE_JTAG_EN                                                                  0x100
#define MASK_AON_DBG_APB_AON_CM4_DBGEN                                                                0x80
#define MASK_AON_DBG_APB_DJTAG_EN                                                                     0x40
#define MASK_AON_DBG_APB_AG_JTAG_EN                                                                   0x20
#define MASK_AON_DBG_APB_MJTAG_EN                                                                     0x10
#define MASK_AON_DBG_APB_CSSYS_NIDEN                                                                  0x8
#define MASK_AON_DBG_APB_CSSYS_SPNIDEN                                                                0x4
#define MASK_AON_DBG_APB_CSSYS_SPIDEN                                                                 0x2
#define MASK_AON_DBG_APB_CSSYS_DBGEN                                                                  0x1
#define MASK_AON_DBG_APB_CR5_NIDEN                                                                    0x2
#define MASK_AON_DBG_APB_CR5_DBGEN                                                                    0x1
#define MASK_AON_DBG_APB_APCPU_SPNIDEN_NON_SEC                                                        0x8
#define MASK_AON_DBG_APB_APCPU_SPIDEN_NON_SEC                                                         0x4
#define MASK_AON_DBG_APB_APCPU_NIDEN_NON_SEC                                                          0x2
#define MASK_AON_DBG_APB_APCPU_DBGEN_NON_SEC                                                          0x1
#define MASK_AON_DBG_APB_DAP_DEVICEEN_NON_SEC                                                         0x80000000
#define MASK_AON_DBG_APB_DAP_DBGEN_NON_SEC                                                            0x40000000
#define MASK_AON_DBG_APB_DAP_SPIDBGEN_NON_SEC                                                         0x20000000
#define MASK_AON_DBG_APB_VDSP_DBGEN_NON_SEC                                                           0x800
#define MASK_AON_DBG_APB_GPU_DBGEN_NON_SEC                                                            0x400
#define MASK_AON_DBG_APB_TG_JTAG_EN_NON_SEC                                                           0x200
#define MASK_AON_DBG_APB_LTE_JTAG_EN_NON_SEC                                                          0x100
#define MASK_AON_DBG_APB_AON_CM4_DBGEN_NON_SEC                                                        0x80
#define MASK_AON_DBG_APB_DJTAG_EN_NON_SEC                                                             0x40
#define MASK_AON_DBG_APB_AG_JTAG_EN_NON_SEC                                                           0x20
#define MASK_AON_DBG_APB_MJTAG_EN_NON_SEC                                                             0x10
#define MASK_AON_DBG_APB_CSSYS_NIDEN_NON_SEC                                                          0x8
#define MASK_AON_DBG_APB_CSSYS_SPNIDEN_NON_SEC                                                        0x4
#define MASK_AON_DBG_APB_CSSYS_SPIDEN_NON_SEC                                                         0x2
#define MASK_AON_DBG_APB_CSSYS_DBGEN_NON_SEC                                                          0x1
#define MASK_AON_DBG_APB_CR5_NIDEN_NON_SEC                                                            0x2
#define MASK_AON_DBG_APB_CR5_DBGEN_NON_SEC                                                            0x1
#define MASK_AON_DBG_APB_EFUSE_DEBUG_BOND_OFF                                                         0x80000000
#define MASK_AON_DBG_APB_EFUSE_SECURE_DEBUG                                                           0x40000000
#define MASK_PUB_APB_SOFT_CMD_NUM                                                                     0x700
#define MASK_PUB_APB_SOFT_CMD_FC_SEL                                                                  0x30
#define MASK_PUB_APB_SOFT_CMD_RESP                                                                    0x8
#define MASK_PUB_APB_SOFT_CMD_DONE                                                                    0x4
#define MASK_PUB_APB_SOFT_CMD_START                                                                   0x1
#define MASK_PUB_APB_SOFT_CMD_SEQL                                                                    0xffffffff
#define MASK_PUB_APB_SOFT_CMD_SEQH                                                                    0xffffffff
#define MASK_PUB_APB_SOFT_CMD_STEP                                                                    0xffffffff
#define MASK_PUB_APB_DPLL_PRE_DIV_MONITOR_GATE_AUTO_EN_STATUS                                         0xc
#define MASK_PUB_APB_DPLL_PRE_DIV_MONITOR_WAIT_EN_STATUS                                              0x3
#define MASK_PUB_APB_DFI_MON_IDLE_CNT                                                                 0xff00
#define MASK_PUB_APB_DFI_MON_TIMER_DELAY                                                              0xff
#define MASK_PUB_APB_URGENT_CHN_SEL                                                                   0x2
#define MASK_PUB_APB_QOS_URGENT_SEL                                                                   0x1
#define MASK_PUB_APB_CH6_DMC_STOP_CG_EN                                                               0x40000
#define MASK_PUB_APB_CH5_DMC_STOP_CG_EN                                                               0x20000
#define MASK_PUB_APB_CH4_DMC_STOP_CG_EN                                                               0x10000
#define MASK_PUB_APB_CH3_DMC_STOP_CG_EN                                                               0x8000
#define MASK_PUB_APB_CH2_DMC_STOP_CG_EN                                                               0x4000
#define MASK_PUB_APB_CH1_DMC_STOP_CG_EN                                                               0x2000
#define MASK_PUB_APB_CH0_DMC_STOP_CG_EN                                                               0x1000
#define MASK_PUB_APB_LP_STAT_MTX_CG_EN                                                                0x800
#define MASK_PUB_APB_OT_DETECT_CLK_EB                                                                 0x200
#define MASK_PUB_APB_PUB_CLK_CSSYS_PTM_EB                                                             0x100
#define MASK_PUB_APB_PUB_APB_PTM_REG_EB                                                               0x80
#define MASK_PUB_APB_PUB_CLK_DMC_PTM_EB                                                               0x40
#define MASK_PUB_APB_PUB_APB_INT_EB                                                                   0x20
#define MASK_PUB_APB_PUB_APB_BIST_REG_EB                                                              0x10
#define MASK_PUB_APB_PUB_AHB_QOSC_REG_EB                                                              0x8
#define MASK_PUB_APB_PUB_AHB_REG_EB                                                                   0x4
#define MASK_PUB_APB_PUB_AHB_BUS_EB                                                                   0x2
#define MASK_PUB_APB_PUB_PHY_REG_EB                                                                   0x1
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_S0                                                       0x8000000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_S0                                                       0x4000000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_M1                                                       0x2000000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_M1                                                       0x1000000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_AP_AON_M0                                                       0x800000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_AP_AON_M0                                                       0x400000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_ISP_VDSP_S0                                                     0x200000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_ISP_VDSP_S0                                                     0x100000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_ISP_VDSP_M1                                                     0x80000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_ISP_VDSP_M1                                                     0x40000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_ISP_VDSP_M0                                                     0x20000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_ISP_VDSP_M0                                                     0x10000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_DPU_ISP_S0                                                      0x8000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_DPU_ISP_S0                                                      0x4000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_DPU_ISP_M1                                                      0x2000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_DPU_ISP_M1                                                      0x1000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_DPU_ISP_M0                                                      0x800
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_DPU_ISP_M0                                                      0x400
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S3                                                      0x200
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S3                                                      0x100
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S2                                                      0x80
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S2                                                      0x40
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S1                                                      0x20
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S1                                                      0x10
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_S0                                                      0x8
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_S0                                                      0x4
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUB_CFG_M0                                                      0x2
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUB_CFG_M0                                                      0x1
#define MASK_PUB_APB_INT_DFS_VOTE_DONE_CG_EN                                                          0x400
#define MASK_PUB_APB_MEM_FW_PUB_CACTIVE_CG_EN                                                         0x200
#define MASK_PUB_APB_INT_DMC_MPU_VIO_CG_EN                                                            0x100
#define MASK_PUB_APB_INT_MEM_FW_CG_EN                                                                 0x80
#define MASK_PUB_APB_INT_DFS_GIVEUP_CG_EN                                                             0x40
#define MASK_PUB_APB_INT_DFS_DENY_CG_EN                                                               0x20
#define MASK_PUB_APB_INT_DFS_ERROR_CG_EN                                                              0x10
#define MASK_PUB_APB_INT_HARDWARE_DFS_EXIT_CG_EN                                                      0x8
#define MASK_PUB_APB_INT_DFS_COMPLETE_CG_EN                                                           0x4
#define MASK_PUB_APB_INT_DFI_BUS_MONITOR_CG_EN                                                        0x2
#define MASK_PUB_APB_INT_REQ_PUB_PTM_CG_EN                                                            0x1
#define MASK_PUB_APB_PTM_TIMER_EN                                                                     0x8
#define MASK_PUB_APB_LATMON_TIMER_EN                                                                  0x4
#define MASK_PUB_APB_BWMON_TIMER_EN                                                                   0x2
#define MASK_PUB_APB_DBM_TIMER_EN                                                                     0x1
#define MASK_PUB_APB_BV_FV_EQUAL_INC_EN                                                               0x20000000
#define MASK_PUB_APB_DBM_PERCENT_SEL                                                                  0x1c000000
#define MASK_PUB_APB_DFS_VOTE_DMC_REF_AG_EN                                                           0x2000000
#define MASK_PUB_APB_DFS_APB_ACCESS_CLK_AUTO_EN                                                       0x1000000
#define MASK_PUB_APB_VOTE_CK_OPEN_CNT                                                                 0x1fe000
#define MASK_PUB_APB_TIMING_WINDOW_SEL                                                                0x1c00
#define MASK_PUB_APB_VOTE_UNIT_TRANS_EN                                                               0x200
#define MASK_PUB_APB_SW_FORCE_VOTE_MASK_EN                                                            0x100
#define MASK_PUB_APB_SW_FORCE_VOTE_MASK                                                               0xff
#define MASK_PUB_APB_VOTE_TAR_FRQ                                                                     0xe00
#define MASK_PUB_APB_VOTE_NEXT_STATE                                                                  0x1e0
#define MASK_PUB_APB_VOTE_CUR_STATE                                                                   0x1e
#define MASK_PUB_APB_VOTE_BW_OVERFLOW                                                                 0x1
#define MASK_PUB_APB_DFS_LOCK_DELAY_EN                                                                0x80000000
#define MASK_PUB_APB_REG_DFS_LOCK_DELAY_CNT                                                           0x78000000
#define MASK_PUB_APB_DFI_MASK_WAIT_LSLP_EN                                                            0x1000000
#define MASK_PUB_APB_DFI_MASK_WAIT_TIME_LSLP                                                          0xff0000
#define MASK_PUB_APB_DFI_MASK_WAIT_EN                                                                 0x100
#define MASK_PUB_APB_DFI_MASK_WAIT_TIME                                                               0xff
#define MASK_PUB_APB_DMC_FIXED_QOS_EN                                                                 0x7f
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH3                                                              0xf0000000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH3                                                              0xf000000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH2                                                              0xf00000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH2                                                              0xf0000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH1                                                              0xf000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH1                                                              0xf00
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH0                                                              0xf0
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH0                                                              0xf
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH6                                                              0xf00000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH6                                                              0xf0000
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH5                                                              0xf000
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH5                                                              0xf00
#define MASK_PUB_APB_DMC_FIXED_ARQOS_CH4                                                              0xf0
#define MASK_PUB_APB_DMC_FIXED_AWQOS_CH4                                                              0xf
#define MASK_PUB_APB_ARQOS_URGENT_CH3                                                                 0xf0000000
#define MASK_PUB_APB_AWQOS_URGENT_CH3                                                                 0xf000000
#define MASK_PUB_APB_ARQOS_URGENT_CH2                                                                 0xf00000
#define MASK_PUB_APB_AWQOS_URGENT_CH2                                                                 0xf0000
#define MASK_PUB_APB_ARQOS_URGENT_CH1                                                                 0xf000
#define MASK_PUB_APB_AWQOS_URGENT_CH1                                                                 0xf00
#define MASK_PUB_APB_ARQOS_URGENT_CH0                                                                 0xf0
#define MASK_PUB_APB_AWQOS_URGENT_CH0                                                                 0xf
#define MASK_PUB_APB_ARQOS_URGENT_CH7                                                                 0xf0000000
#define MASK_PUB_APB_AWQOS_URGENT_CH7                                                                 0xf000000
#define MASK_PUB_APB_ARQOS_URGENT_CH6                                                                 0xf00000
#define MASK_PUB_APB_AWQOS_URGENT_CH6                                                                 0xf0000
#define MASK_PUB_APB_ARQOS_URGENT_CH5                                                                 0xf000
#define MASK_PUB_APB_AWQOS_URGENT_CH5                                                                 0xf00
#define MASK_PUB_APB_ARQOS_URGENT_CH4                                                                 0xf0
#define MASK_PUB_APB_AWQOS_URGENT_CH4                                                                 0xf
#define MASK_PUB_APB_DFS_VOTE_DONE_INT_CLR                                                            0x8000
#define MASK_PUB_APB_DFS_VOTE_DONE_INT_EN                                                             0x4000
#define MASK_PUB_APB_DFS_GIVEUP_INT_CLR                                                               0x2000
#define MASK_PUB_APB_DFS_GIVEUP_INT_EN                                                                0x1000
#define MASK_PUB_APB_DFS_DENY_INT_CLR                                                                 0x800
#define MASK_PUB_APB_DFS_DENY_INT_EN                                                                  0x400
#define MASK_PUB_APB_DMC_MPU_VIO_INT_CLR                                                              0x200
#define MASK_PUB_APB_DMC_MPU_VIO_INT_EN                                                               0x100
#define MASK_PUB_APB_MEM_FW_INT_CLR                                                                   0x80
#define MASK_PUB_APB_MEM_FW_INT_EN                                                                    0x40
#define MASK_PUB_APB_DFS_ERROR_INT_CLR                                                                0x20
#define MASK_PUB_APB_DFS_ERROR_INT_EN                                                                 0x10
#define MASK_PUB_APB_DFS_COMPLETE_INT_CLR                                                             0x8
#define MASK_PUB_APB_DFS_COMPLETE_INT_EN                                                              0x4
#define MASK_PUB_APB_HW_DFS_EXIT_INT_CLR                                                              0x2
#define MASK_PUB_APB_HW_DFS_EXIT_INT_EN                                                               0x1
#define MASK_PUB_APB_DFS_HW_MIN_FREQ_UP_FORCE_TRIG_ACK                                                0x40000000
#define MASK_PUB_APB_DFS_USED_PLL                                                                     0x38000000
#define MASK_PUB_APB_DFS_FC_SEL                                                                       0x7000000
#define MASK_PUB_APB_SRC_AVAIL_PLL                                                                    0xe00000
#define MASK_PUB_APB_DFS_URGENT_WAIT_TIMEOUT_FLAG                                                     0x100000
#define MASK_PUB_APB_DFS_GIVEUP_INT_RAW                                                               0x80000
#define MASK_PUB_APB_INT_DFS_GIVEUP                                                                   0x40000
#define MASK_PUB_APB_DFS_DENY_INT_RAW                                                                 0x20000
#define MASK_PUB_APB_INT_DFS_DENY                                                                     0x10000
#define MASK_PUB_APB_HW_DFS_FSM_STATE                                                                 0xf800
#define MASK_PUB_APB_HW_DFS_FSM_IDLE                                                                  0x400
#define MASK_PUB_APB_INT_DMC_MPU_VIO_RAW                                                              0x200
#define MASK_PUB_APB_INT_DMC_MPU_VIO                                                                  0x100
#define MASK_PUB_APB_INT_MEM_FW_RAW                                                                   0x80
#define MASK_PUB_APB_INT_MEM_FW                                                                       0x40
#define MASK_PUB_APB_DFS_ERROR_INT_RAW                                                                0x20
#define MASK_PUB_APB_INT_DFS_ERROR                                                                    0x10
#define MASK_PUB_APB_DFS_COMPLETE_INT_RAW                                                             0x8
#define MASK_PUB_APB_INT_DFS_COMPLETE                                                                 0x4
#define MASK_PUB_APB_HW_DFS_EXIT_INT_RAW                                                              0x2
#define MASK_PUB_APB_INT_HW_DFS_EXIT                                                                  0x1
#define MASK_PUB_APB_DFS_SW_FSM_STATE                                                                 0x70
#define MASK_PUB_APB_DFS_VOTE_DONE_INT_RAW                                                            0x2
#define MASK_PUB_APB_INT_DFS_VOTE_DONE                                                                0x1
#define MASK_PUB_APB_DFS_FC_REQ_DELAY                                                                 0x7
#define MASK_PUB_APB_DFS_SW_MODE                                                                      0x40
#define MASK_PUB_APB_HW_DFS_STOP_ENABLE                                                               0x20
#define MASK_PUB_APB_HW_DFS_RESTART_ENABLE                                                            0x10
#define MASK_PUB_APB_AUTO_STOP_NOC_ENABLE                                                             0x8
#define MASK_PUB_APB_AUTO_STOP_DFS_ENABLE                                                             0x4
#define MASK_PUB_APB_PUB_DFS_EN                                                                       0x2
#define MASK_PUB_APB_PUB_LP_EN                                                                        0x1
#define MASK_PUB_APB_PU_NUM                                                                           0xff000000
#define MASK_PUB_APB_PU_NUM_PUB_CFG                                                                   0xff0000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUBCP_AG_S0                                                     0x8000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUBCP_AG_S0                                                     0x4000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUBCP_AG_M1                                                     0x2000
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUBCP_AG_M1                                                     0x1000
#define MASK_PUB_APB_CSYSACK_SYNC_SEL_PUBCP_AG_M0                                                     0x800
#define MASK_PUB_APB_CACTIVE_SYNC_SEL_PUBCP_AG_M0                                                     0x400
#define MASK_PUB_APB_LP_FORCE_ISP_VDSP_S0                                                             0x20
#define MASK_PUB_APB_LP_EB_ISP_VDSP_S0                                                                0x10
#define MASK_PUB_APB_LP_FORCE_ISP_VDSP_M1                                                             0x8
#define MASK_PUB_APB_LP_EB_ISP_VDSP_M1                                                                0x4
#define MASK_PUB_APB_LP_FORCE_ISP_VDSP_M0                                                             0x2
#define MASK_PUB_APB_LP_EB_ISP_VDSP_M0                                                                0x1
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S3                                                              0x8000000
#define MASK_PUB_APB_LP_EB_PUB_CFG_S3                                                                 0x4000000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S2                                                              0x2000000
#define MASK_PUB_APB_LP_EB_PUB_CFG_S2                                                                 0x1000000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S1                                                              0x800000
#define MASK_PUB_APB_LP_EB_PUB_CFG_S1                                                                 0x400000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_S0                                                              0x200000
#define MASK_PUB_APB_LP_EB_PUB_CFG_S0                                                                 0x100000
#define MASK_PUB_APB_LP_FORCE_PUB_CFG_M0                                                              0x80000
#define MASK_PUB_APB_LP_EB_PUB_CFG_M0                                                                 0x40000
#define MASK_PUB_APB_LP_FORCE_PUBCP_AG_S0                                                             0x20000
#define MASK_PUB_APB_LP_EB_PUBCP_AG_S0                                                                0x10000
#define MASK_PUB_APB_LP_FORCE_PUBCP_AG_M1                                                             0x8000
#define MASK_PUB_APB_LP_EB_PUBCP_AG_M1                                                                0x4000
#define MASK_PUB_APB_LP_FORCE_PUBCP_AG_M0                                                             0x2000
#define MASK_PUB_APB_LP_EB_PUBCP_AG_M0                                                                0x1000
#define MASK_PUB_APB_LP_FORCE_AP_AON_S0                                                               0x800
#define MASK_PUB_APB_LP_EB_AP_AON_S0                                                                  0x400
#define MASK_PUB_APB_LP_FORCE_AP_AON_M1                                                               0x200
#define MASK_PUB_APB_LP_EB_AP_AON_M1                                                                  0x100
#define MASK_PUB_APB_LP_FORCE_AP_AON_M0                                                               0x80
#define MASK_PUB_APB_LP_EB_AP_AON_M0                                                                  0x40
#define MASK_PUB_APB_LP_FORCE_DPU_ISP_S0                                                              0x20
#define MASK_PUB_APB_LP_EB_DPU_ISP_S0                                                                 0x10
#define MASK_PUB_APB_LP_FORCE_DPU_ISP_M1                                                              0x8
#define MASK_PUB_APB_LP_EB_DPU_ISP_M1                                                                 0x4
#define MASK_PUB_APB_LP_FORCE_DPU_ISP_M0                                                              0x2
#define MASK_PUB_APB_LP_EB_DPU_ISP_M0                                                                 0x1
#define MASK_PUB_APB_LP_NUM_PUB_CFG                                                                   0xffff0000
#define MASK_PUB_APB_LP_NUM                                                                           0xffff
#define MASK_PUB_APB_PUB_CLK_DDR_EN_BY_FENCING_RELEASE                                                0x80000000
#define MASK_PUB_APB_DDR_FENCING_EN                                                                   0x40000000
#define MASK_PUB_APB_FENCING_CHNL_IDLE_CNT                                                            0x3fffffff
#define MASK_PUB_APB_AON_BASE_ADDR                                                                    0xf8000
#define MASK_PUB_APB_PUB_CP_BASE_ADDR                                                                 0x7c00
#define MASK_PUB_APB_WTL_CP_BASE_ADDR                                                                 0x3e0
#define MASK_PUB_APB_AG_CP_BASE_ADDR                                                                  0x1f
#define MASK_PUB_APB_LP_WAIT_CGM_BUSY_SEL                                                             0x4
#define MASK_PUB_APB_CGM_PUB_DFS_SEL                                                                  0x2
#define MASK_PUB_APB_CGM_PUB_DFS_EN                                                                   0x1
#define MASK_PUB_APB_BIST_FAIL_FLAG_CH2                                                               0x400
#define MASK_PUB_APB_BIST_FAIL_FLAG_CH1                                                               0x200
#define MASK_PUB_APB_BIST_FAIL_FLAG_CH0                                                               0x100
#define MASK_PUB_APB_BIST_PORT6_EN                                                                    0x40
#define MASK_PUB_APB_BIST_PORT5_EN                                                                    0x20
#define MASK_PUB_APB_BIST_PORT4_EN                                                                    0x10
#define MASK_PUB_APB_BIST_PORT3_EN                                                                    0x8
#define MASK_PUB_APB_BIST_PORT2_EN                                                                    0x4
#define MASK_PUB_APB_BIST_PORT1_EN                                                                    0x2
#define MASK_PUB_APB_BIST_PORT0_EN                                                                    0x1
#define MASK_PUB_APB_DMC_SOFT_RST                                                                     0x4
#define MASK_PUB_APB_DCC_SOFT_RST                                                                     0x2
#define MASK_PUB_APB_DDRPHY_SOFT_RST                                                                  0x1
#define MASK_PUB_APB_MC_IDLE_WAIT_CTRL                                                                0xffffffff
#define MASK_PUB_APB_AWQOS_THRESHOLD_PUBCP_AG                                                         0xf0000000
#define MASK_PUB_APB_ARQOS_THRESHOLD_PUBCP_AG                                                         0xf000000
#define MASK_PUB_APB_AWQOS_THRESHOLD_DPU_ISP                                                          0xf00000
#define MASK_PUB_APB_ARQOS_THRESHOLD_DPU_ISP                                                          0xf0000
#define MASK_PUB_APB_AWQOS_THRESHOLD_AP_AON                                                           0xf000
#define MASK_PUB_APB_ARQOS_THRESHOLD_AP_AON                                                           0xf00
#define MASK_PUB_APB_AON_AWQOS                                                                        0xf0
#define MASK_PUB_APB_AON_ARQOS                                                                        0xf
#define MASK_PUB_APB_AWQOS_THRESHOLD_ISP_VDSP                                                         0xf0
#define MASK_PUB_APB_ARQOS_THRESHOLD_ISP_VDSP                                                         0xf
#define MASK_PUB_APB_PUB_CLK_DFS_SLEEP_AUTO_GATE_EN                                                   0x80000000
#define MASK_PUB_APB_CLK_AON_APB_AUTO_GATE_EN                                                         0x40000000
#define MASK_PUB_APB_CLK_DMC_REF_AUTO_GATE_EN                                                         0x20000000
#define MASK_PUB_APB_PUB_CLK_DFS_AUTO_GATE_EN                                                         0x10000000
#define MASK_PUB_APB_DMC_DFI_MON_AUTO_GATE_EN                                                         0x8000000
#define MASK_PUB_APB_DMC_SREF_AUTO_GATE_EN                                                            0x4000000
#define MASK_PUB_APB_DDR_PHY_AUTO_GATE_EN                                                             0x2000000
#define MASK_PUB_APB_DDR_UMCTL_AUTO_GATE_EN                                                           0x1000000
#define MASK_PUB_APB_PUB_CLK_DMC_BIST_EB                                                              0x800000
#define MASK_PUB_APB_PUB_CLK_DMC_REF_EB                                                               0x400000
#define MASK_PUB_APB_PUB_CLK_CSSYS_EB                                                                 0x200000
#define MASK_PUB_APB_PUB_CLK_AON_APB_EB                                                               0x100000
#define MASK_PUB_APB_PUB_CLK_PHY_X2_FORCE_PHASE                                                       0xc0000
#define MASK_PUB_APB_PUB_CLK_PHY_X2_FORCE_PHASE_SEL                                                   0x20000
#define MASK_PUB_APB_PUB_CLK_PHY_X2_FORCE_BYP                                                         0x10000
#define MASK_PUB_APB_PUB_CLK_DFS_EB                                                                   0x8000
#define MASK_PUB_APB_PUB_CLK_DMC_X1_PTM_EB                                                            0x4000
#define MASK_PUB_APB_PUB_CLK_MLB_D2_EB                                                                0x2000
#define MASK_PUB_APB_PUB_CLK_DMC_D2_EB                                                                0x1000
#define MASK_PUB_APB_PUB_CLK_DMC_X1_EB                                                                0x800
#define MASK_PUB_APB_PUB_CLK_PHY_X2_EB                                                                0x400
#define MASK_PUB_APB_PUB_CLK_DCC_EB                                                                   0x200
#define MASK_PUB_APB_PUB_DDR_CLK_EB                                                                   0x100
#define MASK_PUB_APB_TIMER_CLK_AON_APB_OPEN_EN                                                        0x80
#define MASK_PUB_APB_PUB_CLK_DMC_X1_PTM_AUTO_GATE_EN                                                  0x40
#define MASK_PUB_APB_PUB_CLK_MLB_D2_CGM_SEL                                                           0x20
#define MASK_PUB_APB_PUB_CLK_DMC_D2_CGM_SEL                                                           0x10
#define MASK_PUB_APB_PUB_CLK_DMC_X1_CGM_SEL                                                           0x8
#define MASK_PUB_APB_PUB_CLK_PHY_X2_CGM_SEL                                                           0x4
#define MASK_PUB_APB_PUB_CLK_DCC_CGM_SEL                                                              0x2
#define MASK_PUB_APB_PUB_DDR_CLK_CGM_SEL                                                              0x1
#define MASK_PUB_APB_DMC_CLK_INIT_SW_START                                                            0x1
#define MASK_PUB_APB_DFS_LP_CTRL_CUR_STATE                                                            0x7000
#define MASK_PUB_APB_DMC_CLK_HW_CUR_STATE                                                             0xf0
#define MASK_PUB_APB_DMC_CUR_CLK_MODE                                                                 0xc
#define MASK_PUB_APB_DMC_CLK_INIT_SW_DONE                                                             0x1
#define MASK_PUB_APB_DMC_STOP_WAIT_CNT                                                                0xff0000
#define MASK_PUB_APB_DMC_SLEEP_FORCE_FINISH_MODE                                                      0x100
#define MASK_PUB_APB_DESKEW_PLL_PD_DEFAULT_SW                                                         0x20
#define MASK_PUB_APB_DESKEW_PLL_PD_DEFAULT_SEL                                                        0x10
#define MASK_PUB_APB_DMC_SLEEP_CLK_AUTO_MODE                                                          0x2
#define MASK_PUB_APB_DFS_CLK_AUTO_MODE                                                                0x1
#define MASK_PUB_APB_DSKDLL_DCC_FINE_WAIT_SRC_SW                                                      0x400
#define MASK_PUB_APB_DSKDLL_DCC_COARSE_WAIT_SRC_SW                                                    0x200
#define MASK_PUB_APB_DSKPLL_LOCK_WAIT_SRC_SW                                                          0x100
#define MASK_PUB_APB_DDL_ADJS_V_WAIT_EN                                                               0x8
#define MASK_PUB_APB_DSKDLL_DCC_FINE_WAIT_EN                                                          0x4
#define MASK_PUB_APB_DSKDLL_DCC_COARSE_WAIT_EN                                                        0x2
#define MASK_PUB_APB_DSKPLL_LOCK_WAIT_EN                                                              0x1
#define MASK_PUB_APB_WAIT_CNT_DSKPLL_PWRON_TIME                                                       0xffff0000
#define MASK_PUB_APB_WAIT_CNT_DSKPLL_LOCK_TIME                                                        0xffff
#define MASK_PUB_APB_WAIT_CNT_DSKDLL_DCC_FINE_TIME                                                    0xffff0000
#define MASK_PUB_APB_WAIT_CNT_DSKDLL_DCC_COARSE_TIME                                                  0xffff
#define MASK_PUB_APB_WAIT_CNT_DFS_RESET_OFF_TIME                                                      0xff000000
#define MASK_PUB_APB_WAIT_CNT_DFS_RESET_ON_TIME                                                       0xff0000
#define MASK_PUB_APB_WAIT_CNT_DFS_CLK_OFF_TIME                                                        0xff
#define MASK_PUB_APB_WAIT_CNT_DDL_ADJS_V_HIGH_TIME                                                    0xff0000
#define MASK_PUB_APB_WAIT_CNT_DDL_ADJS_V_LOW_TIME                                                     0xff
#define MASK_PUB_APB_PTEST_DDL_SCOUT                                                                  0x4000000
#define MASK_PUB_APB_PTEST_DDL_SCIN                                                                   0x2000000
#define MASK_PUB_APB_PTEST_DDL_SE                                                                     0x1000000
#define MASK_PUB_APB_DMC_DDL_SW_ADJS                                                                  0x1ff00
#define MASK_PUB_APB_DMC_DDL_SW_UPDATE                                                                0x80
#define MASK_PUB_APB_DMC_DDL_SW_BYPASS                                                                0x40
#define MASK_PUB_APB_DMC_DDL_SW_RESET                                                                 0x20
#define MASK_PUB_APB_DMC_DDL_SW_ADJS_VALID                                                            0x10
#define MASK_PUB_APB_DMC_DDL_CFG_SRC_PURE_SW                                                          0x2
#define MASK_PUB_APB_DMC_DDL_CFG_SRC_SW                                                               0x1
#define MASK_PUB_APB_PUB_DFS_SW_LOCK_REQ                                                              0x8000000
#define MASK_PUB_APB_PUB_DFS_SW_LOCK_MODE                                                             0x4000000
#define MASK_PUB_APB_EMC_CKG_MODE_PURE_SW                                                             0x3000000
#define MASK_PUB_APB_EMC_CKG_D2_SEL_PURE_SW                                                           0xf00000
#define MASK_PUB_APB_PURE_SW_DFS_CLK_MODE                                                             0xc0000
#define MASK_PUB_APB_PURE_SW_DFS_DENY                                                                 0x10000
#define MASK_PUB_APB_PURE_SW_DFS_ACK                                                                  0x8000
#define MASK_PUB_APB_PURE_SW_DFS_RESP                                                                 0x4000
#define MASK_PUB_APB_PURE_SW_DFS_FC_REQ                                                               0x2000
#define MASK_PUB_APB_PURE_SW_DFS_REQ                                                                  0x1000
#define MASK_PUB_APB_PURE_SW_DFS_FC_ACK                                                               0x800
#define MASK_PUB_APB_PURE_SW_DFS_FRQ_SEL                                                              0x700
#define MASK_PUB_APB_EMC_CKG_SEL_PURE_SW                                                              0xfe
#define MASK_PUB_APB_DFS_SW_DFS_MODE                                                                  0x1
#define MASK_PUB_APB_PUB_DFS_SWITCH_TYPE                                                              0x80000000
#define MASK_PUB_APB_PUB_DFS_SW_SWITCH_PERIOD                                                         0x3fc00000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_DEFAULT                                                         0x3f8000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO                                                                 0x7f00
#define MASK_PUB_APB_PUB_DFS_SW_DENY                                                                  0x80
#define MASK_PUB_APB_PUB_DFS_SW_FRQ_SEL                                                               0x70
#define MASK_PUB_APB_PUB_DFS_SW_RESP                                                                  0x8
#define MASK_PUB_APB_PUB_DFS_SW_ACK                                                                   0x4
#define MASK_PUB_APB_PUB_DFS_SW_REQ                                                                   0x2
#define MASK_PUB_APB_PUB_DFS_SW_ENABLE                                                                0x1
#define MASK_PUB_APB_PUB_DFS_SW_UG_DENY_EN                                                            0x400000
#define MASK_PUB_APB_PUB_DFS_SW_LP_DENY_EN                                                            0x200000
#define MASK_PUB_APB_PUB_DFS_SW_UG_CHK_EN                                                             0x100000
#define MASK_PUB_APB_PUB_DFS_SW_CLK_MODE_DEFAULT                                                      0xc0000
#define MASK_PUB_APB_PUB_DFS_SW_CLK_MODE                                                              0x30000
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_D2_DEFAULT                                                      0xf00
#define MASK_PUB_APB_PUB_DFS_SW_RATIO_D2                                                              0xf
#define MASK_PUB_APB_PUB_DFS_SW_DDL_ADJS_DEFAULT                                                      0x1ff0000
#define MASK_PUB_APB_PUB_DFS_SW_DDL_ADJS                                                              0x1ff
#define MASK_PUB_APB_PUB_DFS_URGENT_WAIT_TIMEOUT_PERIOD                                               0xffc0000
#define MASK_PUB_APB_PUB_DFS_URGENT_WAIT_TIMEOUT_EN                                                   0x20000
#define MASK_PUB_APB_PUB_DFS_SW_URGENT_WAIT_EN                                                        0x10000
#define MASK_PUB_APB_PUB_DFS_SW_URGENT_DENY_EN                                                        0xffff
#define MASK_PUB_APB_PUB_DFS_HW_DDL_ADJS_DEFAULT                                                      0x7fc00000
#define MASK_PUB_APB_PUB_DFS_HW_CLK_MODE_DEFAULT                                                      0x300000
#define MASK_PUB_APB_PUB_DFS_HW_RATIO_D2_DEFAULT                                                      0xf0000
#define MASK_PUB_APB_PUB_DFS_HW_RATIO_DEFAULT                                                         0x7f00
#define MASK_PUB_APB_PUB_DFS_HW_INITIAL_FREQ                                                          0x70
#define MASK_PUB_APB_PUB_DFS_HW_STOP                                                                  0x4
#define MASK_PUB_APB_PUB_DFS_HW_START                                                                 0x2
#define MASK_PUB_APB_PUB_DFS_HW_ENABLE                                                                0x1
#define MASK_PUB_APB_SW_FORCE_EXIT_SW_LP_WAIT_ACK                                                     0x80000000
#define MASK_PUB_APB_SW_FORCE_EXIT_HW_LP_WAIT_ACK                                                     0x40000000
#define MASK_PUB_APB_SW_FORCE_EXIT_LP_WAIT_REQ                                                        0x20000000
#define MASK_PUB_APB_PUB_DFS_HW_MIN_FREQ_UP_FORCE_TRIG                                                0x10000000
#define MASK_PUB_APB_PUB_DFS_HW_BWMON_MAX_EN                                                          0x8000000
#define MASK_PUB_APB_PUB_DFS_HW_BWMON_MAX_FREQ                                                        0x7000000
#define MASK_PUB_APB_PUB_DFS_HW_AVAIL_FREQ_EN                                                         0xff0000
#define MASK_PUB_APB_PUB_DFS_HW_CHECK_PLL_EN                                                          0x1000
#define MASK_PUB_APB_PUB_DFS_HW_MIN_FREQ_UP                                                           0x700
#define MASK_PUB_APB_PUB_DFS_HW_MIN_FREQ_DN                                                           0x70
#define MASK_PUB_APB_PUB_DFS_HW_MIN_EN_UP                                                             0x8
#define MASK_PUB_APB_PUB_DFS_HW_MIN_EN_DN                                                             0x4
#define MASK_PUB_APB_PUB_DFS_HW_MIN_LOAD                                                              0x2
#define MASK_PUB_APB_PUB_DFS_LP_PROT_EN                                                               0x1
#define MASK_PUB_APB_DFS_INC_REQ_HOLD_EN                                                              0x80000000
#define MASK_PUB_APB_DFS_DEC_TO_INC_EN                                                                0x40000000
#define MASK_PUB_APB_PUB_DFS_HW_DEC_UG_DENY_EN                                                        0x20000000
#define MASK_PUB_APB_PUB_DFS_HW_INC_UG_DENY_EN                                                        0x10000000
#define MASK_PUB_APB_PUB_DFS_HW_DEC_LP_DENY_EN                                                        0x8000000
#define MASK_PUB_APB_PUB_DFS_HW_INC_LP_DENY_EN                                                        0x4000000
#define MASK_PUB_APB_PUB_DFS_HW_DEC_UG_CHK_EN                                                         0x2000000
#define MASK_PUB_APB_PUB_DFS_HW_INC_UG_CHK_EN                                                         0x1000000
#define MASK_PUB_APB_PUB_DFS_HW_URGENT_WAIT_EN                                                        0x10000
#define MASK_PUB_APB_PUB_DFS_HW_URGENT_DENY_EN                                                        0xffff
#define MASK_PUB_APB_PUB_DFS_HW_F3_RATIO                                                              0x7f000000
#define MASK_PUB_APB_PUB_DFS_HW_F2_RATIO                                                              0x7f0000
#define MASK_PUB_APB_PUB_DFS_HW_F1_RATIO                                                              0x7f00
#define MASK_PUB_APB_PUB_DFS_HW_F0_RATIO                                                              0x7f
#define MASK_PUB_APB_PUB_DFS_HW_F7_RATIO                                                              0x7f000000
#define MASK_PUB_APB_PUB_DFS_HW_F6_RATIO                                                              0x7f0000
#define MASK_PUB_APB_PUB_DFS_HW_F5_RATIO                                                              0x7f00
#define MASK_PUB_APB_PUB_DFS_HW_F4_RATIO                                                              0x7f
#define MASK_PUB_APB_PUB_DFS_HW_F7_RATIO_D2                                                           0xf0000000
#define MASK_PUB_APB_PUB_DFS_HW_F6_RATIO_D2                                                           0xf000000
#define MASK_PUB_APB_PUB_DFS_HW_F5_RATIO_D2                                                           0xf00000
#define MASK_PUB_APB_PUB_DFS_HW_F4_RATIO_D2                                                           0xf0000
#define MASK_PUB_APB_PUB_DFS_HW_F3_RATIO_D2                                                           0xf000
#define MASK_PUB_APB_PUB_DFS_HW_F2_RATIO_D2                                                           0xf00
#define MASK_PUB_APB_PUB_DFS_HW_F1_RATIO_D2                                                           0xf0
#define MASK_PUB_APB_PUB_DFS_HW_F0_RATIO_D2                                                           0xf
#define MASK_PUB_APB_PUB_DFS_HW_F7_CLK_MODE                                                           0xc000
#define MASK_PUB_APB_PUB_DFS_HW_F6_CLK_MODE                                                           0x3000
#define MASK_PUB_APB_PUB_DFS_HW_F5_CLK_MODE                                                           0xc00
#define MASK_PUB_APB_PUB_DFS_HW_F4_CLK_MODE                                                           0x300
#define MASK_PUB_APB_PUB_DFS_HW_F3_CLK_MODE                                                           0xc0
#define MASK_PUB_APB_PUB_DFS_HW_F2_CLK_MODE                                                           0x30
#define MASK_PUB_APB_PUB_DFS_HW_F1_CLK_MODE                                                           0xc
#define MASK_PUB_APB_PUB_DFS_HW_F0_CLK_MODE                                                           0x3
#define MASK_PUB_APB_PUB_DFS_HW_F1_DDL_ADJS                                                           0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F0_DDL_ADJS                                                           0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F3_DDL_ADJS                                                           0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F2_DDL_ADJS                                                           0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F5_DDL_ADJS                                                           0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F4_DDL_ADJS                                                           0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F7_DDL_ADJS                                                           0x1ff0000
#define MASK_PUB_APB_PUB_DFS_HW_F6_DDL_ADJS                                                           0x1ff
#define MASK_PUB_APB_PUB_DFS_HW_F7_REQ_DURATION                                                       0xf0000000
#define MASK_PUB_APB_PUB_DFS_HW_F6_REQ_DURATION                                                       0xf000000
#define MASK_PUB_APB_PUB_DFS_HW_F5_REQ_DURATION                                                       0xf00000
#define MASK_PUB_APB_PUB_DFS_HW_F4_REQ_DURATION                                                       0xf0000
#define MASK_PUB_APB_PUB_DFS_HW_F3_REQ_DURATION                                                       0xf000
#define MASK_PUB_APB_PUB_DFS_HW_F2_REQ_DURATION                                                       0xf00
#define MASK_PUB_APB_PUB_DFS_HW_F1_REQ_DURATION                                                       0xf0
#define MASK_PUB_APB_PUB_DFS_HW_F0_REQ_DURATION                                                       0xf
#define MASK_PUB_APB_HW_DESKEW_PLL_PD_DEEP_SLEEP_MODE                                                 0xff000000
#define MASK_PUB_APB_HW_DESKEW_PLL_PD_AUTO_LIGHT_SLEEP_MODE                                           0xff0000
#define MASK_PUB_APB_HW_DESKEW_PLL_PD_SMART_LIGHT_SLEEP_MODE                                          0xff00
#define MASK_PUB_APB_HW_DESKEW_PLL_PD_DEFAULT_BYP_MODE                                                0xff
#define MASK_PUB_APB_DFS_FC_ACK_ASSERT_WAIT_CNT                                                       0xff00
#define MASK_PUB_APB_DFS_HW_FRQ_SEL_SW                                                                0x70
#define MASK_PUB_APB_DFS_HW_FRQ_SEL_SET                                                               0x8
#define MASK_PUB_APB_DFS_CUR_CLK_MODE_TOGGLE                                                          0x4
#define MASK_PUB_APB_HW_DESKEW_PLL_PD_DEFAULT_HIGH                                                    0x2
#define MASK_PUB_APB_HW_DESKEW_PLL_PO_AHEAD_EN                                                        0x1
#define MASK_PUB_APB_DFS_VOTE_DEC_EN                                                                  0x80000000
#define MASK_PUB_APB_VOTE_HW_DFS_DEC_MASK_EN                                                          0x40000000
#define MASK_PUB_APB_VOTE_HW_DFS_INC_MASK_EN                                                          0x20000000
#define MASK_PUB_APB_DFS_INTERVAL_CNT                                                                 0x3fff8000
#define MASK_PUB_APB_VOTE_INTERVAL_CNT                                                                0x7fff
#define MASK_PUB_APB_THRD_INC_F1                                                                      0x3fff0000
#define MASK_PUB_APB_THRD_INC_F0                                                                      0x3fff
#define MASK_PUB_APB_THRD_INC_F3                                                                      0x3fff0000
#define MASK_PUB_APB_THRD_INC_F2                                                                      0x3fff
#define MASK_PUB_APB_THRD_INC_F5                                                                      0x3fff0000
#define MASK_PUB_APB_THRD_INC_F4                                                                      0x3fff
#define MASK_PUB_APB_THRD_INC_F7                                                                      0x3fff0000
#define MASK_PUB_APB_THRD_INC_F6                                                                      0x3fff
#define MASK_PUB_APB_TEST_DSKPLL_BIST_CNT                                                             0xffff
#define MASK_PUB_APB_DFS_COUNT_EN                                                                     0x200
#define MASK_PUB_APB_PUB_DFS_STA_EN                                                                   0x100
#define MASK_PUB_APB_DMC_ST_MON_SEL                                                                   0x6
#define MASK_PUB_APB_PUB_TOP_MON_EN                                                                   0x1
#define MASK_PUB_APB_DMC_ST_IDLE_CYCLE_CNT                                                            0xffffffff
#define MASK_PUB_APB_DMC_ST_WRITE_CYCLE_CNT                                                           0xffffffff
#define MASK_PUB_APB_DMC_ST_READ_CYCLE_CNT                                                            0xffffffff
#define MASK_PUB_APB_DMC_ST_SREF_CYCLE_CNT                                                            0xffffffff
#define MASK_PUB_APB_DMC_ST_LIGHT_CYCLE_CNT                                                           0xffffffff
#define MASK_PUB_APB_DMC_ST_SREF_CNT                                                                  0xffff0000
#define MASK_PUB_APB_DMC_ST_LIGHT_CNT                                                                 0xffff
#define MASK_PUB_APB_DFS_F0_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F1_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F2_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F3_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F4_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F5_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F6_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_DFS_F7_CYCLE_CNT                                                                 0xffffffff
#define MASK_PUB_APB_PUB_DFS_DBM_BW_VALID_BYPASS_PERIOD                                               0x3fc00
#define MASK_PUB_APB_DFS_COUNT                                                                        0x3ff
#define MASK_PUB_APB_DPU_BV_EN                                                                        0x80000000
#define MASK_PUB_APB_DPU_FV_EN                                                                        0x40000000
#define MASK_PUB_APB_HW_VOTE_DPU_FLAG_EN                                                              0x20000000
#define MASK_PUB_APB_BFV_VOTE_DPU_SW                                                                  0x2000000
#define MASK_PUB_APB_VOTE_DPU_ACK                                                                     0x800000
#define MASK_PUB_APB_VOTE_DPU_HW_ACK                                                                  0x400000
#define MASK_PUB_APB_FREQ_VOTE_DPU                                                                    0x70000
#define MASK_PUB_APB_BW_VOTE_DPU                                                                      0x3fff
#define MASK_PUB_APB_DCAM_BV_EN                                                                       0x80000000
#define MASK_PUB_APB_DCAM_FV_EN                                                                       0x40000000
#define MASK_PUB_APB_HW_VOTE_DCAM_FLAG_EN                                                             0x20000000
#define MASK_PUB_APB_BFV_VOTE_DCAM_SW                                                                 0x2000000
#define MASK_PUB_APB_VOTE_DCAM_ACK                                                                    0x800000
#define MASK_PUB_APB_VOTE_DCAM_HW_ACK                                                                 0x400000
#define MASK_PUB_APB_FREQ_VOTE_DCAM                                                                   0x70000
#define MASK_PUB_APB_BW_VOTE_DCAM                                                                     0x3fff
#define MASK_PUB_APB_PUBCP_BV_EN                                                                      0x80000000
#define MASK_PUB_APB_PUBCP_FV_EN                                                                      0x40000000
#define MASK_PUB_APB_BW_VOTE_PUBCP_FLAG                                                               0x2000000
#define MASK_PUB_APB_FREQ_VOTE_PUBCP_FLAG                                                             0x1000000
#define MASK_PUB_APB_VOTE_PUBCP_ACK                                                                   0x800000
#define MASK_PUB_APB_FREQ_VOTE_PUBCP                                                                  0x70000
#define MASK_PUB_APB_BW_VOTE_PUBCP                                                                    0x3fff
#define MASK_PUB_APB_WTLCP_BV_EN                                                                      0x80000000
#define MASK_PUB_APB_WTLCP_FV_EN                                                                      0x40000000
#define MASK_PUB_APB_BW_VOTE_WTLCP_FLAG                                                               0x2000000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP_FLAG                                                             0x1000000
#define MASK_PUB_APB_VOTE_WTLCP_ACK                                                                   0x800000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP                                                                  0x70000
#define MASK_PUB_APB_BW_VOTE_WTLCP                                                                    0x3fff
#define MASK_PUB_APB_WTLCP1_BV_EN                                                                     0x80000000
#define MASK_PUB_APB_WTLCP1_FV_EN                                                                     0x40000000
#define MASK_PUB_APB_BW_VOTE_WTLCP1_FLAG                                                              0x2000000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP1_FLAG                                                            0x1000000
#define MASK_PUB_APB_VOTE_WTLCP1_ACK                                                                  0x800000
#define MASK_PUB_APB_FREQ_VOTE_WTLCP1                                                                 0x70000
#define MASK_PUB_APB_BW_VOTE_WTLCP1                                                                   0x3fff
#define MASK_PUB_APB_AGCP_BV_EN                                                                       0x80000000
#define MASK_PUB_APB_AGCP_FV_EN                                                                       0x40000000
#define MASK_PUB_APB_BW_VOTE_AGCP_FLAG                                                                0x2000000
#define MASK_PUB_APB_FREQ_VOTE_AGCP_FLAG                                                              0x1000000
#define MASK_PUB_APB_VOTE_AGCP_ACK                                                                    0x800000
#define MASK_PUB_APB_FREQ_VOTE_AGCP                                                                   0x70000
#define MASK_PUB_APB_BW_VOTE_AGCP                                                                     0x3fff
#define MASK_PUB_APB_SW_BV_EN                                                                         0x80000000
#define MASK_PUB_APB_SW_FV_EN                                                                         0x40000000
#define MASK_PUB_APB_BW_VOTE_SW_FLAG                                                                  0x2000000
#define MASK_PUB_APB_FREQ_VOTE_SW_FLAG                                                                0x1000000
#define MASK_PUB_APB_VOTE_SW_ACK                                                                      0x800000
#define MASK_PUB_APB_FREQ_VOTE_SW                                                                     0x70000
#define MASK_PUB_APB_BW_VOTE_SW                                                                       0x3fff
#define MASK_PUB_APB_DFS_GFREE_HW_BYPASS_EN                                                           0x1000000
#define MASK_PUB_APB_DFS_GFREE_SW_OPEN_DELAY                                                          0x7fc00
#define MASK_PUB_APB_DFS_GFREE_SW_CLOSE_DELAY                                                         0x3fe
#define MASK_PUB_APB_DFS_GFREE_SW_BYPASS                                                              0x1
#define MASK_PUB_APB_PUB_DFS_SW_SWITCH_PERIOD_APPEND                                                  0xf
#define MASK_PUB_APB_AWURGENT_DBG_AGCP                                                                0x300000
#define MASK_PUB_APB_AWURGENT_DBG_WTLCP                                                               0xc0000
#define MASK_PUB_APB_AWURGENT_DBG_PUBCP                                                               0x30000
#define MASK_PUB_APB_AWURGENT_DBG_AON                                                                 0xc000
#define MASK_PUB_APB_AWURGENT_DBG_AP                                                                  0x3000
#define MASK_PUB_APB_AWURGENT_DBG_VDSP                                                                0xc00
#define MASK_PUB_APB_AWURGENT_DBG_MM_ISP                                                              0x300
#define MASK_PUB_APB_AWURGENT_DBG_ISP_RAW                                                             0xc0
#define MASK_PUB_APB_AWURGENT_DBG_DPU                                                                 0x30
#define MASK_PUB_APB_AWURGENT_DBG_GPU                                                                 0xc
#define MASK_PUB_APB_AWURGENT_DBG_CPU                                                                 0x3
#define MASK_PUB_APB_ARURGENT_DBG_AGCP                                                                0x300000
#define MASK_PUB_APB_ARURGENT_DBG_WTLCP                                                               0xc0000
#define MASK_PUB_APB_ARURGENT_DBG_PUBCP                                                               0x30000
#define MASK_PUB_APB_ARURGENT_DBG_AON                                                                 0xc000
#define MASK_PUB_APB_ARURGENT_DBG_AP                                                                  0x3000
#define MASK_PUB_APB_ARURGENT_DBG_VDSP                                                                0xc00
#define MASK_PUB_APB_ARURGENT_DBG_MM_ISP                                                              0x300
#define MASK_PUB_APB_ARURGENT_DBG_ISP_RAW                                                             0xc0
#define MASK_PUB_APB_ARURGENT_DBG_DPU                                                                 0x30
#define MASK_PUB_APB_ARURGENT_DBG_GPU                                                                 0xc
#define MASK_PUB_APB_ARURGENT_DBG_CPU                                                                 0x3
#define MASK_PUB_APB_SRE_FLAG_DBG                                                                     0x2
#define MASK_PUB_APB_SRE_REQ_DBG                                                                      0x1
#define MASK_PUB_APB_PUB0_DUMMY_REG0                                                                  0xffffffff
#define MASK_PUB_APB_PUB0_DUMMY_REG1                                                                  0xffffffff
#define MASK_AON_SEC_APB_KPRTL_0                                                                      0xffffffff
#define MASK_AON_SEC_APB_KPRTL_1                                                                      0xffffffff
#define MASK_AON_SEC_APB_KPRTL_2                                                                      0xffffffff
#define MASK_AON_SEC_APB_KPRTL_3                                                                      0xffffffff
#define MASK_AON_SEC_APB_SEC_32K_DET_EB                                                               0x800
#define MASK_AON_SEC_APB_SEC_EIC_RTCDV5_EB                                                            0x400
#define MASK_AON_SEC_APB_SEC_EIC_RTC_EB                                                               0x200
#define MASK_AON_SEC_APB_SEC_EIC_EB                                                                   0x100
#define MASK_AON_SEC_APB_SEC_RTC_CLK_GATE_EB                                                          0x80
#define MASK_AON_SEC_APB_SEC_GPIO_EB                                                                  0x40
#define MASK_AON_SEC_APB_SEC_WDG_EB                                                                   0x20
#define MASK_AON_SEC_APB_SEC_WDG_RTC_EB                                                               0x10
#define MASK_AON_SEC_APB_SEC_RTC_EB                                                                   0x8
#define MASK_AON_SEC_APB_SEC_TMR0_EB                                                                  0x4
#define MASK_AON_SEC_APB_SEC_TMR0_RTC_EB                                                              0x2
#define MASK_AON_SEC_APB_SEC_TZPC_EB                                                                  0x1
#define MASK_AON_SEC_APB_SEC_32K_DET_SOFT_RST                                                         0x40
#define MASK_AON_SEC_APB_SEC_EIC_SOFT_RST                                                             0x20
#define MASK_AON_SEC_APB_SEC_GPIO_SOFT_RST                                                            0x10
#define MASK_AON_SEC_APB_SEC_WDG_SOFT_RST                                                             0x8
#define MASK_AON_SEC_APB_SEC_RTC_SOFT_RST                                                             0x4
#define MASK_AON_SEC_APB_SEC_TMR0_SOFT_RST                                                            0x2
#define MASK_AON_SEC_APB_SEC_TZPC_SOFT_RST                                                            0x1
#define MASK_AON_SEC_APB_FUNC_DMA_EN                                                                  0x1
#define MASK_AON_SEC_APB_I2C_SEC_EB                                                                   0x2
#define MASK_AON_SEC_APB_EFUSE_SEC_EB                                                                 0x1
#define MASK_AON_SEC_APB_SEC_EFUSE_BOUNDRY                                                            0xff
#define MASK_AON_SEC_APB_APCPU_CSSYS_EB                                                               0x1
#define MASK_AON_SEC_APB_APCPU_CSSYS_APB_SOFT_RST                                                     0x4000
#define MASK_AON_SEC_APB_APCPU_CSSYS_SOFT_RST                                                         0x2000
#define MASK_AON_SEC_APB_APCPU_SCU_SOFT_RST                                                           0x1000
#define MASK_AON_SEC_APB_APCPU_DEBUG_APB_SOFT_RST                                                     0x800
#define MASK_AON_SEC_APB_APCPU_PERIPH_SOFT_RST                                                        0x400
#define MASK_AON_SEC_APB_APCPU_GIC_SOFT_RST                                                           0x200
#define MASK_AON_SEC_APB_APCPU_ATB_SOFT_RST                                                           0x100
#define MASK_AON_SEC_APB_APCPU_CORE_SOFT_RST                                                          0xf
#define MASK_AON_SEC_APB_CGM_CORE2_DIV                                                                0x700000
#define MASK_AON_SEC_APB_CGM_CORE2_SEL                                                                0x70000
#define MASK_AON_SEC_APB_CGM_CORE1_DIV                                                                0x7000
#define MASK_AON_SEC_APB_CGM_CORE1_SEL                                                                0x700
#define MASK_AON_SEC_APB_CGM_CORE0_DIV                                                                0x70
#define MASK_AON_SEC_APB_CGM_CORE0_SEL                                                                0x7
#define MASK_AON_SEC_APB_CGM_CORE3_DIV                                                                0x70
#define MASK_AON_SEC_APB_CGM_CORE3_SEL                                                                0x7
#define MASK_AON_SEC_APB_CGM_AXI_ACP_DIV                                                              0x70000000
#define MASK_AON_SEC_APB_CGM_AXI_PERIPH_DIV                                                           0x700000
#define MASK_AON_SEC_APB_CGM_ACE_DIV                                                                  0x7000
#define MASK_AON_SEC_APB_CGM_SCU_DIV                                                                  0x70
#define MASK_AON_SEC_APB_CGM_SCU_SEL                                                                  0x7
#define MASK_AON_SEC_APB_CGM_PERIPH_DIV                                                               0x70000000
#define MASK_AON_SEC_APB_CGM_PERIPH_SEL                                                               0x3000000
#define MASK_AON_SEC_APB_CGM_GIC_DIV                                                                  0x700000
#define MASK_AON_SEC_APB_CGM_GIC_SEL                                                                  0x30000
#define MASK_AON_SEC_APB_CGM_DEBUG_APB_DIV                                                            0x3000
#define MASK_AON_SEC_APB_CGM_ATB_DIV                                                                  0x70
#define MASK_AON_SEC_APB_CGM_ATB_SEL                                                                  0x3
#define MASK_AON_SEC_APB_RVBARADDR0                                                                   0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR1                                                                   0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR2                                                                   0xffffffff
#define MASK_AON_SEC_APB_RVBARADDR3                                                                   0xffffffff
#define MASK_AON_SEC_APB_APCPU_PWAKEUPDBG_FORCE_ON                                                    0x10
#define MASK_AON_SEC_APB_APCPU_GICP_ALLOW_NS                                                          0x8
#define MASK_AON_SEC_APB_APCPU_GICT_ALLOW_NS                                                          0x4
#define MASK_AON_SEC_APB_APCPU_GICCDISABLE                                                            0x2
#define MASK_AON_SEC_APB_APCPU_CRYPTODISABLE                                                          0x1
#define MASK_AON_SEC_APB_AON_SEC_APB_RSV_0                                                            0xffffffff
#define MASK_AON_SEC_APB_AON_SEC_APB_RSV_1                                                            0xffffffff
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_LOCK_DONE                                                 0x40000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_REF_SEL                                                   0x30000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_N                                                         0xffe0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_ICP                                                       0x1c
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_SDM_EN                                                    0x2
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_DIV_S                                                     0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_NINT                                                      0x3f800000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_KINT                                                      0x7fffff
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_SINEO_RPLL_CLKOUT_EN                                           0x2000000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_26M_SEL                                                   0x1000000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_VSET                                                      0xe00000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_26M_DIV                                                   0x1f8000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_DIV_EN                                                    0x4000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_POSTDIV                                                   0x2000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_FREQ_DOUBLE_EN                                            0x1000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_SSC_CTRL                                                  0xff0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_MOD_EN                                                    0x8
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_CLKOUT_EN                                                 0x4
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_RST                                                       0x2
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_PD                                                        0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_CP_EN                                                     0x100
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_LDO_TRIM                                                  0xf0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_VCO_TEST_EN                                               0x8
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_FBDIV_EN                                                  0x4
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_CP_OFFSET                                                 0x3
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_IBIAS                                                     0x18
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_LPF                                                       0x7
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_RESERVED                                                  0x1fffff
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_BIST_CTRL                                                 0x1fe0000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_BIST_EN                                                   0x10000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_BIST_CNT                                                  0xffff
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_S_AAPC_PD                                                      0x2
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_M_AAPC_PD                                                      0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                             0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                                0x100000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_PROBE_SEL                                                      0xfc000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_SINDRV_ENA                                                     0x2000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                              0x1000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_REC_26MHZ_SR_TRIM                                              0xf00
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_REC_26MHZ_0_CUR_SEL                                            0xc0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_CLK26M_RESERVED                                                0x3c
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_SINE_DRV_SEL                                                   0x2
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_BB_CON_BG                                                      0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_ANALOG_TESTMUX                                                 0xffff
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_G0                                                        0x3000000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_G1                                                        0xc00000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_G2                                                        0x300000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                                               0x80000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_S_AAPC_D                                                       0x7ffe0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_S_AAPC_BPRES                                                   0x10
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_S_APCOUT_SEL                                                   0xc
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_S_AAPC_RESERVED                                                0x3
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_M_AAPC_D                                                       0xfffc0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                                               0x20
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_M_AAPC_BPRES                                                   0x10
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_M_APCOUT_SEL                                                   0xc
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_M_AAPC_RESERVED                                                0x3
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_ANA_BB_RESERVED                                                0x3fffc
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_TO_LVDS_SEL                                                    0x3
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_RSTB                                                   0x400000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_EN                                                     0x200000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_RESERVED                                               0x1fe000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_LDO_EN                                                 0x1000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_LDO_BYPASS                                             0x800
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_LDO_VOLTAGE_SEL                                        0x600
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_LDO_BIAS_SEL                                           0x180
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RTC100M_RC_C                                                   0x7f
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_TEST_CLK_EN                                                    0x8
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_TEST_CLK_OD                                                    0x4
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_TEST_CLK_DIV                                                   0x3
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_MAX_RANGE                                                 0x1fff8000
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_MIN_RANGE                                                 0x7ffe
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_RSTN                                                      0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_STEP_SEL                                                  0x3c0
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_AAPC_RAMP_GEN_SEL                                              0x20
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_PD_SEL_RFTI_OR_PMU                                        0x10
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RPLL_RST_SEL_RFTI_OR_PMU                                       0x8
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_DBG_SEL_RTC100M_LDO_EN                                         0x4
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_DBG_SEL_RTC100M_LDO_BYPASS                                     0x2
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_RCO100M_POWER_MODE_SEL                                         0x1
#define MASK_ANLG_PHY_G3_ANALOG_BB_TOP_BB_BG_RBIAS_MODE                                               0x1
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_REF_SEL                                           0x80000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_N                                                 0x40000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_SDM_EN                                            0x20000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_S                                             0x10000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_NINT                                              0x8000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_KINT                                              0x4000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_26M_DIV                                           0x2000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_DIV_EN                                            0x1000000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_MOD_EN                                            0x800000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_CLKOUT_EN                                         0x400000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_RST                                               0x200000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_PD                                                0x100000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_IBIAS                                             0x80000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_LPF                                               0x40000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_RESERVED                                          0x20000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_CTRL                                         0x10000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RPLL_BIST_EN                                           0x8000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_S_AAPC_PD                                              0x4000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_M_AAPC_PD                                              0x2000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_REC_26MHZ_0_BUF_PD                                     0x1000
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                        0x800
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA                                             0x400
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                      0x200
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_AAPC_G0                                                0x100
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_AAPC_G1                                                0x80
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_AAPC_G2                                                0x40
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_S_AAPC_LOW_V_CON                                       0x20
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_S_AAPC_D                                               0x10
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_S_AAPC_BPRES                                           0x8
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_S_APCOUT_SEL                                           0x4
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_S_AAPC_RESERVED                                        0x2
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_M_AAPC_D                                               0x1
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_M_AAPC_LOW_V_CON                                       0x40
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_M_AAPC_BPRES                                           0x20
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_M_APCOUT_SEL                                           0x10
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_M_AAPC_RESERVED                                        0x8
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RTC100M_RSTB                                           0x4
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RTC100M_EN                                             0x2
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_BB_TOP_RTC100M_RC_C                                           0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_LOCK_DONE                                                 0x20000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CLKIN_SEL                                                 0x10000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N                                                         0xffe0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP                                                       0x1c
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_SDM_EN                                                    0x2
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_DIV_S                                                     0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_NINT                                                      0x3f800000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_KINT                                                      0x7fffff
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_DIV32_EN                                                  0x4000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV                                                   0x2000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_FREQ_DOUBLE_EN                                            0x1000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CCS_CTRL                                                  0xff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_MOD_EN                                                    0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CLKOUT_EN                                                 0x4
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_RST                                                       0x2
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_PD                                                        0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_R2_SEL                                                    0xc00000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_R3_SEL                                                    0x300000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_C1_SEL                                                    0xc0000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_C2_SEL                                                    0x30000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_KVCO_SEL                                                  0xc000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCO_TEST_INTSEL                                           0x3800
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCO_TEST_INT                                              0x400
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CP_EN                                                     0x200
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_LDO_TRIM                                                  0x1e0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCO_TEST_EN                                               0x10
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_FBDIV_EN                                                  0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CP_OFFSET                                                 0x6
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCOBUF_EN                                                 0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_RESERVED                                                  0xffff
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_BIST_CTRL                                                 0x1fe0000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_BIST_EN                                                   0x10000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_BIST_CNT                                                  0xffff
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_26MBUFFER_PD                                              0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_MODE                                                 0x60000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_INI                                                  0x1f000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_TRIG                                                 0x800
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_FREQ_DIFF_EN                                              0x400
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_WAITCNT                                              0x300
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_POLARITY                                             0x80
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_DONE                                                 0x40
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_OUT                                                  0x3e
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_CPPD                                                 0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCTRLH_SEL                                                0xe0000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCTRLL_SEL                                                0x1c000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_RG_CLOSELOOP_EN                                           0x2000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCO_BANK_SEL                                              0x1f00
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_VCTRL_HIGH                                           0x80
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_CALI_VCTRL_LOW                                            0x40
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_VCO_BANK_SEL_OFFSET                                       0x20
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ADJ_MANUAL_PD                                             0x10
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ISO_SW_EN                                                 0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_TEST_CLK_EN                                                     0x4
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_TEST_SEL                                                        0x2
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_26MBUFFER_CLKOUT_EN                                       0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX0                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX0                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX0                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX1                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX1                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX1                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX2                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX2                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX2                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX3                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX3                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX3                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX4                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX4                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX4                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX5                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX5                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX5                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX6                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX6                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX6                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_N_INDEX7                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_POSTDIV_INDEX7                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL0_MPLL0_ICP_INDEX7                                                0x7
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_N                                                 0x80
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_ICP                                               0x40
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_DIV32_EN                                          0x20
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_POSTDIV                                           0x10
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_CLKOUT_EN                                         0x8
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_RST                                               0x4
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_PD                                                0x2
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL0_MPLL0_26MBUFFER_PD                                      0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_LOCK_DONE                                                 0x10000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N                                                         0xffe0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP                                                       0x1c
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_SDM_EN                                                    0x2
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_DIV_S                                                     0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_NINT                                                      0x3f800000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_KINT                                                      0x7fffff
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_DIV32_EN                                                  0x4000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV                                                   0x2000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_FREQ_DOUBLE_EN                                            0x1000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CCS_CTRL                                                  0xff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_MOD_EN                                                    0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CLKOUT_EN                                                 0x4
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_RST                                                       0x2
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_PD                                                        0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_R2_SEL                                                    0xc00000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_R3_SEL                                                    0x300000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_C1_SEL                                                    0xc0000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_C2_SEL                                                    0x30000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_KVCO_SEL                                                  0xc000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCO_TEST_INTSEL                                           0x3800
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCO_TEST_INT                                              0x400
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CP_EN                                                     0x200
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_LDO_TRIM                                                  0x1e0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCO_TEST_EN                                               0x10
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_FBDIV_EN                                                  0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CP_OFFSET                                                 0x6
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCOBUF_EN                                                 0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_RESERVED                                                  0xffff
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_BIST_EN                                                   0x1000000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_BIST_CTRL                                                 0xff0000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_BIST_CNT                                                  0xffff
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_MODE                                                 0x60000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_INI                                                  0x1f000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_TRIG                                                 0x800
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_FREQ_DIFF_EN                                              0x400
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_WAITCNT                                              0x300
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_POLARITY                                             0x80
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_DONE                                                 0x40
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_OUT                                                  0x3e
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_CPPD                                                 0x1
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCTRLH_SEL                                                0x380000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCTRLL_SEL                                                0x70000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_RG_CLOSELOOP_EN                                           0x8000
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCO_BANK_SEL                                              0x7c00
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_VCTRL_HIGH                                           0x200
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_CALI_VCTRL_LOW                                            0x100
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_VCO_BANK_SEL_OFFSET                                       0x80
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ADJ_MANUAL_PD                                             0x40
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ISO_SW_EN                                                 0x20
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_TEST_CLK_EN                                                     0x10
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_TEST_SEL                                                        0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL_CLK_JITTER_MON_EN                                          0x4
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL_CLK_JITTER_MON_SEL                                         0x3
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX0                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX0                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX0                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX1                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX1                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX1                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX2                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX2                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX2                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX3                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX3                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX3                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX4                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX4                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX4                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX5                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX5                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX5                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX6                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX6                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX6                                                0x7
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_N_INDEX7                                                  0x7ff0
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_POSTDIV_INDEX7                                            0x8
#define MASK_ANLG_PHY_G3_ANALOG_MPLL2_MPLL2_ICP_INDEX7                                                0x7
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_N                                                 0x40
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_ICP                                               0x20
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_DIV32_EN                                          0x10
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_POSTDIV                                           0x8
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_CLKOUT_EN                                         0x4
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_RST                                               0x2
#define MASK_ANLG_PHY_G3_DBG_SEL_ANALOG_MPLL2_MPLL2_PD                                                0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_STOPSTATECLK                                      0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RXULPSCLKNOT                                      0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RXCLKACTIVEHS                                     0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ULPSACTIVENOTCLK                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RXULPSESC_0                                       0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ULPSACTIVENOT_0                                   0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RXULPSESC_1                                       0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ULPSACTIVENOT_1                                   0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_DIRECTION_0                                       0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_0                                     0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_STOPSTATEDATA_0                                   0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_DIRECTION_1                                       0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_1                                     0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_STOPSTATEDATA_1                                   0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTHS_0                                        0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTSYNCHS_0                                    0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRESC_0                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRSYNCESC_0                                      0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRCONTROL_0                                      0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTHS_1                                        0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRSOTSYNCHS_1                                    0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRESC_1                                          0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRSYNCESC_1                                      0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ERRCONTROL_1                                      0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_SHUTDOWNZ                                         0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RSTZ                                              0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_0                                          0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_1                                          0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ENABLECLK                                         0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_IF_SEL                                            0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_BISTON                                            0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_BISTOK                                            0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_S                                           0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_L                                           0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RX_RCTL                                           0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_FORCE_CSI_PHY_SHUTDOWNZ                               0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_FORCE_DSI_PHY_SHUTDOWNZ                               0x2000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_FORCE_CSI_S_PHY_SHUTDOWNZ                             0x1000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_FORCE_DSI_DBG_PHY_SHUTDOWNZ                           0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2P2L_TESTCLR_M_EN                                 0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2P2L_TESTCLR_M_SEL                                0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2P2L_TESTCLR_M                                    0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2P2L_TESTCLR_S_EN                                 0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2P2L_TESTCLR_S_SEL                                0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_2P2L_TESTCLR_S                                    0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_REFDIV                                           0x1e000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_TXREQHSCLK_DB                                    0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_RXBYTECLK_SEL                               0xc00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_D0_TXSRC_SEL                                0x300
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_D1_TXSRC_SEL                                0xc0
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_D2_TXSRC_SEL                                0x30
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_D3_TXSRC_SEL                                0xc
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_TEST_SEL                                    0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_MIPI_BERT_REFCLK_EN                                   0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RESERVEDO                                         0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_ANALOG_CSI_DUMY_IN                                    0xffff0000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_ANALOG_CSI_DUMY_OUT                                   0xffff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_ISO_SW_EN                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2LANE_CSI_RESERVED                                          0xff
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_0                             0x1000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_FORCERXMODE_1                             0x800
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_SHUTDOWNZ                                 0x400
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_RSTZ                                      0x200
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_0                                  0x100
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ENABLE_1                                  0x80
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ENABLECLK                                 0x40
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_IF_SEL                                    0x20
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_BISTON                                    0x10
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_S                                   0x8
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_PS_PD_L                                   0x4
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_ISO_SW_EN                                 0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2LANE_CSI_RESERVED                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_M                                  0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_M                                  0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_M                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_M                              0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_1_M                                   0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_M                                   0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_M                               0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_M                                   0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M                                 0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_M                               0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_M                                    0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_M                                0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_M                                      0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_M                                  0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_M                                  0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_M                               0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_M                                   0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_M                               0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_M                                    0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_M                                0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_M                                      0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_M                                  0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_M                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                                     0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                                          0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                                      0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                                      0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                                     0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                                        0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                                        0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_M                                        0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                         0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                         0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_MODE_SEL                                        0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RX_RCTL                                         0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATECLK_S                                  0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSCLKNOT_S                                  0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXCLKACTIVEHS_S                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOTCLK_S                              0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_1_S                                   0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXULPSESC_0_S                                   0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_0_S                               0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_0_S                                   0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S                                 0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_0_S                               0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_0_S                                    0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_0_S                                0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_0_S                                      0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_0_S                                  0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_0_S                                  0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ULPSACTIVENOT_1_S                               0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_DIRECTION_1_S                                   0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_STOPSTATEDATA_1_S                               0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTHS_1_S                                    0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSOTSYNCHS_1_S                                0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRESC_1_S                                      0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRSYNCESC_1_S                                  0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ERRCONTROL_1_S                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                                     0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                                          0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                                      0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                                      0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                                     0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                                        0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                                        0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTOK_S                                        0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVED                                        0xff00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RESERVEDO                                       0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB                               0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSCLK_DB                                    0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXITCLK_DB                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATECLK_DB                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOTCLK_DB                             0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB                            0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_0_DB                               0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_0_DB                                  0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_0_DB                                  0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_0_DB                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_0_DB                               0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_0_DB                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_0_DB                                 0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB                            0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_1_DB                               0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_1_DB                                  0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_1_DB                                  0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_1_DB                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_1_DB                               0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_1_DB                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_1_DB                                 0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB                            0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_2_DB                               0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_2_DB                                  0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_2_DB                                  0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_2_DB                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_2_DB                               0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_2_DB                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_2_DB                                 0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB                            0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTESC_3_DB                               0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXLPDTESC_3_DB                                  0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSESC_3_DB                                  0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXULPSEXIT_3_DB                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXTRIGGERESC_3_DB                               0x3c
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXVALIDESC_3_DB                                 0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREADYESC_3_DB                                 0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_0_DB                                  0xff000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_1_DB                                  0xff0000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_2_DB                                  0xff00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXDATAESC_3_DB                                  0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_0_DB                                   0x8000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_0_DB                                  0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_0_DB                               0x3c00000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_0_DB                                 0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_1_DB                                   0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_1_DB                                  0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_1_DB                               0x78000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_1_DB                                 0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_2_DB                                   0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_2_DB                                  0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_2_DB                               0xf00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_2_DB                                 0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXCLKESC_3_DB                                   0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXLPDTESC_3_DB                                  0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXTRIGGERESC_3_DB                               0x1e
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXVALIDESC_3_DB                                 0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_0_DB                                  0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_1_DB                                  0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_2_DB                                  0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXULPSESC_3_DB                                  0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_0_DB                                  0xff00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_1_DB                                  0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_2_DB                                  0xff000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RXDATAESC_3_DB                                  0xff0
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_0_DB                              0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_1_DB                              0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_2_DB                              0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ULPSACTIVENOT_3_DB                              0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_1_DB                                  0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_0_DB                                0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_0_DB                                  0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_0_DB                                0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_0_DB                                0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_0_DB                            0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_0_DB                              0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_1_DB                                0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_1_DB                                0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_1_DB                                0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_1_DB                            0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_1_DB                              0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_2_DB                                0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_2_DB                                  0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_2_DB                                0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_2_DB                                0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_2_DB                            0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_2_DB                              0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNREQUEST_3_DB                                0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_DIRECTION_3_DB                                  0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TURNDISABLE_3_DB                                0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCERXMODE_3_DB                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCETXSTOPMODE_3_DB                            0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_STOPSTATEDATA_3_DB                              0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_0_DB                                     0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_0_DB                                 0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_0_DB                                 0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_0_DB                           0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_0_DB                           0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_1_DB                                     0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_1_DB                                 0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_1_DB                                 0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_1_DB                           0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_1_DB                           0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_2_DB                                     0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_2_DB                                 0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_2_DB                                 0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_2_DB                           0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_2_DB                           0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRESC_3_DB                                     0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRSYNCESC_3_DB                                 0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTROL_3_DB                                 0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP0_3_DB                           0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ERRCONTENTIONLP1_3_DB                           0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                                    0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_RSTZ_DB                                         0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_0_DB                                     0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_1_DB                                     0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_2_DB                                     0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLE_3_DB                                     0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_ENABLECLK_DB                                    0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_FORCEPLL_DB                                     0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTON_DB                                       0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_BISTDONE_DB                                     0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                                       0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                                         0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TRIMBG_DB                                       0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDIN_DB                                      0x7f800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTDOUT_DB                                     0x7f8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTEN_DB                                       0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLK_DB                                      0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TESTCLR_DB                                      0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_0_M                                 0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_0_M                              0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_0_M                              0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_1_M                                 0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_1_M                              0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_1_M                              0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_0_S                                 0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_0_S                              0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_0_S                              0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCALHS_1_S                                 0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_DONE_1_S                              0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_RXSKEWCAL_FAIL_1_S                              0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_0_DB                                0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_1_DB                                0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_2_DB                                0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_3_DB                                0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_CSI_ISO_SW_EN                                       0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_2P2LANE_ATE_TEST_SEL                                        0x3
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_M                         0x80000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_M                         0x40000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_M                             0x20000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_M                                  0x10000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_M                              0x8000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_M                              0x4000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_M                             0x2000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_M                                0x1000000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_M                                0x800000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_S                                 0x400000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_PS_PD_L                                 0x200000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_0_S                         0x100000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_FORCERXMODE_1_S                         0x80000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_SHUTDOWNZ_S                             0x40000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_RSTZ_S                                  0x20000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_0_S                              0x10000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLE_1_S                              0x8000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ENABLECLK_S                             0x4000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_IF_SEL_S                                0x2000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_BISTON_S                                0x1000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTHSCLK_DB                       0x800
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_0_DB                    0x400
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_1_DB                    0x200
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_2_DB                    0x100
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXREQUESTDATAHS_3_DB                    0x80
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_SHUTDOWNZ_DB                            0x40
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_IF_SEL_DB                               0x20
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DEBUG_EN_DB                                 0x10
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_0_DB                        0x8
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_1_DB                        0x4
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_2_DB                        0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_DSI_TXSKEWCALHS_3_DB                        0x1
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_2P2LANE_CSI_ISO_SW_EN                               0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATECLK                                      0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSCLKNOT                                      0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXCLKACTIVEHS                                     0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOTCLK                                  0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_0                                       0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_0                                   0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_1                                       0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_1                                   0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_2                                       0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_2                                   0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXULPSESC_3                                       0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ULPSACTIVENOT_3                                   0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_0                                       0x80000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_0                                     0x40000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_0                                   0x20000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_1                                       0x10000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_1                                     0x8000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_1                                   0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_2                                       0x2000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_2                                     0x1000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_2                                   0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_DIRECTION_3                                       0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_3                                     0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_STOPSTATEDATA_3                                   0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_0                                        0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_0                                    0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_0                                          0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_0                                      0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_0                                      0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_1                                        0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_1                                    0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_1                                          0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_1                                      0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_1                                      0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_2                                        0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_2                                    0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_2                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_2                                      0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_2                                      0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTHS_3                                        0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSOTSYNCHS_3                                    0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRESC_3                                          0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRSYNCESC_3                                      0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ERRCONTROL_3                                      0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_SHUTDOWNZ                                         0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RSTZ                                              0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_0                                          0x80
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_1                                          0x40
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_2                                          0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_3                                          0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ENABLECLK                                         0x8
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_IF_SEL                                            0x4
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_BISTON                                            0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_BISTOK                                            0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                                           0x20
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                                           0x10
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RX_RCTL                                           0xf
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RESERVEDO                                         0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_ISO_SW_EN                                         0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCALHS_0                                     0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_DONE_0                                  0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_FAIL_0                                  0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCALHS_1                                     0x10000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_DONE_1                                  0x8000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_FAIL_1                                  0x4000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCALHS_2                                     0x2000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_DONE_2                                  0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_FAIL_2                                  0x800
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCALHS_3                                     0x400
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_DONE_3                                  0x200
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RXSKEWCAL_FAIL_3                                  0x100
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_RESERVED                                          0xff
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_PHY_SHUTDOWNZ                               0x4000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_PHY_SHUTDOWNZ                               0x2000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_FORCE_CSI_S_PHY_SHUTDOWNZ                             0x1000000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_FORCE_DSI_DBG_PHY_SHUTDOWNZ                           0x800000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_EN                                 0x400000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M_SEL                                0x200000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_M                                    0x100000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_EN                                 0x80000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S_SEL                                0x40000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_CSI_2P2L_TESTCLR_S                                    0x20000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_REFDIV                                           0x1e000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_TXREQHSCLK_DB                                    0x1000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_RXBYTECLK_SEL                               0xc00
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D0_TXSRC_SEL                                0x300
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D1_TXSRC_SEL                                0xc0
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D2_TXSRC_SEL                                0x30
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_D3_TXSRC_SEL                                0xc
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_TEST_SEL                                    0x2
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_MIPI_BERT_REFCLK_EN                                   0x1
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_ANALOG_CSI_DUMY_OUT                                   0xffff0000
#define MASK_ANLG_PHY_G10_ANALOG_MIPI_CSI_4LANE_ANALOG_CSI_DUMY_IN                                    0xffff
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_0                             0x10000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_1                             0x8000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_2                             0x4000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_FORCERXMODE_3                             0x2000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_SHUTDOWNZ                                 0x1000
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RSTZ                                      0x800
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_0                                  0x400
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_1                                  0x200
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_2                                  0x100
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLE_3                                  0x80
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ENABLECLK                                 0x40
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_IF_SEL                                    0x20
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_BISTON                                    0x10
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_S                                   0x8
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_PS_PD_L                                   0x4
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_ISO_SW_EN                                 0x2
#define MASK_ANLG_PHY_G10_DBG_SEL_ANALOG_MIPI_CSI_4LANE_CSI_RESERVED                                  0x1
#define MASK_PUB_QOSC_AHB_QOS_CTRL_ENABLE                                                             0x1
#define MASK_PUB_QOSC_AHB_QOS_URGENT_COUNT_RESET                                                      0x2
#define MASK_PUB_QOSC_AHB_QOS_CTRL_RESET                                                              0x1
#define MASK_PUB_QOSC_AHB_QOSC_CFG_CLK_AUTO_GATE_EN                                                   0x200
#define MASK_PUB_QOSC_AHB_QOSC_CFG_CLK_EB                                                             0x100
#define MASK_PUB_QOSC_AHB_QOSC_CLK_TICK_ENABLE                                                        0x10
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMIT_AUTO_GATE_EN                                                  0x2
#define MASK_PUB_QOSC_AHB_QOSC_PORT_CLK_AUTO_GATE_EN                                                  0x1
#define MASK_PUB_QOSC_AHB_QOSC_PORT_ENABLE                                                            0x7f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_RD                                                       0x7f0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN_WR                                                       0x7f
#define MASK_PUB_QOSC_AHB_QOSC_ARURGENT_EN                                                            0x7f0000
#define MASK_PUB_QOSC_AHB_QOSC_AWURGENT_EN                                                            0x7f
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_RD                                                       0x7f0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN_WR                                                       0x7f
#define MASK_PUB_QOSC_AHB_QOSC_NO_SV_BW_SLICE_BYPASS                                                  0x10000000
#define MASK_PUB_QOSC_AHB_QOSC_DFS_FREQ                                                               0x7000000
#define MASK_PUB_QOSC_AHB_QOSC_DFS_PAUSE_ENABLE                                                       0x200000
#define MASK_PUB_QOSC_AHB_QOSC_MODE                                                                   0x100000
#define MASK_PUB_QOSC_AHB_QOSC_UG_ULTRA_OSTD_ENABLE                                                   0x20000
#define MASK_PUB_QOSC_AHB_QOSC_UG_HIGH_OSTD_ENABLE                                                    0x10000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_NORM_BYPASS                                                        0x7f
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH2                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH3                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH4                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH5                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_WR_CH6                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH2                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH3                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH4                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH5                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_ULTRA_RD_CH6                                              0x3ff0000
#define MASK_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6                                               0x3ff
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6                                                    0x3f
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH7                                                   0x70000000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH6                                                   0x7000000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH5                                                   0x700000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH4                                                   0x70000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH3                                                   0x7000
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH2                                                   0x700
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH1                                                   0x70
#define MASK_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW_CH0                                                   0x7
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH0                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH0                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH1                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH1                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH2                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH2                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH3                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH3                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH4                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH4                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH5                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH5                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_RD_CH6                                                  0xff0000
#define MASK_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_WR_CH6                                                  0xff
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_RD                                                0x7f0000
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN_WR                                                0x7f
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_RD                                               0x7f0000
#define MASK_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN_WR                                               0x7f
#define MASK_PUB_QOSC_AHB_QOSC_LATMON_ARURGENT_EN                                                     0x7f0000
#define MASK_PUB_QOSC_AHB_QOSC_LATMON_AWURGENT_EN                                                     0x7f
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH0                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH0                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH0                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH0                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH0                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH0                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH0                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH0                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH1                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH1                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH1                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH1                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH1                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH1                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH1                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH1                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH2                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH2                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH2                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH2                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH2                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH2                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH2                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH2                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH3                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH3                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH3                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH3                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH3                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH3                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH3                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH3                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH4                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH4                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH4                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH4                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH4                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH4                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH4                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH4                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH5                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH5                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH5                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH5                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH5                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH5                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH5                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH5                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_RD_CH6                                                 0xf0000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_ULTRA_WR_CH6                                                 0xf000000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_RD_CH6                                                  0xf00000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_HIGH_WR_CH6                                                  0xf0000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_RD_CH6                                                  0xf000
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_NORM_WR_CH6                                                  0xf00
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_RD_CH6                                                   0xf0
#define MASK_PUB_QOSC_AHB_QOSC_QOS_VALUE_LOW_WR_CH6                                                   0xf
#define MASK_PUB_QOSC_AHB_QOSC_STATUS0                                                                0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_STATUS1                                                                0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_STATUS2                                                                0xffffffff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH0                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH0                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH0                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH0                                                    0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH1                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH1                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH1                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH1                                                    0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH2                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH2                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH2                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH2                                                    0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH3                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH3                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH3                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH3                                                    0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH4                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH4                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH4                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH4                                                    0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH5                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH5                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH5                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH5                                                    0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_RD_CH6                                                   0xff000000
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_RD_CH6                                                    0xff0000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_COUNT_WR_CH6                                                   0xff00
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_COUNT_WR_CH6                                                    0xff
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_SEL                                                             0xf0
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_EB                                                              0x2
#define MASK_PUB_QOSC_AHB_QOS_DBG_MON_START                                                           0x1
#define MASK_PUB_QOSC_AHB_QOSC_MON_STATUS                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_QOSC_MON_OVERFLOW_CNT                                                       0x1f
#define MASK_PUB_QOSC_AHB_M1_QOS_CTRL_ENABLE                                                          0x1
#define MASK_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                                                           0x1
#define MASK_PUB_QOSC_AHB_M1_QOSC_CFG_CLK_EB                                                          0x100
#define MASK_PUB_QOSC_AHB_M1_QOSC_CLK_TICK_ENABLE                                                     0x30
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMIT_AUTO_GATE_EN                                               0x2
#define MASK_PUB_QOSC_AHB_M1_QOSC_PORT_CLK_AUTO_GATE_EN                                               0x1
#define MASK_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                                                         0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_ARURGENT_EN                                                         0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_AWURGENT_EN                                                         0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_NO_SV_BW_SLICE_BYPASS                                               0x10000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_DFS_PAUSE_ENABLE                                                    0x200000
#define MASK_PUB_QOSC_AHB_M1_QOSC_MODE                                                                0x100000
#define MASK_PUB_QOSC_AHB_M1_QOSC_UG_ULTRA_OSTD_ENABLE                                                0x20000
#define MASK_PUB_QOSC_AHB_M1_QOSC_UG_HIGH_OSTD_ENABLE                                                 0x10000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_NORM_BYPASS                                                     0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0                                                 0x3f
#define MASK_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1                                                 0x3f
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH1                                                0x70
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW_CH0                                                0x7
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH0                                               0xff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH0                                               0xff
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_RD_CH1                                               0xff0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_WR_CH1                                               0xff
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_RD                                             0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN_WR                                             0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_RD                                            0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN_WR                                            0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_LATMON_ARURGENT_EN                                                  0x30000
#define MASK_PUB_QOSC_AHB_M1_QOSC_LATMON_AWURGENT_EN                                                  0x3
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH0                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH0                                              0xf000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH0                                               0xf00000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH0                                               0xf0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH0                                               0xf000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH0                                               0xf00
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH0                                                0xf0
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH0                                                0xf
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_RD_CH1                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_ULTRA_WR_CH1                                              0xf000000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_RD_CH1                                               0xf00000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_HIGH_WR_CH1                                               0xf0000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_RD_CH1                                               0xf000
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_NORM_WR_CH1                                               0xf00
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_RD_CH1                                                0xf0
#define MASK_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_LOW_WR_CH1                                                0xf
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS0                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS1                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M1_QOSC_STATUS2                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH0                                                0xff000000
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH0                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH0                                                0xff00
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH0                                                 0xff
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_RD_CH1                                                0xff000000
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_RD_CH1                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M1_URGENT_ULTRA_COUNT_WR_CH1                                                0xff00
#define MASK_PUB_QOSC_AHB_M1_URGENT_HIGH_COUNT_WR_CH1                                                 0xff
#define MASK_PUB_QOSC_AHB_M2_QOS_CTRL_ENABLE                                                          0x1
#define MASK_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                                                           0x1
#define MASK_PUB_QOSC_AHB_M2_QOSC_CFG_CLK_EB                                                          0x100
#define MASK_PUB_QOSC_AHB_M2_QOSC_CLK_TICK_ENABLE                                                     0x30
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMIT_AUTO_GATE_EN                                               0x2
#define MASK_PUB_QOSC_AHB_M2_QOSC_PORT_CLK_AUTO_GATE_EN                                               0x1
#define MASK_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                                                         0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_ARURGENT_EN                                                         0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_AWURGENT_EN                                                         0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_NO_SV_BW_SLICE_BYPASS                                               0x10000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_DFS_PAUSE_ENABLE                                                    0x200000
#define MASK_PUB_QOSC_AHB_M2_QOSC_MODE                                                                0x100000
#define MASK_PUB_QOSC_AHB_M2_QOSC_UG_ULTRA_OSTD_ENABLE                                                0x20000
#define MASK_PUB_QOSC_AHB_M2_QOSC_UG_HIGH_OSTD_ENABLE                                                 0x10000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_NORM_BYPASS                                                     0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0                                                 0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1                                                 0x3f
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH1                                                0x70
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW_CH0                                                0x7
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH0                                               0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH0                                               0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_RD_CH1                                               0xff0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_WR_CH1                                               0xff
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_RD                                             0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN_WR                                             0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_RD                                            0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN_WR                                            0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_LATMON_ARURGENT_EN                                                  0x30000
#define MASK_PUB_QOSC_AHB_M2_QOSC_LATMON_AWURGENT_EN                                                  0x3
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH0                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH0                                              0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH0                                               0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH0                                               0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH0                                               0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH0                                               0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH0                                                0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH0                                                0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_RD_CH1                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_ULTRA_WR_CH1                                              0xf000000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_RD_CH1                                               0xf00000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_HIGH_WR_CH1                                               0xf0000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_RD_CH1                                               0xf000
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_NORM_WR_CH1                                               0xf00
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_RD_CH1                                                0xf0
#define MASK_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_LOW_WR_CH1                                                0xf
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS0                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS1                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M2_QOSC_STATUS2                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH0                                                0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH0                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH0                                                0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH0                                                 0xff
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_RD_CH1                                                0xff000000
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_RD_CH1                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M2_URGENT_ULTRA_COUNT_WR_CH1                                                0xff00
#define MASK_PUB_QOSC_AHB_M2_URGENT_HIGH_COUNT_WR_CH1                                                 0xff
#define MASK_PUB_QOSC_AHB_LATMON_SW_TIMER_EN                                                          0xf000000
#define MASK_PUB_QOSC_AHB_LATMON_TIMER_SEL                                                            0xf00000
#define MASK_PUB_QOSC_AHB_LATMON2_SEL                                                                 0x10000
#define MASK_PUB_QOSC_AHB_LATMON_AUTO_GATE_EN                                                         0xf00
#define MASK_PUB_QOSC_AHB_LATMON_CLK_TICK_ENABLE                                                      0xf0
#define MASK_PUB_QOSC_AHB_LATMON_ENABLE                                                               0xf
#define MASK_PUB_QOSC_AHB_LATMON_COUNT_RESET                                                          0xf00
#define MASK_PUB_QOSC_AHB_LATMON_RESET                                                                0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM0                                                       0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM0                                                       0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM0                                                   0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM0                                                   0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM0                                                    0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM0                                                    0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM0                                                  0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM0                                                       0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM0                                                     0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM0                                                       0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM0                                                    0xf
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM3                                               0x7000000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM2                                               0x70000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM1                                               0x7000
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_SEL_LM0                                               0x700
#define MASK_PUB_QOSC_AHB_LATMON_HW_DFS_TRIGGER_EN                                                    0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM1                                                       0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM1                                                       0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM1                                                   0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM1                                                   0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM1                                                    0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM1                                                    0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM1                                                  0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM1                                                       0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM1                                                     0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM1                                                       0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM1                                                    0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM2                                                       0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM2                                                       0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM2                                                   0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM2                                                   0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM2                                                    0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM2                                                    0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM2                                                  0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM2                                                       0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM2                                                     0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM2                                                       0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM2                                                    0xf
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_RD_LM3                                                       0xff0000
#define MASK_PUB_QOSC_AHB_TAR_LAT_OFFSET_WR_LM3                                                       0xff
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_RD_LM3                                                   0x3000
#define MASK_PUB_QOSC_AHB_URGENT_ULTRA_RATIO_WR_LM3                                                   0x300
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_RD_LM3                                                    0x30
#define MASK_PUB_QOSC_AHB_URGENT_HIGH_RATIO_WR_LM3                                                    0x3
#define MASK_PUB_QOSC_AHB_LATMON_INIT_URGENT_DEB_LM3                                                  0x70000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_SEL_LM3                                                       0xc000000
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_VALUE_LM3                                                     0xfff000
#define MASK_PUB_QOSC_AHB_LAT_SUB_ALL_RATIO_LM3                                                       0x300
#define MASK_PUB_QOSC_AHB_TIMER_LAT_SUB_PERIOD_LM3                                                    0xf
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM0                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM0                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM0                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM0                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM1                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM1                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM1                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM1                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM2                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM2                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM2                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM2                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_WR_LM3                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_WR_LM3                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_ACTUAL_RD_LM3                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATENCY_TARGET_RD_LM3                                                       0xffffffff
#define MASK_PUB_QOSC_AHB_LATMON3_UPDATE_FLAG_CLR                                                     0x800000
#define MASK_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG_CLR                                                     0x400000
#define MASK_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG_CLR                                                     0x200000
#define MASK_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG_CLR                                                     0x100000
#define MASK_PUB_QOSC_AHB_LATMON3_UPDATE_FLAG                                                         0x80000
#define MASK_PUB_QOSC_AHB_LATMON2_UPDATE_FLAG                                                         0x40000
#define MASK_PUB_QOSC_AHB_LATMON1_UPDATE_FLAG                                                         0x20000
#define MASK_PUB_QOSC_AHB_LATMON0_UPDATE_FLAG                                                         0x10000
#define MASK_PUB_QOSC_AHB_LATMON_COUNTER_OV_ST                                                        0xffff
#define MASK_PUB_QOSC_AHB_BWMON_F_UP_REQ_EN                                                           0x7000
#define MASK_PUB_QOSC_AHB_BWMON_RBW_EN                                                                0x700
#define MASK_PUB_QOSC_AHB_BWMON_WBW_EN                                                                0x70
#define MASK_PUB_QOSC_AHB_BWMON_ENABLE                                                                0x7
#define MASK_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                                                           0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                                                           0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                                                           0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                                                           0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_UP_WBW_SET                                                           0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_UP_RBW_SET                                                           0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_UPDATE_FLAG_CLR                                                      0x400
#define MASK_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG_CLR                                                      0x200
#define MASK_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG_CLR                                                      0x100
#define MASK_PUB_QOSC_AHB_BWMON2_UPDATE_FLAG                                                          0x4
#define MASK_PUB_QOSC_AHB_BWMON1_UPDATE_FLAG                                                          0x2
#define MASK_PUB_QOSC_AHB_BWMON0_UPDATE_FLAG                                                          0x1
#define MASK_PUB_QOSC_AHB_BWMON0_WBW_CNT                                                              0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON0_RBW_CNT                                                              0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_WBW_CNT                                                              0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON1_RBW_CNT                                                              0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_WBW_CNT                                                              0xffffffff
#define MASK_PUB_QOSC_AHB_BWMON2_RBW_CNT                                                              0xffffffff
#define MASK_PUB_QOSC_AHB_M3_QOS_CTRL_ENABLE                                                          0x1
#define MASK_PUB_QOSC_AHB_M3_QOS_CTRL_RESET                                                           0x1
#define MASK_PUB_QOSC_AHB_M3_QOSC_CFG_CLK_EB                                                          0x100
#define MASK_PUB_QOSC_AHB_M3_QOSC_CLK_TICK_ENABLE                                                     0x30
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMIT_AUTO_GATE_EN                                               0x2
#define MASK_PUB_QOSC_AHB_M3_QOSC_PORT_CLK_AUTO_GATE_EN                                               0x1
#define MASK_PUB_QOSC_AHB_M3_QOSC_PORT_ENABLE                                                         0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNTER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_ARURGENT_EN                                                         0x30000
#define MASK_PUB_QOSC_AHB_M3_QOSC_AWURGENT_EN                                                         0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_NO_SV_BW_SLICE_BYPASS                                               0x10000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_DFS_PAUSE_ENABLE                                                    0x200000
#define MASK_PUB_QOSC_AHB_M3_QOSC_MODE                                                                0x100000
#define MASK_PUB_QOSC_AHB_M3_QOSC_UG_ULTRA_OSTD_ENABLE                                                0x20000
#define MASK_PUB_QOSC_AHB_M3_QOSC_UG_HIGH_OSTD_ENABLE                                                 0x10000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_NORM_BYPASS                                                     0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH0                                                 0x3f
#define MASK_PUB_QOSC_AHB_M3_QOSC_SV_COUNT_OFFSET_CH1                                                 0x3f
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH1                                                0x70
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_TIMING_WINDOW_CH0                                                0x7
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH0                                               0xff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH0                                               0xff
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_RD_CH1                                               0xff0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_BW_LIMITER_MAX_WR_CH1                                               0xff
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN_RD                                             0x30000
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_HIGH_EN_WR                                             0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN_RD                                            0x30000
#define MASK_PUB_QOSC_AHB_M3_QOSC_FORCE_URGENT_ULTRA_EN_WR                                            0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_LATMON_ARURGENT_EN                                                  0x30000
#define MASK_PUB_QOSC_AHB_M3_QOSC_LATMON_AWURGENT_EN                                                  0x3
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH0                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH0                                              0xf000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH0                                               0xf00000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH0                                               0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH0                                               0xf000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH0                                               0xf00
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH0                                                0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH0                                                0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_RD_CH1                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_ULTRA_WR_CH1                                              0xf000000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_RD_CH1                                               0xf00000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_HIGH_WR_CH1                                               0xf0000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_RD_CH1                                               0xf000
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_NORM_WR_CH1                                               0xf00
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_RD_CH1                                                0xf0
#define MASK_PUB_QOSC_AHB_M3_QOSC_QOS_VALUE_LOW_WR_CH1                                                0xf
#define MASK_PUB_QOSC_AHB_M3_QOSC_STATUS0                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M3_QOSC_STATUS1                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M3_QOSC_STATUS2                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH0                                                0xff000000
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH0                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH0                                                0xff00
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH0                                                 0xff
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_RD_CH1                                                0xff000000
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_RD_CH1                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M3_URGENT_ULTRA_COUNT_WR_CH1                                                0xff00
#define MASK_PUB_QOSC_AHB_M3_URGENT_HIGH_COUNT_WR_CH1                                                 0xff
#define MASK_PUB_QOSC_AHB_M4_QOS_CTRL_ENABLE                                                          0x1
#define MASK_PUB_QOSC_AHB_M4_QOS_CTRL_RESET                                                           0x1
#define MASK_PUB_QOSC_AHB_M4_QOSC_CFG_CLK_EB                                                          0x100
#define MASK_PUB_QOSC_AHB_M4_QOSC_CLK_TICK_ENABLE                                                     0x30
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMIT_AUTO_GATE_EN                                               0x2
#define MASK_PUB_QOSC_AHB_M4_QOSC_PORT_CLK_AUTO_GATE_EN                                               0x1
#define MASK_PUB_QOSC_AHB_M4_QOSC_PORT_ENABLE                                                         0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNTER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_ARURGENT_EN                                                         0x30000
#define MASK_PUB_QOSC_AHB_M4_QOSC_AWURGENT_EN                                                         0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN_RD                                                    0x30000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_EN_WR                                                    0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_NO_SV_BW_SLICE_BYPASS                                               0x10000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_DFS_PAUSE_ENABLE                                                    0x200000
#define MASK_PUB_QOSC_AHB_M4_QOSC_MODE                                                                0x100000
#define MASK_PUB_QOSC_AHB_M4_QOSC_UG_ULTRA_OSTD_ENABLE                                                0x20000
#define MASK_PUB_QOSC_AHB_M4_QOSC_UG_HIGH_OSTD_ENABLE                                                 0x10000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_NORM_BYPASS                                                     0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_WR_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_WR_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH0                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH0                                            0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_ULTRA_RD_CH1                                           0x3ff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_THRESHOLD_HIGH_RD_CH1                                            0x3ff
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH0                                                 0x3f
#define MASK_PUB_QOSC_AHB_M4_QOSC_SV_COUNT_OFFSET_CH1                                                 0x3f
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH1                                                0x70
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_TIMING_WINDOW_CH0                                                0x7
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH0                                               0xff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH0                                               0xff
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_RD_CH1                                               0xff0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_BW_LIMITER_MAX_WR_CH1                                               0xff
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN_RD                                             0x30000
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_HIGH_EN_WR                                             0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN_RD                                            0x30000
#define MASK_PUB_QOSC_AHB_M4_QOSC_FORCE_URGENT_ULTRA_EN_WR                                            0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_LATMON_ARURGENT_EN                                                  0x30000
#define MASK_PUB_QOSC_AHB_M4_QOSC_LATMON_AWURGENT_EN                                                  0x3
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH0                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH0                                              0xf000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH0                                               0xf00000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH0                                               0xf0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH0                                               0xf000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH0                                               0xf00
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH0                                                0xf0
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH0                                                0xf
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_RD_CH1                                              0xf0000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_ULTRA_WR_CH1                                              0xf000000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_RD_CH1                                               0xf00000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_HIGH_WR_CH1                                               0xf0000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_RD_CH1                                               0xf000
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_NORM_WR_CH1                                               0xf00
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_RD_CH1                                                0xf0
#define MASK_PUB_QOSC_AHB_M4_QOSC_QOS_VALUE_LOW_WR_CH1                                                0xf
#define MASK_PUB_QOSC_AHB_M4_QOSC_STATUS0                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M4_QOSC_STATUS1                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M4_QOSC_STATUS2                                                             0xffffffff
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH0                                                0xff000000
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH0                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH0                                                0xff00
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH0                                                 0xff
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_RD_CH1                                                0xff000000
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_RD_CH1                                                 0xff0000
#define MASK_PUB_QOSC_AHB_M4_URGENT_ULTRA_COUNT_WR_CH1                                                0xff00
#define MASK_PUB_QOSC_AHB_M4_URGENT_HIGH_COUNT_WR_CH1                                                 0xff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_ANALOG_DPLL_DUMY_IN                                          0xffff0000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_ANALOG_DPLL_DUMY_OUT                                         0xffff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_LOCK_DONE                                              0x40000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_N                                                      0x3ff80
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_ICP                                                    0x70
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_ICP_FS                                                 0xc
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_SDM_EN                                                 0x2
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_DIV_S                                                  0x1
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_NINT                                                   0x3f800000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_KINT                                                   0x7fffff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_DIV_SEL                                                0x3c000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CLKDIV_EN                                              0x2000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_IL_DIV                                                 0x1000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CCS_CTRL                                               0xff0
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_MOD_EN                                                 0x8
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CLKOUT_EN                                              0x4
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_RST                                                    0x2
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_PD                                                     0x1
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CP_OFFSET                                              0x60
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_CP_EN                                                  0x10
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_R3_SEL                                                 0xc
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_R2_SEL                                                 0x3
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_RESERVED                                               0xff
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_BIST_EN                                                0x10000
#define MASK_ANLG_PHY_G0_ANALOG_DPLL_TOP_DPLL0_BIST_CNT                                               0xffff
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_DIV_SEL                                        0x10
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_CLKDIV_EN                                      0x8
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_CLKOUT_EN                                      0x4
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_RST                                            0x2
#define MASK_ANLG_PHY_G0_DBG_SEL_ANALOG_DPLL_TOP_DPLL0_PD                                             0x1
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_RSTN                                                       0x8000000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_RUN                                                        0x4000000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_PD                                                         0x2000000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_VALID                                                      0x1000000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_BG_RBIAS_MODE                                              0x800000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_TEST_SEL                                                   0x600000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_BP_MODE                                                    0x100000
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_DATA                                                       0xffc00
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_BP_DATA                                                    0x3ff
#define MASK_ANLG_PHY_G4_ANALOG_THM1_1_THM_RESERVED                                                   0xffff
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_THM1_1_THM_RSTN                                               0x8
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_THM1_1_THM_RUN                                                0x4
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_THM1_1_THM_PD                                                 0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_THM1_1_THM_RESERVED                                           0x1
#define MASK_ANLG_PHY_G4_ANALOG_EFUSE4K_EFS_ENK1                                                      0x10
#define MASK_ANLG_PHY_G4_ANALOG_EFUSE4K_EFS_ENK2                                                      0x8
#define MASK_ANLG_PHY_G4_ANALOG_EFUSE4K_EFS_TRCS                                                      0x4
#define MASK_ANLG_PHY_G4_ANALOG_EFUSE4K_EFS_AT1                                                       0x2
#define MASK_ANLG_PHY_G4_ANALOG_EFUSE4K_EFS_AT0                                                       0x1
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_EFUSE4K_EFS_ENK1                                              0x2
#define MASK_ANLG_PHY_G4_DBG_SEL_ANALOG_EFUSE4K_EFS_ENK2                                              0x1
#define MASK_MM_CLK_CORE_CGM_MM_AHB_CFG_CGM_MM_AHB_SEL                                                0x3
#define MASK_MM_CLK_CORE_CGM_MM_MTX_CFG_CGM_MM_MTX_SEL                                                0x7
#define MASK_MM_CLK_CORE_CGM_SENSOR0_CFG_CGM_SENSOR0_DIV                                              0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR0_CFG_CGM_SENSOR0_SEL                                              0x3
#define MASK_MM_CLK_CORE_CGM_SENSOR1_CFG_CGM_SENSOR1_DIV                                              0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR1_CFG_CGM_SENSOR1_SEL                                              0x3
#define MASK_MM_CLK_CORE_CGM_SENSOR2_CFG_CGM_SENSOR2_DIV                                              0x700
#define MASK_MM_CLK_CORE_CGM_SENSOR2_CFG_CGM_SENSOR2_SEL                                              0x3
#define MASK_MM_CLK_CORE_CGM_CPP_CFG_CGM_CPP_SEL                                                      0x3
#define MASK_MM_CLK_CORE_CGM_JPG_CFG_CGM_JPG_SEL                                                      0x3
#define MASK_MM_CLK_CORE_CGM_FD_CFG_CGM_FD_SEL                                                        0x3
#define MASK_MM_CLK_CORE_CGM_DCAM_IF_CFG_CGM_DCAM_IF_SEL                                              0x3
#define MASK_MM_CLK_CORE_CGM_DCAM_AXI_CFG_CGM_DCAM_AXI_SEL                                            0x3
#define MASK_MM_CLK_CORE_CGM_ISP_CFG_CGM_ISP_SEL                                                      0x3
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI0_CFG_CGM_MIPI_CSI0_PAD_SEL                                      0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI0_CFG_CGM_MIPI_CSI0_SEL                                          0x7
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI1_CFG_CGM_MIPI_CSI1_PAD_SEL                                      0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI1_CFG_CGM_MIPI_CSI1_SEL                                          0x7
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI2_CFG_CGM_MIPI_CSI2_PAD_SEL                                      0x10000
#define MASK_MM_CLK_CORE_CGM_MIPI_CSI2_CFG_CGM_MIPI_CSI2_SEL                                          0x7
#define MASK_MM_CLK_CORE_CGM_CPHY_CFG_CFG_CGM_CPHY_CFG_SEL                                            0x1
#define MASK_MM_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_CFG_CGM_CSI_PHY_SCAN_ONLY_SEL                          0x1
#define MASK_PUB_AHB_SOFT_CMD_NUM                                                                     0x700
#define MASK_PUB_AHB_SOFT_CMD_FC_SEL                                                                  0x70
#define MASK_PUB_AHB_SOFT_CMD_RESP                                                                    0x8
#define MASK_PUB_AHB_SOFT_CMD_DONE                                                                    0x4
#define MASK_PUB_AHB_SOFT_CMD_START                                                                   0x1
#define MASK_PUB_AHB_SOFT_CMD_SEQL                                                                    0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_SEQH                                                                    0xffffffff
#define MASK_PUB_AHB_SOFT_CMD_STEP                                                                    0xffffffff
#define MASK_PUB_AHB_MPU_DUMP_ADDR                                                                    0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_ADDR                                                                 0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_CMD                                                                  0xffffffff
#define MASK_PUB_AHB_DMC_MPU_VIO_INT_REQ                                                              0x2
#define MASK_PUB_AHB_MPU_EN                                                                           0x1
#define MASK_PUB_AHB_MPU_CFG0                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG0_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG0_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG0_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG1                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG1_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG1_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG1_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG2                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG2_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG2_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG2_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG3                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG3_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG3_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG3_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG4                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG4_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG4_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG4_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG5                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG5_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG5_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG5_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG6                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG6_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG6_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG6_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG7                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG7_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG7_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG7_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG8                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG8_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG8_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG8_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG9                                                                         0x1ff
#define MASK_PUB_AHB_MPU_CFG9_ID_MASK_VAL                                                             0xffffffff
#define MASK_PUB_AHB_MPU_CFG9_LOW_RANGE                                                               0x7ffffff
#define MASK_PUB_AHB_MPU_CFG9_HIGH_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG10                                                                        0x1ff
#define MASK_PUB_AHB_MPU_CFG10_ID_MASK_VAL                                                            0xffffffff
#define MASK_PUB_AHB_MPU_CFG10_LOW_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG10_HIGH_RANGE                                                             0x7ffffff
#define MASK_PUB_AHB_MPU_CFG11                                                                        0x1ff
#define MASK_PUB_AHB_MPU_CFG11_ID_MASK_VAL                                                            0xffffffff
#define MASK_PUB_AHB_MPU_CFG11_LOW_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG11_HIGH_RANGE                                                             0x7ffffff
#define MASK_PUB_AHB_MPU_CFG12                                                                        0x1ff
#define MASK_PUB_AHB_MPU_CFG12_ID_MASK_VAL                                                            0xffffffff
#define MASK_PUB_AHB_MPU_CFG12_LOW_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG12_HIGH_RANGE                                                             0x7ffffff
#define MASK_PUB_AHB_MPU_CFG13                                                                        0x1ff
#define MASK_PUB_AHB_MPU_CFG13_ID_MASK_VAL                                                            0xffffffff
#define MASK_PUB_AHB_MPU_CFG13_LOW_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG13_HIGH_RANGE                                                             0x7ffffff
#define MASK_PUB_AHB_MPU_CFG14                                                                        0x1ff
#define MASK_PUB_AHB_MPU_CFG14_ID_MASK_VAL                                                            0xffffffff
#define MASK_PUB_AHB_MPU_CFG14_LOW_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG14_HIGH_RANGE                                                             0x7ffffff
#define MASK_PUB_AHB_MPU_CFG15                                                                        0x1ff
#define MASK_PUB_AHB_MPU_CFG15_ID_MASK_VAL                                                            0xffffffff
#define MASK_PUB_AHB_MPU_CFG15_LOW_RANGE                                                              0x7ffffff
#define MASK_PUB_AHB_MPU_CFG15_HIGH_RANGE                                                             0x7ffffff
#define MASK_SCC_APB_VOLT_TUNE_VAL_MAX                                                                0x3fe00
#define MASK_SCC_APB_VOLT_TUNE_VAL_MIN                                                                0x1ff
#define MASK_SCC_APB_VOLT_TUNE_VAL                                                                    0x3fe00
#define MASK_SCC_APB_VOLT_OBS_VAL                                                                     0x1ff
#define MASK_SCC_APB_VOLT0_SELECT_OVERRIDE                                                            0x80000000
#define MASK_SCC_APB_VOLT1_SELECT_OVERRIDE                                                            0x40000000
#define MASK_SCC_APB_PAUSE_OCCUR_ERR_EN                                                               0x100
#define MASK_SCC_APB_VOLT_TUNE_FORBID_EN                                                              0x10
#define MASK_SCC_APB_VOLT_OBS_FORBID_EN                                                               0x1
#define MASK_SCC_APB_VOLT_TUNE_DOWN_STEP                                                              0x3ff0000
#define MASK_SCC_APB_VOLT_TUNE_UP_STEP                                                                0x3ff
#define MASK_SCC_APB_RND_INTVAL_WAIT_NUM                                                              0xffff0000
#define MASK_SCC_APB_VOLT_STB_WAIT_NUM                                                                0xffff
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_MASK_STATUS                                                    0x2000
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_MASK_STATUS                                                     0x1000
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_RAW_STATUS                                                     0x200
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_RAW_STATUS                                                      0x100
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_CLR                                                            0x20
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_CLR                                                             0x10
#define MASK_SCC_APB_SCC_TUNE_DONE_INT_EN                                                             0x2
#define MASK_SCC_APB_SCC_TUNE_ERR_INT_EN                                                              0x1
#define MASK_SCC_APB_SCC_TUNE_DWN_MARK                                                                0xffff0000
#define MASK_SCC_APB_SCC_TUNE_UP_MARK                                                                 0xffff
#define MASK_SCC_APB_SCC_FSM_STS                                                                      0x1f
#define MASK_SCC_APB_SCC_IDLE_MODE                                                                    0x80000000
#define MASK_SCC_APB_SCC_TUNE_BYPASS                                                                  0x40000000
#define MASK_SCC_APB_SCC_INIT_HALT_BYPASS                                                             0x20000000
#define MASK_SCC_APB_SCC_AM_CLK_DIVIDER                                                               0x18000000
#define MASK_SCC_APB_SCC_AM_ENABLE                                                                    0x4000000
#define MASK_SCC_APB_SCC_AM_OBS_EN                                                                    0x2000000
#define MASK_SCC_APB_SCC_RPT_READ_CTRL                                                                0x1000
#define MASK_SCC_APB_SCC_ALL_ROSC_CHAIN                                                               0x4
#define MASK_SCC_APB_SCC_ALL_ROSC_SEQ                                                                 0x2
#define MASK_SCC_APB_SCC_ROSC_REPEAT_MODE                                                             0x1
#define MASK_SCC_APB_SCC_ROSC_DURATION                                                                0xfffff000
#define MASK_SCC_APB_SCC_ROSC_SEL_Z                                                                   0xf00
#define MASK_SCC_APB_SCC_ROSC_SEL_Y                                                                   0xf0
#define MASK_SCC_APB_SCC_ROSC_SEL_X                                                                   0xf
#define MASK_SCC_APB_SCC_RPT_READ_NXT                                                                 0x80000000
#define MASK_SCC_APB_SCC_ROSC_GR_ENABLE                                                               0x2
#define MASK_SCC_APB_SCC_ROSC_RUN                                                                     0x1
#define MASK_SCC_APB_SCC_INIT_PAT_FAIL                                                                0x80000000
#define MASK_SCC_APB_SCC_ROSC_RPT_VALID                                                               0x40000000
#define MASK_SCC_APB_SCC_ROSC_SETTING                                                                 0x1f00000
#define MASK_SCC_APB_SCC_ROSC_CNT                                                                     0xfffff
#define MASK_SCC_APB_SCC_ROSC_SW_RST                                                                  0xf
#define MASK_AON_APB_SERDES_DPHY_REF_EB                                                               0x100000
#define MASK_AON_APB_SERDES_DPHY_CFG_EB                                                               0x80000
#define MASK_AON_APB_LVDIS_PLL_DIV_EN                                                                 0x40000
#define MASK_AON_APB_CSSYS_PUB_EB                                                                     0x20000
#define MASK_AON_APB_CSSYS_APB_EB                                                                     0x10000
#define MASK_AON_APB_CSSYS_EB                                                                         0x8000
#define MASK_AON_APB_APCPU_DAP_EB                                                                     0x4000
#define MASK_AON_APB_MSPI_EB                                                                          0x1000
#define MASK_AON_APB_GPU_EB                                                                           0x800
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EB                                                               0x400
#define MASK_AON_APB_MM_EB                                                                            0x200
#define MASK_AON_APB_PROBE_EB                                                                         0x80
#define MASK_AON_APB_AUX2_EB                                                                          0x40
#define MASK_AON_APB_AUX1_EB                                                                          0x20
#define MASK_AON_APB_AUX0_EB                                                                          0x10
#define MASK_AON_APB_DJTAG_EB                                                                         0x8
#define MASK_AON_APB_DJTAG_TCK_EB                                                                     0x4
#define MASK_AON_APB_RFTI_EB                                                                          0x2
#define MASK_AON_APB_RC100M_CAL_EB                                                                    0x1
#define MASK_AON_APB_SCC_EB                                                                           0x100000
#define MASK_AON_APB_AON_IIS_EB                                                                       0x80000
#define MASK_AON_APB_APB_BUSMON_EB                                                                    0x40000
#define MASK_AON_APB_APCPU_TS0_EB                                                                     0x20000
#define MASK_AON_APB_DJTAG_CTRL_EB                                                                    0x10000
#define MASK_AON_APB_CPALL_EIC_EB                                                                     0x8000
#define MASK_AON_APB_CKG_EB                                                                           0x2000
#define MASK_AON_APB_ANA_EB                                                                           0x1000
#define MASK_AON_APB_PIN_EB                                                                           0x800
#define MASK_AON_APB_SPLK_EB                                                                          0x400
#define MASK_AON_APB_OTG_PHY_EB                                                                       0x200
#define MASK_AON_APB_OTG_UTMI_EB                                                                      0x100
#define MASK_AON_APB_DVFS_TOP_EB                                                                      0x80
#define MASK_AON_APB_AON_TMR_EB                                                                       0x40
#define MASK_AON_APB_AP_SYST_EB                                                                       0x20
#define MASK_AON_APB_AON_SYST_EB                                                                      0x10
#define MASK_AON_APB_KPD_EB                                                                           0x8
#define MASK_AON_APB_MBOX_EB                                                                          0x4
#define MASK_AON_APB_GPIO_EB                                                                          0x2
#define MASK_AON_APB_EFUSE_EB                                                                         0x1
#define MASK_AON_APB_SERDES_EB                                                                        0x80000000
#define MASK_AON_APB_APCPU_WDG_EB                                                                     0x40000000
#define MASK_AON_APB_AP_WDG_EB                                                                        0x20000000
#define MASK_AON_APB_PWM3_EB                                                                          0x10000000
#define MASK_AON_APB_PWM2_EB                                                                          0x8000000
#define MASK_AON_APB_PWM1_EB                                                                          0x4000000
#define MASK_AON_APB_PWM0_EB                                                                          0x2000000
#define MASK_AON_APB_AP_TMR2_EB                                                                       0x1000000
#define MASK_AON_APB_AP_TMR1_EB                                                                       0x800000
#define MASK_AON_APB_AP_TMR0_EB                                                                       0x400000
#define MASK_AON_APB_WTLCP_INTC_EB                                                                    0x200000
#define MASK_AON_APB_WTLCP_LDSP_INTC_EB                                                               0x100000
#define MASK_AON_APB_WTLCP_TGDSP_INTC_EB                                                              0x80000
#define MASK_AON_APB_PUBCP_INTC_EB                                                                    0x40000
#define MASK_AON_APB_AUDCP_INTC_EB                                                                    0x20000
#define MASK_AON_APB_AP_INTC5_EB                                                                      0x10000
#define MASK_AON_APB_AP_INTC4_EB                                                                      0x8000
#define MASK_AON_APB_AP_INTC3_EB                                                                      0x4000
#define MASK_AON_APB_AP_INTC2_EB                                                                      0x2000
#define MASK_AON_APB_AP_INTC1_EB                                                                      0x1000
#define MASK_AON_APB_AP_INTC0_EB                                                                      0x800
#define MASK_AON_APB_EIC_EB                                                                           0x400
#define MASK_AON_APB_ADI_EB                                                                           0x200
#define MASK_AON_APB_PMU_EB                                                                           0x100
#define MASK_AON_APB_I2C_EB                                                                           0x80
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_EB                                                            0x40
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_EB                                                            0x20
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_EB                                                            0x10
#define MASK_AON_APB_AP_SIM_AON_TOP_EB                                                                0x8
#define MASK_AON_APB_THM2_EB                                                                          0x4
#define MASK_AON_APB_THM1_EB                                                                          0x2
#define MASK_AON_APB_THM0_EB                                                                          0x1
#define MASK_AON_APB_PUBCP_SDIO0_SOFT_RST                                                             0x4000
#define MASK_AON_APB_AP_SDIO2_SOFT_RST                                                                0x2000
#define MASK_AON_APB_AP_SDIO1_SOFT_RST                                                                0x1000
#define MASK_AON_APB_AP_SDIO0_SOFT_RST                                                                0x800
#define MASK_AON_APB_AP_EMMC_SOFT_RST                                                                 0x400
#define MASK_AON_APB_SERDES_DPHY_APB_SOFT_RST                                                         0x200
#define MASK_AON_APB_SERDES_DPHY_SOFT_RST                                                             0x100
#define MASK_AON_APB_LVDSDIS_SOFT_RST                                                                 0x80
#define MASK_AON_APB_DAP_MTX_SOFT_RST                                                                 0x40
#define MASK_AON_APB_MSPI1_SOFT_RST                                                                   0x20
#define MASK_AON_APB_MSPI0_SOFT_RST                                                                   0x10
#define MASK_AON_APB_BB_CAL_SOFT_RST                                                                  0x8
#define MASK_AON_APB_DCXO_LC_SOFT_RST                                                                 0x4
#define MASK_AON_APB_RFTI_SOFT_RST                                                                    0x2
#define MASK_AON_APB_RC100M_CAL_SOFT_RST                                                              0x1
#define MASK_AON_APB_SCC_SOFT_RST                                                                     0x100000
#define MASK_AON_APB_AON_IIS_SOFT_RST                                                                 0x80000
#define MASK_AON_APB_APB_BUSMON_SOFT_RST                                                              0x40000
#define MASK_AON_APB_APCPU_TS0_SOFT_RST                                                               0x20000
#define MASK_AON_APB_DJTAG_CTRL_SOFT_RST                                                              0x10000
#define MASK_AON_APB_CPALL_EIC_SOFT_RST                                                               0x8000
#define MASK_AON_APB_CKG_SOFT_RST                                                                     0x2000
#define MASK_AON_APB_ANA_SOFT_RST                                                                     0x1000
#define MASK_AON_APB_PIN_SOFT_RST                                                                     0x800
#define MASK_AON_APB_SPLK_SOFT_RST                                                                    0x400
#define MASK_AON_APB_OTG_PHY_SOFT_RST                                                                 0x200
#define MASK_AON_APB_OTG_UTMI_SOFT_RST                                                                0x100
#define MASK_AON_APB_DVFS_TOP_SOFT_RST                                                                0x80
#define MASK_AON_APB_AON_TMR_SOFT_RST                                                                 0x40
#define MASK_AON_APB_AP_SYST_SOFT_RST                                                                 0x20
#define MASK_AON_APB_AON_SYST_SOFT_RST                                                                0x10
#define MASK_AON_APB_KPD_SOFT_RST                                                                     0x8
#define MASK_AON_APB_MBOX_SOFT_RST                                                                    0x4
#define MASK_AON_APB_GPIO_SOFT_RST                                                                    0x2
#define MASK_AON_APB_EFUSE_SOFT_RST                                                                   0x1
#define MASK_AON_APB_SERDES_SOFT_RST                                                                  0x80000000
#define MASK_AON_APB_APCPU_WDG_SOFT_RST                                                               0x40000000
#define MASK_AON_APB_AP_WDG_SOFT_RST                                                                  0x20000000
#define MASK_AON_APB_PWM3_SOFT_RST                                                                    0x10000000
#define MASK_AON_APB_PWM2_SOFT_RST                                                                    0x8000000
#define MASK_AON_APB_PWM1_SOFT_RST                                                                    0x4000000
#define MASK_AON_APB_PWM0_SOFT_RST                                                                    0x2000000
#define MASK_AON_APB_AP_TMR2_SOFT_RST                                                                 0x1000000
#define MASK_AON_APB_AP_TMR1_SOFT_RST                                                                 0x800000
#define MASK_AON_APB_AP_TMR0_SOFT_RST                                                                 0x400000
#define MASK_AON_APB_WTLCP_INTC_SOFT_RST                                                              0x200000
#define MASK_AON_APB_WTLCP_LDSP_INTC_SOFT_RST                                                         0x100000
#define MASK_AON_APB_WTLCP_TGDSP_INTC_SOFT_RST                                                        0x80000
#define MASK_AON_APB_PUBCP_INTC_SOFT_RST                                                              0x40000
#define MASK_AON_APB_AUDCP_INTC_SOFT_RST                                                              0x20000
#define MASK_AON_APB_AP_INTC5_SOFT_RST                                                                0x10000
#define MASK_AON_APB_AP_INTC4_SOFT_RST                                                                0x8000
#define MASK_AON_APB_AP_INTC3_SOFT_RST                                                                0x4000
#define MASK_AON_APB_AP_INTC2_SOFT_RST                                                                0x2000
#define MASK_AON_APB_AP_INTC1_SOFT_RST                                                                0x1000
#define MASK_AON_APB_AP_INTC0_SOFT_RST                                                                0x800
#define MASK_AON_APB_EIC_SOFT_RST                                                                     0x400
#define MASK_AON_APB_ADI_SOFT_RST                                                                     0x200
#define MASK_AON_APB_PMU_SOFT_RST                                                                     0x100
#define MASK_AON_APB_I2C_SOFT_RST                                                                     0x80
#define MASK_AON_APB_PUBCP_SIM2_AON_TOP_SOFT_RST                                                      0x40
#define MASK_AON_APB_PUBCP_SIM1_AON_TOP_SOFT_RST                                                      0x20
#define MASK_AON_APB_PUBCP_SIM0_AON_TOP_SOFT_RST                                                      0x10
#define MASK_AON_APB_AP_SIM_AON_TOP_SOFT_RST                                                          0x8
#define MASK_AON_APB_THM2_SOFT_RST                                                                    0x4
#define MASK_AON_APB_THM1_SOFT_RST                                                                    0x2
#define MASK_AON_APB_THM0_SOFT_RST                                                                    0x1
#define MASK_AON_APB_PUBCP_SDIO0_RTC_EB                                                               0x40000
#define MASK_AON_APB_AP_SDIO2_RTC_EB                                                                  0x20000
#define MASK_AON_APB_AP_SDIO1_RTC_EB                                                                  0x10000
#define MASK_AON_APB_AP_SDIO0_RTC_EB                                                                  0x8000
#define MASK_AON_APB_AP_EMMC_RTC_EB                                                                   0x4000
#define MASK_AON_APB_BB_CAL_RTC_EB                                                                    0x2000
#define MASK_AON_APB_DCXO_LC_RTC_EB                                                                   0x1000
#define MASK_AON_APB_AP_TMR2_RTC_EB                                                                   0x800
#define MASK_AON_APB_AP_TMR1_RTC_EB                                                                   0x400
#define MASK_AON_APB_AP_TMR0_RTC_EB                                                                   0x200
#define MASK_AON_APB_APCPU_WDG_RTC_EB                                                                 0x100
#define MASK_AON_APB_AP_WDG_RTC_EB                                                                    0x80
#define MASK_AON_APB_EIC_RTCDV5_EB                                                                    0x40
#define MASK_AON_APB_EIC_RTC_EB                                                                       0x20
#define MASK_AON_APB_AON_TMR_RTC_EB                                                                   0x10
#define MASK_AON_APB_AP_SYST_RTC_EB                                                                   0x8
#define MASK_AON_APB_AON_SYST_RTC_EB                                                                  0x4
#define MASK_AON_APB_KPD_RTC_EB                                                                       0x2
#define MASK_AON_APB_ARCH_RTC_EB                                                                      0x1
#define MASK_AON_APB_EFUSE_PWON_RD_END_FLAG                                                           0x4
#define MASK_AON_APB_DBG_TRACE_CTRL_EN                                                                0x10000
#define MASK_AON_APB_EVENTACK_RESTARTREQ_TS01                                                         0x10
#define MASK_AON_APB_EVENT_RESTARTREQ_TS01                                                            0x2
#define MASK_AON_APB_EVENT_HALTREQ_TS01                                                               0x1
#define MASK_AON_APB_PTEST_FUNC_ATSPEED_SEL                                                           0x100
#define MASK_AON_APB_PTEST_FUNC_MODE                                                                  0x80
#define MASK_AON_APB_FUNCTST_DMA_EB                                                                   0x40
#define MASK_AON_APB_PTEST_BIST_MODE                                                                  0x20
#define MASK_AON_APB_USB_DLOAD_EN                                                                     0x10
#define MASK_AON_APB_ARM_BOOT_MD3                                                                     0x8
#define MASK_AON_APB_ARM_BOOT_MD2                                                                     0x4
#define MASK_AON_APB_ARM_BOOT_MD1                                                                     0x2
#define MASK_AON_APB_ARM_BOOT_MD0                                                                     0x1
#define MASK_AON_APB_BB_BG_AUTO_PD_EN                                                                 0x8
#define MASK_AON_APB_BB_BG_SLP_PD_EN                                                                  0x4
#define MASK_AON_APB_BB_BG_FORCE_ON                                                                   0x2
#define MASK_AON_APB_BB_BG_FORCE_PD                                                                   0x1
#define MASK_AON_APB_AGCP_DSP_JTAG_MODE                                                               0x8
#define MASK_AON_APB_CP_ARM_JTAG_PIN_SEL                                                              0x7
#define MASK_AON_APB_DCXO_LC_FLAG                                                                     0x100
#define MASK_AON_APB_DCXO_LC_FLAG_CLR                                                                 0x2
#define MASK_AON_APB_DCXO_LC_CNT_CLR                                                                  0x1
#define MASK_AON_APB_DCXO_LC_CNT                                                                      0xffffffff
#define MASK_AON_APB_AUDCP_BOOTCTRL_PROT                                                              0x80000000
#define MASK_AON_APB_AUDCP_REG_PROT_VAL                                                               0xffff
#define MASK_AON_APB_LDSP_CTRL_PROT                                                                   0x80000000
#define MASK_AON_APB_REG_PROT_VAL                                                                     0xffff
#define MASK_AON_APB_CGM_AON_APB_LP_SEL                                                               0x7
#define MASK_AON_APB_DAP_DBGPWRUP_SOFT_EN                                                             0x4
#define MASK_AON_APB_DAP_SYSPWRUP_SOFT_EN                                                             0x2
#define MASK_AON_APB_DAP_DJTAG_EN                                                                     0x1
#define MASK_AON_APB_USER_RSV_FLAG1_B1                                                                0x2
#define MASK_AON_APB_USER_RSV_FLAG1_B0                                                                0x1
#define MASK_AON_APB_CM4_SYS_SOFT_RST                                                                 0x10
#define MASK_AON_APB_CM4_CORE_SOFT_RST                                                                0x1
#define MASK_AON_APB_MDAR_SYS_HSDL_CFG                                                                0xffffffff
#define MASK_AON_APB_CGM_AP_AXI_APCPU_AUTO_GATE_SEL                                                   0x80000000
#define MASK_AON_APB_CGM_AP_MM_AP_FORCE_EN                                                            0x40000000
#define MASK_AON_APB_CGM_AP_MM_AP_AUTO_GATE_SEL                                                       0x20000000
#define MASK_AON_APB_CGM_EMC_FORCE_EN                                                                 0x10000000
#define MASK_AON_APB_CGM_EMC_AUTO_GATE_SEL                                                            0x8000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_FORCE_EN                                                          0x4000000
#define MASK_AON_APB_CGM_MM_ISP_RAW_AUTO_GATE_SEL                                                     0x2000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_FORCE_EN                                                          0x1000000
#define MASK_AON_APB_CGM_MM_ISP_YUV_AUTO_GATE_SEL                                                     0x800000
#define MASK_AON_APB_CGM_AON_APB_PUB_FORCE_EN                                                         0x400000
#define MASK_AON_APB_CGM_AON_APB_PUB_AUTO_GATE_SEL                                                    0x200000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_FORCE_EN                                                       0x100000
#define MASK_AON_APB_CGM_AON_APB_AUDCP_AUTO_GATE_SEL                                                  0x80000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_FORCE_EN                                                       0x40000
#define MASK_AON_APB_CGM_AON_APB_PUBCP_AUTO_GATE_SEL                                                  0x20000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_FORCE_EN                                                       0x10000
#define MASK_AON_APB_CGM_AON_APB_WTLCP_AUTO_GATE_SEL                                                  0x8000
#define MASK_AON_APB_CGM_AON_APB_AP_FORCE_EN                                                          0x4000
#define MASK_AON_APB_CGM_AON_APB_AP_AUTO_GATE_SEL                                                     0x2000
#define MASK_AON_APB_CGM_AP_AXI_FORCE_EN                                                              0x1000
#define MASK_AON_APB_CGM_AP_AXI_AUTO_GATE_SEL                                                         0x800
#define MASK_AON_APB_CGM_AP_MM_ROOT_FORCE_EN                                                          0x400
#define MASK_AON_APB_CGM_AP_MM_ROOT_AUTO_GATE_SEL                                                     0x200
#define MASK_AON_APB_CGM_AP_MM_MM_FORCE_EN                                                            0x100
#define MASK_AON_APB_CGM_AP_MM_MM_AUTO_GATE_SEL                                                       0x80
#define MASK_AON_APB_CGM_AP_MM_GPU_FORCE_EN                                                           0x40
#define MASK_AON_APB_CGM_AP_MM_GPU_AUTO_GATE_SEL                                                      0x20
#define MASK_AON_APB_CGM_GPU_MEM_FORCE_EN                                                             0x10
#define MASK_AON_APB_CGM_GPU_MEM_AUTO_GATE_SEL                                                        0x8
#define MASK_AON_APB_CGM_APCPU_PMU_AUTO_GATE_SEL                                                      0x4
#define MASK_AON_APB_CGM_APCPU_PMU_FORCE_EN                                                           0x2
#define MASK_AON_APB_MBOX_AUTO_GATE_SEL                                                               0x1
#define MASK_AON_APB_CGM_PUB_CLK_ANLG_IO_APB_EN                                                       0x20
#define MASK_AON_APB_CGM_DMC_REF_AUTO_GATE_SEL                                                        0x10
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_AUTO_GATE_SEL                                                  0x8
#define MASK_AON_APB_CGM_TOP_DVFS_ROOT_FORCE_EN                                                       0x4
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_CTRL_SEL                                               0x8
#define MASK_AON_APB_CGM_AP_AXI_AUTO_FREQ_DOWN_EN                                                     0x4
#define MASK_AON_APB_CGM_AP_AXI_SEL_IDLE                                                              0x3
#define MASK_AON_APB_AON_CHIP_ID0                                                                     0xffffffff
#define MASK_AON_APB_AON_CHIP_ID1                                                                     0xffffffff
#define MASK_AON_APB_AON_PLAT_ID0                                                                     0xffffffff
#define MASK_AON_APB_AON_PLAT_ID1                                                                     0xffffffff
#define MASK_AON_APB_AON_IMPL_ID                                                                      0xffffffff
#define MASK_AON_APB_AON_MFT_ID                                                                       0xffffffff
#define MASK_AON_APB_AON_VER_ID                                                                       0xffffffff
#define MASK_AON_APB_AON_CHIP_ID                                                                      0xffffffff
#define MASK_AON_APB_ANALOG_PLL_RSV                                                                   0xffff0000
#define MASK_AON_APB_ANALOG_TESTMUX                                                                   0xffff
#define MASK_AON_APB_PLL_BG_RSV                                                                       0x3f
#define MASK_AON_APB_LVDSDIS_LOG_SEL                                                                  0x6
#define MASK_AON_APB_LVDSDIS_DBG_SEL                                                                  0x1
#define MASK_AON_APB_CGM_WCDMA_ROOT_FORCE_EN                                                          0x20
#define MASK_AON_APB_CGM_WCDMA_ROOT_AUTO_GATE_SEL                                                     0x10
#define MASK_AON_APB_CGM_WCDMA_PUBCP_FORCE_EN                                                         0x8
#define MASK_AON_APB_CGM_WCDMA_PUBCP_AUTO_GATE_SEL                                                    0x4
#define MASK_AON_APB_CGM_WCDMA_WTLCP_FORCE_EN                                                         0x2
#define MASK_AON_APB_CGM_WCDMA_WTLCP_AUTO_GATE_SEL                                                    0x1
#define MASK_AON_APB_CGM_PERIPH_AUTO_GATE_EN                                                          0x2000
#define MASK_AON_APB_CGM_GIC_AUTO_GATE_EN                                                             0x1000
#define MASK_AON_APB_CGM_ACP_AUTO_GATE_EN                                                             0x800
#define MASK_AON_APB_CGM_AXI_PERIPH_AUTO_GATE_EN                                                      0x400
#define MASK_AON_APB_CGM_ACE_AUTO_GATE_EN                                                             0x200
#define MASK_AON_APB_CGM_SCU_AUTO_GATE_EN                                                             0x100
#define MASK_AON_APB_CGM_CORE3_AUTO_GATE_EN                                                           0x8
#define MASK_AON_APB_CGM_CORE2_AUTO_GATE_EN                                                           0x4
#define MASK_AON_APB_CGM_CORE1_AUTO_GATE_EN                                                           0x2
#define MASK_AON_APB_CGM_CORE0_AUTO_GATE_EN                                                           0x1
#define MASK_AON_APB_APCPU_CORE_WAKEUP_ACE_CLK_EN                                                     0x2
#define MASK_AON_APB_APCPU_CORE_WAKEUP_SCU_CLK_EN                                                     0x1
#define MASK_AON_APB_SP_AHB_CLK_SOFT_EN                                                               0x80
#define MASK_AON_APB_CM4_SLEEPING_STAT                                                                0x40
#define MASK_AON_APB_CM4_LOCKUP_STAT                                                                  0x20
#define MASK_AON_APB_CM4_SOFT_MPUDIS                                                                  0x10
#define MASK_AON_APB_MMTX_SLEEP_CM4_PUB_WR                                                            0x8
#define MASK_AON_APB_MMTX_SLEEP_CM4_PUB_RD                                                            0x4
#define MASK_AON_APB_INT_REQ_CM4_SOFT                                                                 0x2
#define MASK_AON_APB_SP_CFG_BUS_SLEEP                                                                 0x1
#define MASK_AON_APB_DJTAG_SOFT_RST                                                                   0x400
#define MASK_AON_APB_DJTAG_PUB0_SOFT_RST                                                              0x200
#define MASK_AON_APB_DJTAG_AON_SOFT_RST                                                               0x100
#define MASK_AON_APB_DJTAG_AUDCP_SOFT_RST                                                             0x80
#define MASK_AON_APB_DJTAG_WTLCP_SOFT_RST                                                             0x40
#define MASK_AON_APB_DJTAG_PUBCP_SOFT_RST                                                             0x20
#define MASK_AON_APB_DJTAG_MM_SOFT_RST                                                                0x10
#define MASK_AON_APB_DJTAG_CDMA2K_SOFT_RST                                                            0x8
#define MASK_AON_APB_DJTAG_GPU_SOFT_RST                                                               0x4
#define MASK_AON_APB_DJTAG_APCPU_SOFT_RST                                                             0x2
#define MASK_AON_APB_DJTAG_AP_SOFT_RST                                                                0x1
#define MASK_AON_APB_RTC_CAL_CTL                                                                      0x1fc00000
#define MASK_AON_APB_RTC_CAL_SEL                                                                      0x200000
#define MASK_AON_APB_RTC_CAL_PRECISION                                                                0x1fe000
#define MASK_AON_APB_RC100M_DIV                                                                       0x1f80
#define MASK_AON_APB_RC100M_CAL_DONE                                                                  0x40
#define MASK_AON_APB_RC100M_CAL_START                                                                 0x20
#define MASK_AON_APB_RC100M_ANA_SOFT_RST                                                              0x10
#define MASK_AON_APB_RC100M_FORCE_EN                                                                  0x2
#define MASK_AON_APB_RC100M_AUTO_GATE_EN                                                              0x1
#define MASK_AON_APB_LTE_PCCSCC_RFTI_CLK_SW_CFG                                                       0xff000000
#define MASK_AON_APB_CGM_LPLL1_WTLCP_SEL                                                              0x200000
#define MASK_AON_APB_CGM_LPLL0_WTLCP_SEL                                                              0x100000
#define MASK_AON_APB_CGM_CM4_TMR2_EN                                                                  0x80000
#define MASK_AON_APB_DET_32K_EB                                                                       0x40000
#define MASK_AON_APB_CGM_DEBOUNCE_EN                                                                  0x20000
#define MASK_AON_APB_CGM_RC100M_FDK_EN                                                                0x10000
#define MASK_AON_APB_CGM_RC100M_REF_EN                                                                0x8000
#define MASK_AON_APB_CGM_TMR_EN                                                                       0x4000
#define MASK_AON_APB_CGM_TSEN_EN                                                                      0x2000
#define MASK_AON_APB_CGM_OTG_REF_EN                                                                   0x1000
#define MASK_AON_APB_CGM_DMC_REF_EN                                                                   0x800
#define MASK_AON_APB_CGM_DPHY_REF_EN                                                                  0x400
#define MASK_AON_APB_CGM_DJTAG_TCK_EN                                                                 0x200
#define MASK_AON_APB_CGM_DSI_CSI_TEST_EB                                                              0x100
#define MASK_AON_APB_CGM_MDAR_CHK_EN                                                                  0x80
#define MASK_AON_APB_CGM_26M_LVDSDIS_EN                                                               0x40
#define MASK_AON_APB_CGM_LVDSRF_CALI_EN                                                               0x20
#define MASK_AON_APB_CGM_RFTI2_LTH_EN                                                                 0x10
#define MASK_AON_APB_CGM_RFTI2_XO_EN                                                                  0x8
#define MASK_AON_APB_CGM_RFTI1_LTH_EN                                                                 0x4
#define MASK_AON_APB_CGM_RFTI1_XO_EN                                                                  0x2
#define MASK_AON_APB_CGM_RFTI_SBI_EN                                                                  0x1
#define MASK_AON_APB_SOFT_DDR0_CKG_1X_EN                                                              0x4000000
#define MASK_AON_APB_SOFT_DDR0_DATA_RET                                                               0x800000
#define MASK_AON_APB_LIGHT_SLEEP_DDR0_DATA_RET_EN                                                     0x200000
#define MASK_AON_APB_EMC0_CKG_SEL_LOAD                                                                0x80000
#define MASK_AON_APB_CLK_DEBUG_TS_EB                                                                  0x40000
#define MASK_AON_APB_AAPC_CLK_TEST_EB                                                                 0x10000
#define MASK_AON_APB_CGM_CPHY_CFG_EN                                                                  0x8000
#define MASK_AON_APB_ALL_PLL_TEST_EB                                                                  0x4000
#define MASK_AON_APB_CGM_WCDMA_ICI_EN                                                                 0x2000
#define MASK_AON_APB_CGM_RFTI_RX_WD_EN                                                                0x1000
#define MASK_AON_APB_CGM_RFTI_TX_WD_EN                                                                0x800
#define MASK_AON_APB_CGM_WCDMA_EN                                                                     0x400
#define MASK_AON_APB_CGM_EMMC_2X_EN                                                                   0x200
#define MASK_AON_APB_CGM_EMMC_1X_EN                                                                   0x100
#define MASK_AON_APB_CGM_SDIO2_1X_EN                                                                  0x80
#define MASK_AON_APB_CGM_SDIO2_2X_EN                                                                  0x40
#define MASK_AON_APB_CGM_SDIO1_1X_EN                                                                  0x20
#define MASK_AON_APB_CGM_SDIO1_2X_EN                                                                  0x10
#define MASK_AON_APB_CGM_SDIO0_1X_EN                                                                  0x8
#define MASK_AON_APB_CGM_SDIO0_2X_EN                                                                  0x4
#define MASK_AON_APB_CGM_AP_AXI_EN                                                                    0x2
#define MASK_AON_APB_CGM_CSSYS_EN                                                                     0x1
#define MASK_AON_APB_AUDCP_DSP_BOOT_VECTOR                                                            0xffffffff
#define MASK_AON_APB_AUDCP_STCK_DSP                                                                   0x2000
#define MASK_AON_APB_AUDCP_STMS_DSP                                                                   0x1000
#define MASK_AON_APB_AUDCP_STDO_DSP                                                                   0x800
#define MASK_AON_APB_AUDCP_STDI_DSP                                                                   0x400
#define MASK_AON_APB_AUDCP_STRTCK_DSP                                                                 0x200
#define MASK_AON_APB_AUDCP_SW_JTAG_ENA_DSP                                                            0x100
#define MASK_AON_APB_AUDCP_DSP_EXTERNAL_WAIT                                                          0x2
#define MASK_AON_APB_AUDCP_DSP_BOOT                                                                   0x1
#define MASK_AON_APB_CM4_2_AUD_ACCESS_EN                                                              0x40
#define MASK_AON_APB_AP_2_AUD_ACCESS_EN                                                               0x20
#define MASK_AON_APB_CR5_2_AUD_ACCESS_EN                                                              0x10
#define MASK_AON_APB_LDSP_2_AUD_ACCESS_EN                                                             0x8
#define MASK_AON_APB_TGDSP_2_AUD_ACCESS_EN                                                            0x4
#define MASK_AON_APB_AUDCP_FRC_CLK_DSP_EN                                                             0x2
#define MASK_AON_APB_TOP_2_AUD_ACCESS_EN                                                              0x1
#define MASK_AON_APB_WTLCP_LDSP_BOOT_VECTOR                                                           0xffffffff
#define MASK_AON_APB_WTLCP_STCK_LDSP                                                                  0x2000
#define MASK_AON_APB_WTLCP_STMS_LDSP                                                                  0x1000
#define MASK_AON_APB_WTLCP_STDO_LDSP                                                                  0x800
#define MASK_AON_APB_WTLCP_STDI_LDSP                                                                  0x400
#define MASK_AON_APB_WTLCP_STRTCK_LDSP                                                                0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_LDSP                                                           0x100
#define MASK_AON_APB_WTLCP_LDSP_EXTERNAL_WAIT                                                         0x2
#define MASK_AON_APB_WTLCP_LDSP_BOOT                                                                  0x1
#define MASK_AON_APB_WTLCP_TDSP_BOOT_VECTOR                                                           0xffffffff
#define MASK_AON_APB_WTLCP_STCK_TDSP                                                                  0x2000
#define MASK_AON_APB_WTLCP_STMS_TDSP                                                                  0x1000
#define MASK_AON_APB_WTLCP_STDO_TDSP                                                                  0x800
#define MASK_AON_APB_WTLCP_STDI_TDSP                                                                  0x400
#define MASK_AON_APB_WTLCP_STRTCK_TDSP                                                                0x200
#define MASK_AON_APB_WTLCP_SW_JTAG_ENA_TDSP                                                           0x100
#define MASK_AON_APB_WTLCP_TDSP_EXTERNAL_WAIT                                                         0x2
#define MASK_AON_APB_WTLCP_TDSP_BOOT                                                                  0x1
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_LT_STOP                                                       0x10
#define MASK_AON_APB_WTLCP_AON_FRC_WSYS_STOP                                                          0x8
#define MASK_AON_APB_WTLCP_DSP_DEEP_SLEEP_EN                                                          0x4
#define MASK_AON_APB_WTLCP_WCMDA_EB                                                                   0x10000
#define MASK_AON_APB_WCDMA_AUTO_GATE_EN                                                               0x100
#define MASK_AON_APB_WTLCP_WTLSYS_RFTI_TX_EB                                                          0x2
#define MASK_AON_APB_WTLCP_WTLSYS_RFTI_RX_EB                                                          0x1
#define MASK_AON_APB_PUBCP_SYST_RTC_EB                                                                0x800
#define MASK_AON_APB_PUBCP_TMR_EB                                                                     0x400
#define MASK_AON_APB_PUBCP_TMR_RTC_EB                                                                 0x200
#define MASK_AON_APB_PUBCP_SYST_EB                                                                    0x100
#define MASK_AON_APB_PUBCP_WDG_EB                                                                     0x80
#define MASK_AON_APB_PUBCP_WDG_RTC_EB                                                                 0x40
#define MASK_AON_APB_PUBCP_ARCH_RTC_EB                                                                0x20
#define MASK_AON_APB_PUBCP_EIC_EB                                                                     0x10
#define MASK_AON_APB_PUBCP_EIC_RTCDV5_EB                                                              0x8
#define MASK_AON_APB_PUBCP_EIC_RTC_EB                                                                 0x4
#define MASK_AON_APB_PUBCP_CR5_CORE_SOFT_RST                                                          0x400
#define MASK_AON_APB_PUBCP_CR5_DBG_SOFT_RST                                                           0x200
#define MASK_AON_APB_PUBCP_CR5_ETM_SOFT_RST                                                           0x100
#define MASK_AON_APB_PUBCP_CR5_MP_SOFT_RST                                                            0x80
#define MASK_AON_APB_PUBCP_CR5_CS_DBG_SOFT_RST                                                        0x40
#define MASK_AON_APB_PUBCP_TMR_SOFT_RST                                                               0x20
#define MASK_AON_APB_PUBCP_SYST_SOFT_RST                                                              0x10
#define MASK_AON_APB_PUBCP_WDG_SOFT_RST                                                               0x8
#define MASK_AON_APB_PUBCP_EIC_SOFT_RST                                                               0x4
#define MASK_AON_APB_AON_ACCESS_PUBCP                                                                 0x2000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFI_N                                                           0x1000
#define MASK_AON_APB_PUBCP_CR5_STANDBYWFE_N                                                           0x800
#define MASK_AON_APB_PUBCP_CR5_CLKSTOPPED0_N                                                          0x400
#define MASK_AON_APB_PUBCP_CR5_L2IDLE                                                                 0x200
#define MASK_AON_APB_PUBCP_CR5_VALIRQ0_N                                                              0x100
#define MASK_AON_APB_PUBCP_CR5_VALFIQ0_N                                                              0x80
#define MASK_AON_APB_PUBCP_CR5_STOP                                                                   0x40
#define MASK_AON_APB_PUBCP_CR5_CSYSACK_ATB                                                            0x20
#define MASK_AON_APB_PUBCP_CR5_CACTIVE_ATB                                                            0x10
#define MASK_AON_APB_PUBCP_CR5_CSSYNC_REQ                                                             0x8
#define MASK_AON_APB_PUBCP_CR5_CSYSREQ_ATB                                                            0x4
#define MASK_AON_APB_PUBCP_CR5_NODBGCLK                                                               0x2
#define MASK_AON_APB_PUBCP_CR5_CFGEE                                                                  0x1
#define MASK_AON_APB_WTLCP_FRC_STOP_ACK                                                               0x100
#define MASK_AON_APB_WTLCP_FRC_STOP_REQ                                                               0x1
#define MASK_AON_APB_PUBCP_FRC_STOP_ACK                                                               0x100
#define MASK_AON_APB_PUBCP_FRC_STOP_REQ                                                               0x1
#define MASK_AON_APB_USB_BUSCLK_SEL_SOC                                                               0x4
#define MASK_AON_APB_USB_DIVN_MUX_SEL                                                                 0x2
#define MASK_AON_APB_AON_IIS_SEL                                                                      0x1
#define MASK_AON_APB_BSMTMR_SOFT_RST                                                                  0x80
#define MASK_AON_APB_RFTI2_LTH_SOFT_RST                                                               0x40
#define MASK_AON_APB_RFTI1_LTH_SOFT_RST                                                               0x20
#define MASK_AON_APB_CSSYS_SOFT_RST                                                                   0x10
#define MASK_AON_APB_RFTI_SBI_SOFT_RST                                                                0x2
#define MASK_AON_APB_LVDSRF_CALI_SOFT_RST                                                             0x1
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_STAT                                                           0x200
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_STAT                                                           0x100
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_STAT                                                           0x80
#define MASK_AON_APB_INT_REQ_ISP_CH1_STAT                                                             0x40
#define MASK_AON_APB_INT_REQ_ISP_CH0_STAT                                                             0x20
#define MASK_AON_APB_INT_REQ_DCAM2_ARM_MASK                                                           0x10
#define MASK_AON_APB_INT_REQ_DCAM1_ARM_MASK                                                           0x8
#define MASK_AON_APB_INT_REQ_DCAM0_ARM_MASK                                                           0x4
#define MASK_AON_APB_INT_REQ_ISP_CH1_MASK                                                             0x2
#define MASK_AON_APB_INT_REQ_ISP_CH0_MASK                                                             0x1
#define MASK_AON_APB_BSM_TMR_EB                                                                       0x2
#define MASK_AON_APB_DBGSYS_CSSYS_STM_NSGUAREN                                                        0x10000
#define MASK_AON_APB_DJTAG_SRC_MUX_SEL                                                                0x1
#define MASK_AON_APB_FUSEBOX_SELECT_BUFFER_SW                                                         0x8
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT0                                                        0x4
#define MASK_AON_APB_EFUSE_MUX_SEL_SW_DEFUALT1                                                        0x2
#define MASK_AON_APB_EFUSE_MUX_SEL_SW                                                                 0x1
#define MASK_AON_APB_OTG_TXPREEMPPULSETUNE                                                            0x100000
#define MASK_AON_APB_OTG_TXRESTUNE                                                                    0xc0000
#define MASK_AON_APB_OTG_TXHSXVTUNE                                                                   0x30000
#define MASK_AON_APB_OTG_TXVREFTUNE                                                                   0xf000
#define MASK_AON_APB_OTG_TXPREEMPAMPTUNE                                                              0xc00
#define MASK_AON_APB_OTG_TXRISETUNE                                                                   0x300
#define MASK_AON_APB_OTG_TXFSLSTUNE                                                                   0xf0
#define MASK_AON_APB_OTG_SQRXTUNE                                                                     0x7
#define MASK_AON_APB_OTG_ATERESET                                                                     0x80000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG                                                            0x1000000
#define MASK_AON_APB_OTG_VBUS_VALID_PHYREG_SEL                                                        0x800000
#define MASK_AON_APB_OTG_VBUS_VALID_EXT                                                               0x400000
#define MASK_AON_APB_OTG_TESTBURNIN                                                                   0x200000
#define MASK_AON_APB_OTG_LOOPBACKENB                                                                  0x100000
#define MASK_AON_APB_OTG_TESTDATAOUT                                                                  0xf0000
#define MASK_AON_APB_OTG_VATESTENB                                                                    0xc000
#define MASK_AON_APB_OTG_TESTCLK                                                                      0x2000
#define MASK_AON_APB_OTG_TESTDATAOUTSEL                                                               0x1000
#define MASK_AON_APB_OTG_TESTADDR                                                                     0xf00
#define MASK_AON_APB_OTG_TESTDATAIN                                                                   0xff
#define MASK_AON_APB_USB2_CON_TESTMODE                                                                0x80000000
#define MASK_AON_APB_UTMI_WIDTH_SEL                                                                   0x40000000
#define MASK_AON_APB_USB2_DATABUS16_8                                                                 0x20000000
#define MASK_AON_APB_OTG_SS_SCALEDOWNMODE                                                             0x6000000
#define MASK_AON_APB_OTG_TXBITSTUFFENH                                                                0x800000
#define MASK_AON_APB_OTG_TXBITSTUFFEN                                                                 0x400000
#define MASK_AON_APB_OTG_DMPULLDOWN                                                                   0x200000
#define MASK_AON_APB_OTG_DPPULLDOWN                                                                   0x100000
#define MASK_AON_APB_OTG_DMPULLUP                                                                     0x200
#define MASK_AON_APB_OTG_COMMONONN                                                                    0x100
#define MASK_AON_APB_USB2_PHY_IDDIG                                                                   0x8
#define MASK_AON_APB_OTG_FSEL                                                                         0x7
#define MASK_AON_APB_USB20_TUNEHSAMP                                                                  0xc0000000
#define MASK_AON_APB_USB20_TUNEPLLS                                                                   0x30000000
#define MASK_AON_APB_USB20_TUNERISE                                                                   0xc000000
#define MASK_AON_APB_USB20_TUNEDSC                                                                    0x3000000
#define MASK_AON_APB_USB20_TUNEOTG                                                                    0xe00000
#define MASK_AON_APB_USB20_TUNESQ                                                                     0x1e0000
#define MASK_AON_APB_USB20_RESERVED                                                                   0xffff
#define MASK_AON_APB_USB20_BIST_MODE                                                                  0xf800000
#define MASK_AON_APB_USB20_BYPASS_DRV_DM                                                              0x400000
#define MASK_AON_APB_USB20_BYPASS_DRV_DP                                                              0x200000
#define MASK_AON_APB_USB20_SAMPLER_SEL                                                                0x100000
#define MASK_AON_APB_HSIC_PLLON                                                                       0x10000
#define MASK_AON_APB_USB20_REXTENABLE                                                                 0x8000
#define MASK_AON_APB_USB20_S_ID                                                                       0x4000
#define MASK_AON_APB_USB20_TFREGRES                                                                   0x3f00
#define MASK_AON_APB_USB20_TFHSRES                                                                    0xf8
#define MASK_AON_APB_USB20_TUNEEQ                                                                     0x7
#define MASK_AON_APB_USB_REF_CLK_MUX_SEL                                                              0x1
#define MASK_AON_APB_LVDSRF_ISO_EN                                                                    0x4
#define MASK_AON_APB_LVDSRF_PD_PD_L                                                                   0x2
#define MASK_AON_APB_LVDSRF_PS_PD_S                                                                   0x1
#define MASK_AON_APB_THM0_CALI_RSVD                                                                   0xff
#define MASK_AON_APB_THM1_CALI_RSVD                                                                   0xff
#define MASK_AON_APB_THM2_CALI_RSVD                                                                   0xff
#define MASK_AON_APB_THM2_INT_ADIE_EN                                                                 0x400
#define MASK_AON_APB_THM1_INT_ADIE_EN                                                                 0x200
#define MASK_AON_APB_THM0_INT_ADIE_EN                                                                 0x100
#define MASK_AON_APB_THM2_OVERHEAT_ALARM_ADIE_EN                                                      0x40
#define MASK_AON_APB_THM1_OVERHEAT_ALARM_ADIE_EN                                                      0x20
#define MASK_AON_APB_THM0_OVERHEAT_ALARM_ADIE_EN                                                      0x10
#define MASK_AON_APB_THM2_OVERHEAT_RST_DDIE_EN                                                        0x4
#define MASK_AON_APB_THM1_OVERHEAT_RST_DDIE_EN                                                        0x2
#define MASK_AON_APB_THM0_OVERHEAT_RST_DDIE_EN                                                        0x1
#define MASK_AON_APB_CP_SIM1_CLK_PL                                                                   0x20
#define MASK_AON_APB_CP_SIM1_DETECT_EN                                                                0x10
#define MASK_AON_APB_CP_BAT1_DETECT_EN                                                                0x8
#define MASK_AON_APB_CP_SIM1_DETECT_POL                                                               0x4
#define MASK_AON_APB_CP_BAT1_DETECT_POL                                                               0x2
#define MASK_AON_APB_CP_SIM1_OFF_PD_EN                                                                0x1
#define MASK_AON_APB_CP_SIM2_CLK_PL                                                                   0x20
#define MASK_AON_APB_CP_SIM2_DETECT_EN                                                                0x10
#define MASK_AON_APB_CP_BAT2_DETECT_EN                                                                0x8
#define MASK_AON_APB_CP_SIM2_DETECT_POL                                                               0x4
#define MASK_AON_APB_CP_BAT2_DETECT_POL                                                               0x2
#define MASK_AON_APB_CP_SIM2_OFF_PD_EN                                                                0x1
#define MASK_AON_APB_CP_SIM3_CLK_PL                                                                   0x20
#define MASK_AON_APB_CP_SIM3_DETECT_EN                                                                0x10
#define MASK_AON_APB_CP_BAT3_DETECT_EN                                                                0x8
#define MASK_AON_APB_CP_SIM3_DETECT_POL                                                               0x4
#define MASK_AON_APB_CP_BAT3_DETECT_POL                                                               0x2
#define MASK_AON_APB_CP_SIM3_OFF_PD_EN                                                                0x1
#define MASK_AON_APB_AP_SIM_CLK_PL                                                                    0x20
#define MASK_AON_APB_AP_SIM_DETECT_EN                                                                 0x10
#define MASK_AON_APB_AP_BAT_DETECT_EN                                                                 0x8
#define MASK_AON_APB_AP_SIM_DETECT_POL                                                                0x4
#define MASK_AON_APB_AP_BAT_DETECT_POL                                                                0x2
#define MASK_AON_APB_AP_SIM_OFF_PD_EN                                                                 0x1
#define MASK_AON_APB_PU_NUM_AON_MTX_M3                                                                0xff000000
#define MASK_AON_APB_PU_NUM_AON_MTX_M2                                                                0xff0000
#define MASK_AON_APB_PU_NUM_AON_MTX_M1                                                                0xff00
#define MASK_AON_APB_PU_NUM_AON_MTX_M0                                                                0xff
#define MASK_AON_APB_PU_NUM_AON_MTX_MAIN                                                              0xff000000
#define MASK_AON_APB_PU_NUM_AON_MTX_M6                                                                0xff0000
#define MASK_AON_APB_PU_NUM_AON_MTX_M5                                                                0xff00
#define MASK_AON_APB_PU_NUM_AON_MTX_M4                                                                0xff
#define MASK_AON_APB_PU_NUM_AON_MTX_S3                                                                0xff000000
#define MASK_AON_APB_PU_NUM_AON_MTX_S2                                                                0xff0000
#define MASK_AON_APB_PU_NUM_AON_MTX_S1                                                                0xff00
#define MASK_AON_APB_PU_NUM_AON_MTX_S0                                                                0xff
#define MASK_AON_APB_PU_NUM_AON_MTX_S7                                                                0xff000000
#define MASK_AON_APB_PU_NUM_AON_MTX_S6                                                                0xff0000
#define MASK_AON_APB_PU_NUM_AON_MTX_S5                                                                0xff00
#define MASK_AON_APB_PU_NUM_AON_MTX_S4                                                                0xff
#define MASK_AON_APB_PU_NUM_AXI_CM4_TO_AON                                                            0xff000000
#define MASK_AON_APB_PU_NUM_AON2DDR_ASYNC_BRIDGE_W                                                    0xff0000
#define MASK_AON_APB_PU_NUM_AON_MTX_S9                                                                0xff00
#define MASK_AON_APB_PU_NUM_AON_MTX_S8                                                                0xff
#define MASK_AON_APB_PU_NUM_WCDMA_REGSLICE                                                            0xff000000
#define MASK_AON_APB_PU_NUM_APCPU_AP_REGSLICE                                                         0xff0000
#define MASK_AON_APB_PU_NUM_AP_MM_REGSLICE                                                            0xff00
#define MASK_AON_APB_PU_NUM_AP_GPU_REGSLICE                                                           0xff
#define MASK_AON_APB_PU_NUM_ISP2DDR_REGSLICE                                                          0xff000000
#define MASK_AON_APB_PU_NUM_AP2DDR_REGSLICE                                                           0xff0000
#define MASK_AON_APB_PU_NUM_DPU2DDR_REGSLICE                                                          0xff00
#define MASK_AON_APB_PU_NUM_GPU2DDR_REGSLICE                                                          0xff
#define MASK_AON_APB_PU_NUM_PUBCP2WTLCP_REGSLICE                                                      0xff000000
#define MASK_AON_APB_PU_NUM_APCPU2DDR_REGSLICE                                                        0xff0000
#define MASK_AON_APB_PU_NUM_AUDCP2DDR_REGSLICE                                                        0xff00
#define MASK_AON_APB_PU_NUM_DCAM2DDR_REGSLICE                                                         0xff
#define MASK_AON_APB_PU_NUM_PUBCP2WTL_ASYNC_BRIDGE                                                    0xff
#define MASK_AON_APB_MONITOR_GATE_AUTO_EN_STATUS                                                      0xf0
#define MASK_AON_APB_MONITOR_WAIT_EN_STATUS                                                           0xf
#define MASK_AON_APB_APCPU_LP_NUM_DEBUG_PWR                                                           0x1fffe
#define MASK_AON_APB_APCPU_LP_EB_DEBUG_PWR                                                            0x1
#define MASK_AON_APB_APCPU_LP_NUM_GIC_COL                                                             0x1fffe
#define MASK_AON_APB_APCPU_LP_EB_GIC_COL                                                              0x1
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_NUM                                                         0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_ATB_LP_EB                                                          0x1
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_NUM                                                         0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_APB_LP_EB                                                          0x1
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_NUM                                                         0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_GIC_LP_EB                                                          0x1
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_NUM                                                          0x1fffe
#define MASK_AON_APB_APCPU_GIC600_GIC_LP_EB                                                           0x1
#define MASK_AON_APB_APCPU_DBG_BLK_LP_NUM                                                             0x1fffe
#define MASK_AON_APB_APCPU_DBG_BLK_LP_EB                                                              0x1
#define MASK_AON_APB_APCPU_TOP_MTX_LP_NUM                                                             0x1fffe00
#define MASK_AON_APB_APCPU_TOP_MTX_MIAN_LP_EB                                                         0x100
#define MASK_AON_APB_APCPU_TOP_MTX_S3_LP_EB                                                           0x80
#define MASK_AON_APB_APCPU_TOP_MTX_S2_LP_EB                                                           0x40
#define MASK_AON_APB_APCPU_TOP_MTX_S1_LP_EB                                                           0x20
#define MASK_AON_APB_APCPU_TOP_MTX_S0_LP_EB                                                           0x10
#define MASK_AON_APB_APCPU_TOP_MTX_M3_LP_EB                                                           0x8
#define MASK_AON_APB_APCPU_TOP_MTX_M2_LP_EB                                                           0x4
#define MASK_AON_APB_APCPU_TOP_MTX_M1_LP_EB                                                           0x2
#define MASK_AON_APB_APCPU_TOP_MTX_M0_LP_EB                                                           0x1
#define MASK_AON_APB_APCPU_ACE_PU_NUM                                                                 0xff00
#define MASK_AON_APB_APCPU_MTX_PU_NUM                                                                 0xff
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_NUM                                                         0x1fffe
#define MASK_AON_APB_APCPU_CLUSTER_SCU_LP_EB                                                          0x1
#define MASK_AON_APB_APCPU_DDR_AB_LP_NUM                                                              0x1fffe
#define MASK_AON_APB_APCPU_DDR_AB_LP_EB                                                               0x1
#define MASK_AON_APB_QOS_DAP_APCPU                                                                    0xf00000
#define MASK_AON_APB_QOS_ETR_APCPU                                                                    0xf0000
#define MASK_AON_APB_ARQOS_THRESHOLD_APCPU                                                            0xf000
#define MASK_AON_APB_AWQOS_THRESHOLD_APCPU                                                            0xf00
#define MASK_AON_APB_ARQOS_APCPU                                                                      0xf0
#define MASK_AON_APB_AWQOS_APCPU                                                                      0xf
#define MASK_AON_APB_CGM_MPLL0_APCPU_FORCE_EN                                                         0x200
#define MASK_AON_APB_CGM_MPLL0_APCPU_AUTO_GATE_SEL                                                    0x100
#define MASK_AON_APB_MPLL0_WAIT_FORCE_EN                                                              0x4
#define MASK_AON_APB_MPLL0_WAIT_AUTO_GATE_SEL                                                         0x2
#define MASK_AON_APB_MPLL0_SOFT_CNT_DONE                                                              0x1
#define MASK_AON_APB_CGM_MPLL1_APCPU_FORCE_EN                                                         0x200
#define MASK_AON_APB_CGM_MPLL1_APCPU_AUTO_GATE_SEL                                                    0x100
#define MASK_AON_APB_MPLL1_WAIT_FORCE_EN                                                              0x4
#define MASK_AON_APB_MPLL1_WAIT_AUTO_GATE_SEL                                                         0x2
#define MASK_AON_APB_MPLL1_SOFT_CNT_DONE                                                              0x1
#define MASK_AON_APB_CGM_MPLL2_APCPU_FORCE_EN                                                         0x200
#define MASK_AON_APB_CGM_MPLL2_APCPU_AUTO_GATE_SEL                                                    0x100
#define MASK_AON_APB_MPLL2_WAIT_FORCE_EN                                                              0x4
#define MASK_AON_APB_MPLL2_WAIT_AUTO_GATE_SEL                                                         0x2
#define MASK_AON_APB_MPLL2_SOFT_CNT_DONE                                                              0x1
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_FORCE_EN                                                     0x200
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_FORCE_EN                                                     0x100
#define MASK_AON_APB_CGM_DPLL1_1600M_PUB_AUTO_GATE_SEL                                                0x80
#define MASK_AON_APB_CGM_DPLL0_2666M_PUB_AUTO_GATE_SEL                                                0x40
#define MASK_AON_APB_DPLL1_WAIT_FORCE_EN                                                              0x20
#define MASK_AON_APB_DPLL0_WAIT_FORCE_EN                                                              0x10
#define MASK_AON_APB_DPLL1_WAIT_AUTO_GATE_SEL                                                         0x8
#define MASK_AON_APB_DPLL0_WAIT_AUTO_GATE_SEL                                                         0x4
#define MASK_AON_APB_DPLL1_SOFT_CNT_DONE                                                              0x2
#define MASK_AON_APB_DPLL0_SOFT_CNT_DONE                                                              0x1
#define MASK_AON_APB_PUB_APB_FW_EB                                                                    0x20000
#define MASK_AON_APB_PUB_REG_EB                                                                       0x10000
#define MASK_AON_APB_DMC_EB                                                                           0x8000
#define MASK_AON_APB_PHY_VREF_ADJ                                                                     0x3fc
#define MASK_AON_APB_PHY_VREF_PD                                                                      0x2
#define MASK_AON_APB_PHY_VREF_HI_C                                                                    0x1
#define MASK_AON_APB_PUBCP2WTL_ASYNC_BRIDGE_LP_NUM                                                    0x1fffe
#define MASK_AON_APB_PUBCP2WTL_ASYNC_BRIDGE_LP_EB                                                     0x1
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_NUM                                                            0x1fffe
#define MASK_AON_APB_CM4_TO_AON_AXI_LP_EB                                                             0x1
#define MASK_AON_APB_AON_MTX_MAIN_LP_NUM                                                              0x1fffe
#define MASK_AON_APB_AON_MTX_MAIN_LP_EB                                                               0x1
#define MASK_AON_APB_AON_MTX_M0_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M0_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_M1_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M1_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_M2_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M2_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_M3_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M3_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_M4_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M4_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_M5_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M5_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_M6_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_M6_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S0_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S0_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S1_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S1_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S2_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S2_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S3_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S3_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S4_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S4_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S5_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S5_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S6_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S6_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S7_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S7_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S8_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S8_LP_EB                                                                 0x1
#define MASK_AON_APB_AON_MTX_S9_LP_NUM                                                                0x1fffe
#define MASK_AON_APB_AON_MTX_S9_LP_EB                                                                 0x1
#define MASK_AON_APB_AP2GPU_SLICE_LP_NUM                                                              0x1fffe
#define MASK_AON_APB_AP2GPU_SLICE_LP_EB                                                               0x1
#define MASK_AON_APB_AP2MM_SLICE_LP_NUM                                                               0x1fffe
#define MASK_AON_APB_AP2MM_SLICE_LP_EB                                                                0x1
#define MASK_AON_APB_WTLCP2DDR_SLICE_LP_NUM                                                           0x1fffe
#define MASK_AON_APB_WTLCP2DDR_SLICE_LP_EB                                                            0x1
#define MASK_AON_APB_APCPU2AP_SLICE_LP_NUM                                                            0x1fffe
#define MASK_AON_APB_APCPU2AP_SLICE_LP_EB                                                             0x1
#define MASK_AON_APB_AUDCP2DDR_SLICE_LP_NUM                                                           0x1fffe
#define MASK_AON_APB_AUDCP2DDR_SLICE_LP_EB                                                            0x1
#define MASK_AON_APB_APCPU2DDR_SLICE_LP_NUM                                                           0x1fffe
#define MASK_AON_APB_APCPU2DDR_SLICE_LP_EB                                                            0x1
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_NUM                                                      0x1fffe
#define MASK_AON_APB_AON2DDR_ASYNC_BRIDGE_LP_EB                                                       0x1
#define MASK_AON_APB_PUBCP2WTLCP_SLICE_LP_NUM                                                         0x1fffe
#define MASK_AON_APB_PUBCP2WTLCP_SLICE_LP_EB                                                          0x1
#define MASK_AON_APB_DCAM2DDR_SLICE_LP_NUM                                                            0x1fffe
#define MASK_AON_APB_DCAM2DDR_SLICE_LP_EB                                                             0x1
#define MASK_AON_APB_DPU2DDR_SLICE_LP_NUM                                                             0x1fffe
#define MASK_AON_APB_DPU2DDR_SLICE_LP_EB                                                              0x1
#define MASK_AON_APB_GPU2DDR_SLICE_LP_NUM                                                             0x1fffe
#define MASK_AON_APB_GPU2DDR_SLICE_LP_EB                                                              0x1
#define MASK_AON_APB_ISP2DDR_SLICE_LP_NUM                                                             0x1fffe
#define MASK_AON_APB_ISP2DDR_SLICE_LP_EB                                                              0x1
#define MASK_AON_APB_AP2DDR_SLICE_LP_NUM                                                              0x1fffe
#define MASK_AON_APB_AP2DDR_SLICE_LP_EB                                                               0x1
#define MASK_AON_APB_AON_APB_MASTER_BUSY                                                              0xfc
#define MASK_AON_APB_AON_APB_FREQ_CTRL_EN                                                             0x2
#define MASK_AON_APB_AON_APB_IDLE_EN                                                                  0x1
#define MASK_AON_APB_ANALOG_BB_TOP_SINDRV_ENA_AUTO_EN                                                 0x40
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA                                                     0x20
#define MASK_AON_APB_M2G_ANALOG_BB_TOP_SINDRV_ENA                                                     0x10
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_SQUARE                                              0x8
#define MASK_AON_APB_C2G_ANALOG_BB_TOP_CLK26MHZ_AUD_EN                                                0x4
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_ADC                                                 0x4
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_DVFS                                                0x2
#define MASK_AON_APB_R2G_ANALOG_BB_TOP_SINDRV_ENA_CAL                                                 0x1
#define MASK_AON_APB_AP_EMMC_IO_POWER_OFF_DELAY                                                       0x2000000
#define MASK_AON_APB_AP_EMMC_IO_POWER_OFF                                                             0x1000000
#define MASK_AON_APB_AP_EMMC_CARDDET_DBNC_THD_32K                                                     0xff0000
#define MASK_AON_APB_AP_EMMC_BATTERY_DBNC_THD_32K                                                     0xff00
#define MASK_AON_APB_AP_EMMC_CARDDET_DBNC_EN_32K                                                      0x80
#define MASK_AON_APB_AP_EMMC_BATTERY_DBNC_EN_32K                                                      0x40
#define MASK_AON_APB_AP_EMMC_BATTERY_DEB_EN_32K                                                       0x20
#define MASK_AON_APB_AP_EMMC_BATTERY_PRESENT_32K                                                      0x10
#define MASK_AON_APB_AP_EMMC_CARD_PROTECT_32K                                                         0x8
#define MASK_AON_APB_AP_EMMC_CARD_PRESENT_32K                                                         0x4
#define MASK_AON_APB_AP_EMMC_BATTERY_DET                                                              0x2
#define MASK_AON_APB_AP_EMMC_CARD_DET                                                                 0x1
#define MASK_AON_APB_AP_SDIO0_IO_POWER_OFF_DELAY                                                      0x2000000
#define MASK_AON_APB_AP_SDIO0_IO_POWER_OFF                                                            0x1000000
#define MASK_AON_APB_AP_SDIO0_CARDDET_DBNC_THD_32K                                                    0xff0000
#define MASK_AON_APB_AP_SDIO0_BATTERY_DBNC_THD_32K                                                    0xff00
#define MASK_AON_APB_AP_SDIO0_CARDDET_DBNC_EN_32K                                                     0x80
#define MASK_AON_APB_AP_SDIO0_BATTERY_DBNC_EN_32K                                                     0x40
#define MASK_AON_APB_AP_SDIO0_BATTERY_DEB_EN_32K                                                      0x20
#define MASK_AON_APB_AP_SDIO0_BATTERY_PRESENT_32K                                                     0x10
#define MASK_AON_APB_AP_SDIO0_CARD_PROTECT_32K                                                        0x8
#define MASK_AON_APB_AP_SDIO0_CARD_PRESENT_32K                                                        0x4
#define MASK_AON_APB_AP_SDIO0_BATTERY_DET                                                             0x2
#define MASK_AON_APB_AP_SDIO0_CARD_DET                                                                0x1
#define MASK_AON_APB_AP_SDIO1_IO_POWER_OFF_DELAY                                                      0x2000000
#define MASK_AON_APB_AP_SDIO1_IO_POWER_OFF                                                            0x1000000
#define MASK_AON_APB_AP_SDIO1_CARDDET_DBNC_THD_32K                                                    0xff0000
#define MASK_AON_APB_AP_SDIO1_BATTERY_DBNC_THD_32K                                                    0xff00
#define MASK_AON_APB_AP_SDIO1_CARDDET_DBNC_EN_32K                                                     0x80
#define MASK_AON_APB_AP_SDIO1_BATTERY_DBNC_EN_32K                                                     0x40
#define MASK_AON_APB_AP_SDIO1_BATTERY_DEB_EN_32K                                                      0x20
#define MASK_AON_APB_AP_SDIO1_BATTERY_PRESENT_32K                                                     0x10
#define MASK_AON_APB_AP_SDIO1_CARD_PROTECT_32K                                                        0x8
#define MASK_AON_APB_AP_SDIO1_CARD_PRESENT_32K                                                        0x4
#define MASK_AON_APB_AP_SDIO1_BATTERY_DET                                                             0x2
#define MASK_AON_APB_AP_SDIO1_CARD_DET                                                                0x1
#define MASK_AON_APB_AP_SDIO2_IO_POWER_OFF_DELAY                                                      0x2000000
#define MASK_AON_APB_AP_SDIO2_IO_POWER_OFF                                                            0x1000000
#define MASK_AON_APB_AP_SDIO2_CARDDET_DBNC_THD_32K                                                    0xff0000
#define MASK_AON_APB_AP_SDIO2_BATTERY_DBNC_THD_32K                                                    0xff00
#define MASK_AON_APB_AP_SDIO2_CARDDET_DBNC_EN_32K                                                     0x80
#define MASK_AON_APB_AP_SDIO2_BATTERY_DBNC_EN_32K                                                     0x40
#define MASK_AON_APB_AP_SDIO2_BATTERY_DEB_EN_32K                                                      0x20
#define MASK_AON_APB_AP_SDIO2_BATTERY_PRESENT_32K                                                     0x10
#define MASK_AON_APB_AP_SDIO2_CARD_PROTECT_32K                                                        0x8
#define MASK_AON_APB_AP_SDIO2_CARD_PRESENT_32K                                                        0x4
#define MASK_AON_APB_AP_SDIO2_BATTERY_DET                                                             0x2
#define MASK_AON_APB_AP_SDIO2_CARD_DET                                                                0x1
#define MASK_AON_APB_PUBCP_SDIO0_IO_POWER_OFF_DELAY                                                   0x2000000
#define MASK_AON_APB_PUBCP_SDIO0_IO_POWER_OFF                                                         0x1000000
#define MASK_AON_APB_PUBCP_SDIO0_CARDDET_DBNC_THD_32K                                                 0xff0000
#define MASK_AON_APB_PUBCP_SDIO0_BATTERY_DBNC_THD_32K                                                 0xff00
#define MASK_AON_APB_PUBCP_SDIO0_CARDDET_DBNC_EN_32K                                                  0x80
#define MASK_AON_APB_PUBCP_SDIO0_BATTERY_DBNC_EN_32K                                                  0x40
#define MASK_AON_APB_PUBCP_SDIO0_BATTERY_DEB_EN_32K                                                   0x20
#define MASK_AON_APB_PUBCP_SDIO0_BATTERY_PRESENT_32K                                                  0x10
#define MASK_AON_APB_PUBCP_SDIO0_CARD_PROTECT_32K                                                     0x8
#define MASK_AON_APB_PUBCP_SDIO0_CARD_PRESENT_32K                                                     0x4
#define MASK_AON_APB_PUBCP_SDIO0_BATTERY_DET                                                          0x2
#define MASK_AON_APB_PUBCP_SDIO0_CARD_DET                                                             0x1
#define MASK_AON_APB_APCPU_INT_EN_31                                                                  0x80000000
#define MASK_AON_APB_APCPU_INT_EN_30                                                                  0x40000000
#define MASK_AON_APB_APCPU_INT_EN_29                                                                  0x20000000
#define MASK_AON_APB_APCPU_INT_EN_28                                                                  0x10000000
#define MASK_AON_APB_APCPU_INT_EN_27                                                                  0x8000000
#define MASK_AON_APB_APCPU_INT_EN_26                                                                  0x4000000
#define MASK_AON_APB_APCPU_INT_EN_25                                                                  0x2000000
#define MASK_AON_APB_APCPU_INT_EN_24                                                                  0x1000000
#define MASK_AON_APB_APCPU_INT_EN_23                                                                  0x800000
#define MASK_AON_APB_APCPU_INT_EN_22                                                                  0x400000
#define MASK_AON_APB_APCPU_INT_EN_21                                                                  0x200000
#define MASK_AON_APB_APCPU_INT_EN_20                                                                  0x100000
#define MASK_AON_APB_APCPU_INT_EN_19                                                                  0x80000
#define MASK_AON_APB_APCPU_INT_EN_18                                                                  0x40000
#define MASK_AON_APB_APCPU_INT_EN_17                                                                  0x20000
#define MASK_AON_APB_APCPU_INT_EN_16                                                                  0x10000
#define MASK_AON_APB_APCPU_INT_EN_15                                                                  0x8000
#define MASK_AON_APB_APCPU_INT_EN_14                                                                  0x4000
#define MASK_AON_APB_APCPU_INT_EN_13                                                                  0x2000
#define MASK_AON_APB_APCPU_INT_EN_12                                                                  0x1000
#define MASK_AON_APB_APCPU_INT_EN_11                                                                  0x800
#define MASK_AON_APB_APCPU_INT_EN_10                                                                  0x400
#define MASK_AON_APB_APCPU_INT_EN_9                                                                   0x200
#define MASK_AON_APB_APCPU_INT_EN_8                                                                   0x100
#define MASK_AON_APB_APCPU_INT_EN_7                                                                   0x80
#define MASK_AON_APB_APCPU_INT_EN_6                                                                   0x40
#define MASK_AON_APB_APCPU_INT_EN_5                                                                   0x20
#define MASK_AON_APB_APCPU_INT_EN_4                                                                   0x10
#define MASK_AON_APB_APCPU_INT_EN_3                                                                   0x8
#define MASK_AON_APB_APCPU_INT_EN_2                                                                   0x4
#define MASK_AON_APB_APCPU_INT_EN_1                                                                   0x2
#define MASK_AON_APB_APCPU_INT_EN_0                                                                   0x1
#define MASK_AON_APB_APCPU_INT_EN_63                                                                  0x80000000
#define MASK_AON_APB_APCPU_INT_EN_62                                                                  0x40000000
#define MASK_AON_APB_APCPU_INT_EN_61                                                                  0x20000000
#define MASK_AON_APB_APCPU_INT_EN_60                                                                  0x10000000
#define MASK_AON_APB_APCPU_INT_EN_59                                                                  0x8000000
#define MASK_AON_APB_APCPU_INT_EN_58                                                                  0x4000000
#define MASK_AON_APB_APCPU_INT_EN_57                                                                  0x2000000
#define MASK_AON_APB_APCPU_INT_EN_56                                                                  0x1000000
#define MASK_AON_APB_APCPU_INT_EN_55                                                                  0x800000
#define MASK_AON_APB_APCPU_INT_EN_54                                                                  0x400000
#define MASK_AON_APB_APCPU_INT_EN_53                                                                  0x200000
#define MASK_AON_APB_APCPU_INT_EN_52                                                                  0x100000
#define MASK_AON_APB_APCPU_INT_EN_51                                                                  0x80000
#define MASK_AON_APB_APCPU_INT_EN_50                                                                  0x40000
#define MASK_AON_APB_APCPU_INT_EN_49                                                                  0x20000
#define MASK_AON_APB_APCPU_INT_EN_48                                                                  0x10000
#define MASK_AON_APB_APCPU_INT_EN_47                                                                  0x8000
#define MASK_AON_APB_APCPU_INT_EN_46                                                                  0x4000
#define MASK_AON_APB_APCPU_INT_EN_45                                                                  0x2000
#define MASK_AON_APB_APCPU_INT_EN_44                                                                  0x1000
#define MASK_AON_APB_APCPU_INT_EN_43                                                                  0x800
#define MASK_AON_APB_APCPU_INT_EN_42                                                                  0x400
#define MASK_AON_APB_APCPU_INT_EN_41                                                                  0x200
#define MASK_AON_APB_APCPU_INT_EN_40                                                                  0x100
#define MASK_AON_APB_APCPU_INT_EN_39                                                                  0x80
#define MASK_AON_APB_APCPU_INT_EN_38                                                                  0x40
#define MASK_AON_APB_APCPU_INT_EN_37                                                                  0x20
#define MASK_AON_APB_APCPU_INT_EN_36                                                                  0x10
#define MASK_AON_APB_APCPU_INT_EN_35                                                                  0x8
#define MASK_AON_APB_APCPU_INT_EN_34                                                                  0x4
#define MASK_AON_APB_APCPU_INT_EN_33                                                                  0x2
#define MASK_AON_APB_APCPU_INT_EN_32                                                                  0x1
#define MASK_AON_APB_APCPU_INT_EN_95                                                                  0x80000000
#define MASK_AON_APB_APCPU_INT_EN_94                                                                  0x40000000
#define MASK_AON_APB_APCPU_INT_EN_93                                                                  0x20000000
#define MASK_AON_APB_APCPU_INT_EN_92                                                                  0x10000000
#define MASK_AON_APB_APCPU_INT_EN_91                                                                  0x8000000
#define MASK_AON_APB_APCPU_INT_EN_90                                                                  0x4000000
#define MASK_AON_APB_APCPU_INT_EN_89                                                                  0x2000000
#define MASK_AON_APB_APCPU_INT_EN_88                                                                  0x1000000
#define MASK_AON_APB_APCPU_INT_EN_87                                                                  0x800000
#define MASK_AON_APB_APCPU_INT_EN_86                                                                  0x400000
#define MASK_AON_APB_APCPU_INT_EN_85                                                                  0x200000
#define MASK_AON_APB_APCPU_INT_EN_84                                                                  0x100000
#define MASK_AON_APB_APCPU_INT_EN_83                                                                  0x80000
#define MASK_AON_APB_APCPU_INT_EN_82                                                                  0x40000
#define MASK_AON_APB_APCPU_INT_EN_81                                                                  0x20000
#define MASK_AON_APB_APCPU_INT_EN_80                                                                  0x10000
#define MASK_AON_APB_APCPU_INT_EN_79                                                                  0x8000
#define MASK_AON_APB_APCPU_INT_EN_78                                                                  0x4000
#define MASK_AON_APB_APCPU_INT_EN_77                                                                  0x2000
#define MASK_AON_APB_APCPU_INT_EN_76                                                                  0x1000
#define MASK_AON_APB_APCPU_INT_EN_75                                                                  0x800
#define MASK_AON_APB_APCPU_INT_EN_74                                                                  0x400
#define MASK_AON_APB_APCPU_INT_EN_73                                                                  0x200
#define MASK_AON_APB_APCPU_INT_EN_72                                                                  0x100
#define MASK_AON_APB_APCPU_INT_EN_71                                                                  0x80
#define MASK_AON_APB_APCPU_INT_EN_70                                                                  0x40
#define MASK_AON_APB_APCPU_INT_EN_69                                                                  0x20
#define MASK_AON_APB_APCPU_INT_EN_68                                                                  0x10
#define MASK_AON_APB_APCPU_INT_EN_67                                                                  0x8
#define MASK_AON_APB_APCPU_INT_EN_66                                                                  0x4
#define MASK_AON_APB_APCPU_INT_EN_65                                                                  0x2
#define MASK_AON_APB_APCPU_INT_EN_64                                                                  0x1
#define MASK_AON_APB_APCPU_INT_EN_127                                                                 0x80000000
#define MASK_AON_APB_APCPU_INT_EN_126                                                                 0x40000000
#define MASK_AON_APB_APCPU_INT_EN_125                                                                 0x20000000
#define MASK_AON_APB_APCPU_INT_EN_124                                                                 0x10000000
#define MASK_AON_APB_APCPU_INT_EN_123                                                                 0x8000000
#define MASK_AON_APB_APCPU_INT_EN_122                                                                 0x4000000
#define MASK_AON_APB_APCPU_INT_EN_121                                                                 0x2000000
#define MASK_AON_APB_APCPU_INT_EN_120                                                                 0x1000000
#define MASK_AON_APB_APCPU_INT_EN_119                                                                 0x800000
#define MASK_AON_APB_APCPU_INT_EN_118                                                                 0x400000
#define MASK_AON_APB_APCPU_INT_EN_117                                                                 0x200000
#define MASK_AON_APB_APCPU_INT_EN_116                                                                 0x100000
#define MASK_AON_APB_APCPU_INT_EN_115                                                                 0x80000
#define MASK_AON_APB_APCPU_INT_EN_114                                                                 0x40000
#define MASK_AON_APB_APCPU_INT_EN_113                                                                 0x20000
#define MASK_AON_APB_APCPU_INT_EN_112                                                                 0x10000
#define MASK_AON_APB_APCPU_INT_EN_111                                                                 0x8000
#define MASK_AON_APB_APCPU_INT_EN_110                                                                 0x4000
#define MASK_AON_APB_APCPU_INT_EN_109                                                                 0x2000
#define MASK_AON_APB_APCPU_INT_EN_108                                                                 0x1000
#define MASK_AON_APB_APCPU_INT_EN_107                                                                 0x800
#define MASK_AON_APB_APCPU_INT_EN_106                                                                 0x400
#define MASK_AON_APB_APCPU_INT_EN_105                                                                 0x200
#define MASK_AON_APB_APCPU_INT_EN_104                                                                 0x100
#define MASK_AON_APB_APCPU_INT_EN_103                                                                 0x80
#define MASK_AON_APB_APCPU_INT_EN_102                                                                 0x40
#define MASK_AON_APB_APCPU_INT_EN_101                                                                 0x20
#define MASK_AON_APB_APCPU_INT_EN_100                                                                 0x10
#define MASK_AON_APB_APCPU_INT_EN_99                                                                  0x8
#define MASK_AON_APB_APCPU_INT_EN_98                                                                  0x4
#define MASK_AON_APB_APCPU_INT_EN_97                                                                  0x2
#define MASK_AON_APB_APCPU_INT_EN_96                                                                  0x1
#define MASK_AON_APB_APCPU_INT_EN_159                                                                 0x80000000
#define MASK_AON_APB_APCPU_INT_EN_158                                                                 0x40000000
#define MASK_AON_APB_APCPU_INT_EN_157                                                                 0x20000000
#define MASK_AON_APB_APCPU_INT_EN_156                                                                 0x10000000
#define MASK_AON_APB_APCPU_INT_EN_155                                                                 0x8000000
#define MASK_AON_APB_APCPU_INT_EN_154                                                                 0x4000000
#define MASK_AON_APB_APCPU_INT_EN_153                                                                 0x2000000
#define MASK_AON_APB_APCPU_INT_EN_152                                                                 0x1000000
#define MASK_AON_APB_APCPU_INT_EN_151                                                                 0x800000
#define MASK_AON_APB_APCPU_INT_EN_150                                                                 0x400000
#define MASK_AON_APB_APCPU_INT_EN_149                                                                 0x200000
#define MASK_AON_APB_APCPU_INT_EN_148                                                                 0x100000
#define MASK_AON_APB_APCPU_INT_EN_147                                                                 0x80000
#define MASK_AON_APB_APCPU_INT_EN_146                                                                 0x40000
#define MASK_AON_APB_APCPU_INT_EN_145                                                                 0x20000
#define MASK_AON_APB_APCPU_INT_EN_144                                                                 0x10000
#define MASK_AON_APB_APCPU_INT_EN_143                                                                 0x8000
#define MASK_AON_APB_APCPU_INT_EN_142                                                                 0x4000
#define MASK_AON_APB_APCPU_INT_EN_141                                                                 0x2000
#define MASK_AON_APB_APCPU_INT_EN_140                                                                 0x1000
#define MASK_AON_APB_APCPU_INT_EN_139                                                                 0x800
#define MASK_AON_APB_APCPU_INT_EN_138                                                                 0x400
#define MASK_AON_APB_APCPU_INT_EN_137                                                                 0x200
#define MASK_AON_APB_APCPU_INT_EN_136                                                                 0x100
#define MASK_AON_APB_APCPU_INT_EN_135                                                                 0x80
#define MASK_AON_APB_APCPU_INT_EN_134                                                                 0x40
#define MASK_AON_APB_APCPU_INT_EN_133                                                                 0x20
#define MASK_AON_APB_APCPU_INT_EN_132                                                                 0x10
#define MASK_AON_APB_APCPU_INT_EN_131                                                                 0x8
#define MASK_AON_APB_APCPU_INT_EN_130                                                                 0x4
#define MASK_AON_APB_APCPU_INT_EN_129                                                                 0x2
#define MASK_AON_APB_APCPU_INT_EN_128                                                                 0x1
#define MASK_AON_APB_APCPU_INT_EN_191                                                                 0x80000000
#define MASK_AON_APB_APCPU_INT_EN_190                                                                 0x40000000
#define MASK_AON_APB_APCPU_INT_EN_189                                                                 0x20000000
#define MASK_AON_APB_APCPU_INT_EN_188                                                                 0x10000000
#define MASK_AON_APB_APCPU_INT_EN_187                                                                 0x8000000
#define MASK_AON_APB_APCPU_INT_EN_186                                                                 0x4000000
#define MASK_AON_APB_APCPU_INT_EN_185                                                                 0x2000000
#define MASK_AON_APB_APCPU_INT_EN_184                                                                 0x1000000
#define MASK_AON_APB_APCPU_INT_EN_183                                                                 0x800000
#define MASK_AON_APB_APCPU_INT_EN_182                                                                 0x400000
#define MASK_AON_APB_APCPU_INT_EN_181                                                                 0x200000
#define MASK_AON_APB_APCPU_INT_EN_180                                                                 0x100000
#define MASK_AON_APB_APCPU_INT_EN_179                                                                 0x80000
#define MASK_AON_APB_APCPU_INT_EN_178                                                                 0x40000
#define MASK_AON_APB_APCPU_INT_EN_177                                                                 0x20000
#define MASK_AON_APB_APCPU_INT_EN_176                                                                 0x10000
#define MASK_AON_APB_APCPU_INT_EN_175                                                                 0x8000
#define MASK_AON_APB_APCPU_INT_EN_174                                                                 0x4000
#define MASK_AON_APB_APCPU_INT_EN_173                                                                 0x2000
#define MASK_AON_APB_APCPU_INT_EN_172                                                                 0x1000
#define MASK_AON_APB_APCPU_INT_EN_171                                                                 0x800
#define MASK_AON_APB_APCPU_INT_EN_170                                                                 0x400
#define MASK_AON_APB_APCPU_INT_EN_169                                                                 0x200
#define MASK_AON_APB_APCPU_INT_EN_168                                                                 0x100
#define MASK_AON_APB_APCPU_INT_EN_167                                                                 0x80
#define MASK_AON_APB_APCPU_INT_EN_166                                                                 0x40
#define MASK_AON_APB_APCPU_INT_EN_165                                                                 0x20
#define MASK_AON_APB_APCPU_INT_EN_164                                                                 0x10
#define MASK_AON_APB_APCPU_INT_EN_163                                                                 0x8
#define MASK_AON_APB_APCPU_INT_EN_162                                                                 0x4
#define MASK_AON_APB_APCPU_INT_EN_161                                                                 0x2
#define MASK_AON_APB_APCPU_INT_EN_160                                                                 0x1
#define MASK_AON_APB_AP_WDG_RST_FLAG                                                                  0x40
#define MASK_AON_APB_PCP_WDG_RST_FLAG                                                                 0x20
#define MASK_AON_APB_WTLCP_LTE_WDG_RST_FLAG                                                           0x10
#define MASK_AON_APB_WTLCP_TG_WDG_RST_FLAG                                                            0x8
#define MASK_AON_APB_AUDCP_WDG_RST_FLAG                                                               0x4
#define MASK_AON_APB_APCPU_WDG_RST_FLAG                                                               0x2
#define MASK_AON_APB_SEC_WDG_RST_FLAG                                                                 0x1
#define MASK_AON_APB_BOND_OPTION0                                                                     0xffffffff
#define MASK_AON_APB_BOND_OPTION1                                                                     0xffffffff
#define MASK_AON_APB_RES_REG0                                                                         0xffffffff
#define MASK_AON_APB_RES_REG1                                                                         0xffffffff
#define MASK_AON_APB_RES_REG2                                                                         0xffffffff
#define MASK_AON_APB_RES_REG3                                                                         0xffffffff
#define MASK_AON_APB_RES_REG4                                                                         0xffffffff
#define MASK_AON_APB_HPROT_DMAW                                                                       0xf0
#define MASK_AON_APB_HPROT_DMAR                                                                       0xf
#define MASK_AON_APB_REC_26MHZ_0_BUF_PD                                                               0x100
#define MASK_AON_APB_SLEEP_PLLLOCK_SEL                                                                0x80
#define MASK_AON_APB_PLL_LOCK_SEL                                                                     0x70
#define MASK_AON_APB_SLEEP_DBG_SEL                                                                    0xf
#define MASK_AON_APB_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R                                                    0xffffffff
#define MASK_AON_APB_AON2DDR_BRIDGE_DEBUG_SIGNAL_R                                                    0xffffffff
#define MASK_AON_APB_AON2DDR_AXI_DETECTOR_OVERFLOW                                                    0x4
#define MASK_AON_APB_AON2DDR_RST_SUBSYS                                                               0x2
#define MASK_AON_APB_AON2DDR_BRIDGE_TRANS_IDLE                                                        0x1
#define MASK_AON_APB_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R                                                    0xffffffff
#define MASK_AON_APB_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R                                                    0xffffffff
#define MASK_AON_APB_PUBCP2WTL_BRIDGE_DEBUG_SIGNAL_R                                                  0xffffffff
#define MASK_AON_APB_LEAKAGE_MAGIC_WORD                                                               0xffffffff
#define MASK_AON_APB_LEAKAGE_SWITCH                                                                   0x1
#define MASK_AON_APB_FUNC_TEST_BOOT_ADDR                                                              0xffffffff
#define MASK_AON_APB_CGM_RESCUE                                                                       0xffffffff
#define MASK_AON_APB_SDIO2_SLICE_EN                                                                   0x8
#define MASK_AON_APB_CP_SDIO_ENABLE                                                                   0x4
#define MASK_AON_APB_AP_SDIO_ENABLE                                                                   0x2
#define MASK_AON_APB_SDIO_MODULE_SEL                                                                  0x1
#define MASK_AON_APB_SP_INT_REQ_BUSMON_PUBCP_WAKEUP_EN                                                0x80000000
#define MASK_AON_APB_SP_INT_REQ_BUSMON_AUDCP_WAKEUP_EN                                                0x40000000
#define MASK_AON_APB_SP_INT_REQ_ADI_WAKEUP_EN                                                         0x20000000
#define MASK_AON_APB_SP_INT_REQ_PCP_WDG_WAKEUP_EN                                                     0x10000000
#define MASK_AON_APB_SP_INT_REQ_PWR_DOWN_ALL_WAKEUP_EN                                                0x8000000
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_ALL_WAKEUP_EN                                                  0x4000000
#define MASK_AON_APB_SP_INT_REQ_AP_WDG_RST_WAKEUP_EN                                                  0x2000000
#define MASK_AON_APB_SP_INT_REQ_APCPU_WDG_RST_WAKEUP_EN                                               0x1000000
#define MASK_AON_APB_SP_INT_REQ_SEC_EIC_WAKEUP_EN                                                     0x800000
#define MASK_AON_APB_SP_INT_REQ_SEC_TMR_WAKEUP_EN                                                     0x400000
#define MASK_AON_APB_SP_INT_REQ_SEC_WDG_WAKEUP_EN                                                     0x200000
#define MASK_AON_APB_SP_INT_REQ_SEC_RTC_WAKEUP_EN                                                     0x100000
#define MASK_AON_APB_SP_INT_REQ_SEC_GPIO_WAKEUP_EN                                                    0x80000
#define MASK_AON_APB_SP_INT_REQ_MBOX_SRC_SIPC_SP_CM4_WAKEUP_EN                                        0x40000
#define MASK_AON_APB_SP_INT_REQ_MBOX_SRC_CM4_WAKEUP_EN                                                0x20000
#define MASK_AON_APB_SP_INT_REQ_MBOX_TAR_CM4_WAKEUP_EN                                                0x10000
#define MASK_AON_APB_SP_INT_REQ_CM4_SOFT_WAKEUP_EN                                                    0x8000
#define MASK_AON_APB_SP_INT_FPU_EXCEPTION_WAKEUP_EN                                                   0x4000
#define MASK_AON_APB_SP_INT_REQ_EIC_GPIO_NON_LAT_WAKEUP_EN                                            0x2000
#define MASK_AON_APB_SP_INT_REQ_EIC_GPIO_LAT_WAKEUP_EN                                                0x1000
#define MASK_AON_APB_SP_INT_REQ_EIC_NON_LAT_WAKEUP_EN                                                 0x800
#define MASK_AON_APB_SP_INT_REQ_EIC_LAT_WAKEUP_EN                                                     0x400
#define MASK_AON_APB_SP_INT_REQ_CM4_DMA_WAKEUP_EN                                                     0x200
#define MASK_AON_APB_SP_INT_REQ_CM4_GPIO_WAKEUP_EN                                                    0x100
#define MASK_AON_APB_SP_INT_REQ_CM4_SYST_WAKEUP_EN                                                    0x80
#define MASK_AON_APB_SP_INT_REQ_CM4_I2C0_SLV_WAKEUP_EN                                                0x40
#define MASK_AON_APB_SP_INT_REQ_CM4_WDG_WAKEUP_EN                                                     0x20
#define MASK_AON_APB_SP_INT_REQ_CM4_SPI_WAKEUP_EN                                                     0x10
#define MASK_AON_APB_SP_INT_REQ_CM4_UART1_WAKEUP_EN                                                   0x8
#define MASK_AON_APB_SP_INT_REQ_CM4_UART0_WAKEUP_EN                                                   0x4
#define MASK_AON_APB_SP_INT_REQ_CM4_I3C1_WAKEUP_EN                                                    0x2
#define MASK_AON_APB_SP_INT_REQ_CM4_I3C0_WAKEUP_EN                                                    0x1
#define MASK_AON_APB_SP_INT_REQ_AUDCP_VBC_AUDRCD_WAKEUP_EN                                            0x80000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_MCDT_WAKEUP_EN                                                  0x40000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_DMA_WAKEUP_EN                                                   0x20000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN3_WAKEUP_EN                                        0x10000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN2_WAKEUP_EN                                        0x8000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN1_WAKEUP_EN                                        0x4000000
#define MASK_AON_APB_SP_INT_REQ_AUDCP_CHN_START_CHN0_WAKEUP_EN                                        0x2000000
#define MASK_AON_APB_SP_INT_REQ_ANA_WAKEUP_EN                                                         0x1000000
#define MASK_AON_APB_SP_INT_REQ_WTLCP_LTE_WDG_RST_WAKEUP_EN                                           0x800000
#define MASK_AON_APB_SP_INT_REQ_WTLCP_TG_WDG_RST_WAKEUP_EN                                            0x400000
#define MASK_AON_APB_SP_INT_REQ_GSP_WAKEUP_EN                                                         0x200000
#define MASK_AON_APB_SP_INT_REQ_SLV_FW_AP_WAKEUP_EN                                                   0x100000
#define MASK_AON_APB_SP_INT_REQ_DISPC_WAKEUP_EN                                                       0x80000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_DENY_EN                                                       0x40000
#define MASK_AON_APB_SP_INT_REQ_PUB_DMC_MPU_VIO_WAKEUP_EN                                             0x20000
#define MASK_AON_APB_SP_INT_REQ_MEM_FW_PUB_WAKEUP_EN                                                  0x10000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFI_BUSMON_WAKEUP_EN                                              0x8000
#define MASK_AON_APB_SP_INT_REQ_PUB_PTM_WAKEUP_EN                                                     0x4000
#define MASK_AON_APB_SP_INT_REQ_PUB_HARDWARE_DFS_EXIT_WAKEUP_EN                                       0x2000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_COMPLETE_WAKEUP_EN                                            0x1000
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_ERROR_WAKEUP_EN                                               0x800
#define MASK_AON_APB_SP_INT_REQ_PUB_DFS_GIVEUP_EN                                                     0x400
#define MASK_AON_APB_SP_INT_REQ_CLK_32K_DET_WAKEUP_EN                                                 0x200
#define MASK_AON_APB_SP_INT_REQ_AON_I2C_WAKEUP_EN                                                     0x100
#define MASK_AON_APB_SP_INT_REQ_THM0_WAKEUP_EN                                                        0x80
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_PUB_WAKEUP_EN                                                  0x40
#define MASK_AON_APB_SP_INT_REQ_PWR_UP_AP_WAKEUP_EN                                                   0x20
#define MASK_AON_APB_SP_INT_REQ_SLV_FW_AON_WAKEUP_EN                                                  0x10
#define MASK_AON_APB_SP_INT_REQ_MEM_FW_AON_WAKEUP_EN                                                  0x8
#define MASK_AON_APB_SP_INT_REQ_BUSMON_USB_WAKEUP_EN                                                  0x4
#define MASK_AON_APB_SP_INT_REQ_BUSMON_AP_WAKEUP_EN                                                   0x2
#define MASK_AON_APB_SP_INT_REQ_BUSMON_WTLCP_WAKEUP_EN                                                0x1
#define MASK_AON_APB_SP_INT_REQ_DFS_VOTE_DONE_WAKEUP_EN                                               0x200
#define MASK_AON_APB_SP_INT_REQ_THM2_WAKEUP_EN                                                        0x100
#define MASK_AON_APB_SP_INT_REQ_THM1_WAKEUP_EN                                                        0x80
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR2_WAKEUP_EN                                                    0x40
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR1_WAKEUP_EN                                                    0x20
#define MASK_AON_APB_SP_INT_REQ_CM4_TMR0_WAKEUP_EN                                                    0x10
#define MASK_AON_APB_SP_INT_REQ_EXT_RSTB_SPCPU_WAKEUP_EN                                              0x8
#define MASK_AON_APB_SP_INT_REQ_AUDCP_WDG_RST_WAKEUP_EN                                               0x2
#define MASK_AON_APB_SP_INT_REQ_AUDCP_VBC_AUDPLY_WAKEUP_EN                                            0x1
#define MASK_AON_APB_DBG_BUS_DATA_WTLCP                                                               0xffffffff
#define MASK_AON_APB_DBG_BUS_DATA_PUBCP                                                               0xffffffff
#define MASK_AON_APB_DBG_BUS_DATA_AUDCP                                                               0xffffffff
#define MASK_AON_APB_SCC_DBG_BUS                                                                      0xffffffff
#define MASK_AON_APB_AON_FUNC_CTRL_0                                                                  0xffffffff
#define MASK_AON_APB_AON_FUNC_CTRL_1                                                                  0xffffffff
#define MASK_GPU_DVFS_APB_GPU_DVFS_HOLD                                                               0x1
#define MASK_GPU_DVFS_APB_GPU_PROACTIVE_ACK_WAIT_WINDOW                                               0x3ff00000
#define MASK_GPU_DVFS_APB_GPU_DVFS_UP_WINDOW                                                          0xffc00
#define MASK_GPU_DVFS_APB_GPU_DVFS_DOWN_WINDOW                                                        0x3ff
#define MASK_GPU_DVFS_APB_GPU_TOP_MIN_VOLTAGE                                                         0x7
#define MASK_GPU_DVFS_APB_GPU_DVFS_ACK                                                                0x100
#define MASK_GPU_DVFS_APB_GPU_DVFS_VOLTAGE_SW                                                         0x70
#define MASK_GPU_DVFS_APB_GPU_CURRENT_VOLTAGE_SW                                                      0xe
#define MASK_GPU_DVFS_APB_GPU_DVFS_REQ_SW                                                             0x1
#define MASK_GPU_DVFS_APB_REG_GPU_CORE_FREQ_UPD_EN_BYP                                                0x4
#define MASK_GPU_DVFS_APB_REG_GPU_MEM_FREQ_UPD_EN_BYP                                                 0x2
#define MASK_GPU_DVFS_APB_CGM_GPU_DVFS_FORCE_EN                                                       0x2
#define MASK_GPU_DVFS_APB_CGM_GPU_DVFS_AUTO_GATE_SEL                                                  0x1
#define MASK_GPU_DVFS_APB_GPU_CURRENT_VOLTAGE                                                         0x7000
#define MASK_GPU_DVFS_APB_GPU_INTERNAL_VOTE_VOLTAGE                                                   0x7
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_DVFS                                                 0x78000000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_DVFS                                                   0x7800000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_DVFS                                                0x780000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_DVFS                                                  0x78000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_DVFS                                                       0x7000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_DVFS                                                       0xe00
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_DVFS                                                        0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_DVFS                                                        0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_DVFS                                                        0x7
#define MASK_GPU_DVFS_APB_GPU_TOP_DVFS_BUSY                                                           0x2000
#define MASK_GPU_DVFS_APB_GPU_DVFS_WINDOW_CNT                                                         0x1ff8
#define MASK_GPU_DVFS_APB_GPU_DVFS_STATE                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_PROACTIVE_DVFS_SEL                                                      0x1
#define MASK_GPU_DVFS_APB_GPU_PRO_DVFS_INT_CLR                                                        0x1
#define MASK_GPU_DVFS_APB_INT_REQ_GPU_PRO_DVFS                                                        0x100
#define MASK_GPU_DVFS_APB_GPU_PRO_DVFS_ERROR                                                          0xff
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX0                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX0                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX0                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX0                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX0                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX1                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX1                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX1                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX1                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX1                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX2                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX2                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX2                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX2                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX2                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX3                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX3                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX3                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX3                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX3                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX4                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX4                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX4                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX4                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX4                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX5                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX5                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX5                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX5                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX5                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX6                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX6                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX6                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX6                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX6                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_VOL_INDEX7                                                         0x1c000
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_DENOM_INDEX7                                              0x3c00
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_FDIV_NUM_INDEX7                                                0x3c0
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_DIV_INDEX7                                                     0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_CORE_SEL_INDEX7                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX0                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX0                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX0                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX0                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX0                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX0                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX1                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX1                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX1                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX1                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX1                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX1                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX2                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX2                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX2                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX2                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX2                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX2                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX3                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX3                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX3                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX3                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX3                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX3                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX4                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX4                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX4                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX4                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX4                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX4                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX5                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX5                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX5                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX5                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX5                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX5                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX6                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX6                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX6                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX6                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX6                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX6                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_VOL_INDEX7                                                          0xe0000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_DENOM_INDEX7                                               0x1e000
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_FDIV_NUM_INDEX7                                                 0x1e00
#define MASK_GPU_DVFS_APB_CGM_GPU_SYS_DIV_INDEX7                                                      0x1c0
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_DIV_INDEX7                                                      0x38
#define MASK_GPU_DVFS_APB_CGM_GPU_MEM_SEL_INDEX7                                                      0x7
#define MASK_GPU_DVFS_APB_GPU_DVFS_INDEX                                                              0x7
#define MASK_GPU_DVFS_APB_GPU_CORE_DVFS_INDEX_IDLE                                                    0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_DVFS_INDEX_IDLE                                                     0x7
#define MASK_GPU_DVFS_APB_GPU_MEM_DVFS_FREQ_UPD_STATE                                                 0xf0
#define MASK_GPU_DVFS_APB_GPU_CORE_DVFS_FREQ_UPD_STATE                                                0xf
#define MASK_GPU_DVFS_APB_GPU_MEM_GFREE_WAIT_DELAY                                                    0xffc00
#define MASK_GPU_DVFS_APB_GPU_CORE_GFREE_WAIT_DELAY                                                   0x3ff
#define MASK_GPU_DVFS_APB_GPU_PRO_DVFS_INT_EN                                                         0x1
#define MASK_GPU_DVFS_APB_GPU_MEM_FREQ_UPD_DELAY_EN                                                   0x8
#define MASK_GPU_DVFS_APB_GPU_MEM_FREQ_UPD_HDSK_EN                                                    0x4
#define MASK_GPU_DVFS_APB_GPU_CORE_FREQ_UPD_DELAY_EN                                                  0x2
#define MASK_GPU_DVFS_APB_GPU_CORE_FREQ_UPD_HDSK_EN                                                   0x1
#define MASK_GPU_DVFS_APB_DVFS_RES_REG0                                                               0xffffffff
#define MASK_GPU_DVFS_APB_DVFS_RES_REG1                                                               0xffffffff
#define MASK_GPU_DVFS_APB_DVFS_RES_REG2                                                               0xffffffff
#define MASK_GPU_DVFS_APB_DVFS_RES_REG3                                                               0xffffffff
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_LOCK_DONE                                                 0x20000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CLKIN_SEL                                                 0x10000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N                                                         0xffe0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP                                                       0x1c
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_SDM_EN                                                    0x2
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_DIV_S                                                     0x1
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_NINT                                                      0x3f800000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_KINT                                                      0x7fffff
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_DIV32_EN                                                  0x4000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV                                                   0x2000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_FREQ_DOUBLE_EN                                            0x1000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CCS_CTRL                                                  0xff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_MOD_EN                                                    0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CLKOUT_EN                                                 0x4
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_RST                                                       0x2
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_PD                                                        0x1
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_R2_SEL                                                    0xc00000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_R3_SEL                                                    0x300000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_C1_SEL                                                    0xc0000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_C2_SEL                                                    0x30000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_KVCO_SEL                                                  0xc000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCO_TEST_INTSEL                                           0x3800
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCO_TEST_INT                                              0x400
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CP_EN                                                     0x200
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_LDO_TRIM                                                  0x1e0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCO_TEST_EN                                               0x10
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_FBDIV_EN                                                  0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CP_OFFSET                                                 0x6
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCOBUF_EN                                                 0x1
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_RESERVED                                                  0xffff
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_BIST_CTRL                                                 0x1fe0000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_BIST_EN                                                   0x10000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_BIST_CNT                                                  0xffff
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_26MBUFFER_PD                                              0x1
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_MODE                                                 0x60000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_INI                                                  0x1f000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_TRIG                                                 0x800
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_FREQ_DIFF_EN                                              0x400
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_WAITCNT                                              0x300
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_POLARITY                                             0x80
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_DONE                                                 0x40
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_OUT                                                  0x3e
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_CPPD                                                 0x1
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCTRLH_SEL                                                0xe0000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCTRLL_SEL                                                0x1c000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_RG_CLOSELOOP_EN                                           0x2000
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCO_BANK_SEL                                              0x1f00
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_VCTRL_HIGH                                           0x80
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_CALI_VCTRL_LOW                                            0x40
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_VCO_BANK_SEL_OFFSET                                       0x20
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ADJ_MANUAL_PD                                             0x10
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ISO_SW_EN                                                 0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_TEST_CLK_EN                                                     0x4
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_TEST_SEL                                                        0x2
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_26MBUFFER_CLKOUT_EN                                       0x1
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX0                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX0                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX0                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX1                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX1                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX1                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX2                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX2                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX2                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX3                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX3                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX3                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX4                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX4                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX4                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX5                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX5                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX5                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX6                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX6                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX6                                                0x7
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_N_INDEX7                                                  0x7ff0
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_POSTDIV_INDEX7                                            0x8
#define MASK_ANLG_PHY_G2_ANALOG_MPLL1_MPLL1_ICP_INDEX7                                                0x7
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_N                                                 0x80
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_ICP                                               0x40
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_DIV32_EN                                          0x20
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_POSTDIV                                           0x10
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_CLKOUT_EN                                         0x8
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_RST                                               0x4
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_PD                                                0x2
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_MPLL1_MPLL1_26MBUFFER_PD                                      0x1
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_RSTN                                                         0x8000000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_RUN                                                          0x4000000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_PD                                                           0x2000000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_VALID                                                        0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_BG_RBIAS_MODE                                                0x800000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_TEST_SEL                                                     0x600000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_BP_MODE                                                      0x100000
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_DATA                                                         0xffc00
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_BP_DATA                                                      0x3ff
#define MASK_ANLG_PHY_G2_ANALOG_THM2_THM_RESERVED                                                     0xffff
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_THM2_THM_RSTN                                                 0x8
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_THM2_THM_RUN                                                  0x4
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_THM2_THM_PD                                                   0x2
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_THM2_THM_RESERVED                                             0x1
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TESTCLK                                                   0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TESTDATAIN                                                0xff0000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TESTADDR                                                  0xf000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TESTDATAOUTSEL                                            0x800
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TESTDATAOUT                                               0x780
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BIST_MODE                                                 0x7c
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_T2RCOMP                                                   0x2
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_LPBK_END                                                  0x1
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_DATABUS16_8                                               0x10000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_SUSPENDM                                                  0x8000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PORN                                                      0x4000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_RESET                                                     0x2000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_RXERROR                                                   0x1000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_DRV_DP                                             0x800000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_DRV_DM                                             0x400000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_FS                                                 0x200000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_IN_DP                                              0x100000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_IN_DM                                              0x80000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_OUT_DP                                             0x40000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BYPASS_OUT_DM                                             0x20000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_VBUSVLDEXT                                                0x10000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_RESERVED                                                  0xffff
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PS_PD_S                                                   0x10
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PS_PD_L                                                   0x8
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_REXTENABLE                                                0x4
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_DMPULLUP                                                  0x2
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_SAMPLER_SEL                                               0x1
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_DPPULLDOWN                                                0x10
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_DMPULLDOWN                                                0x8
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TXBITSTUFFENABLE                                          0x4
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TXBITSTUFFENABLEH                                         0x2
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_SLEEPM                                                    0x1
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNEHSAMP                                                 0x6000000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TFREGRES                                                  0x1f80000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TFHSRES                                                   0x7c000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNERISE                                                  0x3000
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNEOTG                                                   0xe00
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNEDSC                                                   0x180
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNESQ                                                    0x78
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNEEQ                                                    0x7
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_TUNEPLLS                                                  0x3c00
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PLL_PFD_DEADZONE                                          0x300
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PLL_PFD_DELAY                                             0xc0
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PLL_CP_IOFFSET_EN                                         0x20
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PLL_CP_IOFFSET                                            0x1e
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_PLL_REF_DOUBLER_EN                                        0x1
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_BIST_MODE_EN                                              0x1
#define MASK_ANLG_PHY_G2_ANALOG_USB20_USB20_ISO_SW_EN                                                 0x1
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_SUSPENDM                                          0x100
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_PORN                                              0x80
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_RESET                                             0x40
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_BYPASS_FS                                         0x20
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_BYPASS_IN_DM                                      0x10
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_SAMPLER_SEL                                       0x8
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_DPPULLDOWN                                        0x4
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_DMPULLDOWN                                        0x2
#define MASK_ANLG_PHY_G2_DBG_SEL_ANALOG_USB20_USB20_SLEEPM                                            0x1
#define MASK_GPU_APB_SYS_SOFT_RST_REQ_CORE                                                            0x2
#define MASK_GPU_APB_GPU_CORE_SOFT_RST                                                                0x1
#define MASK_GPU_APB_CGM_GPU_CORE_FDIV_DENOM                                                          0xf00000
#define MASK_GPU_APB_CGM_GPU_CORE_FDIV_NUM                                                            0xf0000
#define MASK_GPU_APB_CGM_GPU_CORE_DIV                                                                 0x700
#define MASK_GPU_APB_CGM_GPU_CORE_SEL                                                                 0x70
#define MASK_GPU_APB_CGM_GPU_CORE_EB                                                                  0x1
#define MASK_GPU_APB_CGM_GPU_MEM_FDIV_DENOM                                                           0xf00000
#define MASK_GPU_APB_CGM_GPU_MEM_FDIV_NUM                                                             0xf0000
#define MASK_GPU_APB_CGM_GPU_MEM_DIV                                                                  0x700
#define MASK_GPU_APB_CGM_GPU_MEM_SEL                                                                  0x70
#define MASK_GPU_APB_CGM_GPU_MEM_EB                                                                   0x1
#define MASK_GPU_APB_CGM_GPU_SYS_DIV                                                                  0x70
#define MASK_GPU_APB_CGM_GPU_SYS_EB                                                                   0x1
#define MASK_GPU_APB_GPU_QOS_SEL                                                                      0x10000
#define MASK_GPU_APB_AWQOS_THRESHOLD_GPU                                                              0xf000
#define MASK_GPU_APB_ARQOS_THRESHOLD_GPU                                                              0xf00
#define MASK_GPU_APB_AWQOS_GPU                                                                        0xf0
#define MASK_GPU_APB_ARQOS_GPU                                                                        0xf
#define MASK_GPU_APB_PU_NUM_AB_W                                                                      0xff000000
#define MASK_GPU_APB_AXI_LP_CTRL_DISABLE                                                              0x100000
#define MASK_GPU_APB_LP_EB_AB_W                                                                       0x10000
#define MASK_GPU_APB_LP_NUM_AB_W                                                                      0xffff
#define MASK_GPU_APB_PU_NUM_M0                                                                        0xff000000
#define MASK_GPU_APB_LP_EB_M0                                                                         0x10000
#define MASK_GPU_APB_LP_NUM_M0                                                                        0xffff
#define MASK_GPU_APB_PU_NUM_S0                                                                        0xff000000
#define MASK_GPU_APB_LP_EB_S0                                                                         0x10000
#define MASK_GPU_APB_LP_NUM_S0                                                                        0xffff
#define MASK_GPU_APB_PU_NUM_S1                                                                        0xff000000
#define MASK_GPU_APB_LP_EB_S1                                                                         0x10000
#define MASK_GPU_APB_LP_NUM_S1                                                                        0xffff
#define MASK_GPU_APB_RST_SUBSYS                                                                       0x4
#define MASK_GPU_APB_BRIDGE_TRANS_IDLE                                                                0x2
#define MASK_GPU_APB_AXI_DETECTOR_OVERFLOW                                                            0x1
#define MASK_AP_CLK_CORE_CGM_AP_APB_CFG_CGM_AP_APB_SEL                                                0x3
#define MASK_AP_CLK_CORE_CGM_UART0_CFG_CGM_UART0_DIV                                                  0x700
#define MASK_AP_CLK_CORE_CGM_UART0_CFG_CGM_UART0_SEL                                                  0x3
#define MASK_AP_CLK_CORE_CGM_UART1_CFG_CGM_UART1_DIV                                                  0x700
#define MASK_AP_CLK_CORE_CGM_UART1_CFG_CGM_UART1_SEL                                                  0x3
#define MASK_AP_CLK_CORE_CGM_UART2_CFG_CGM_UART2_DIV                                                  0x700
#define MASK_AP_CLK_CORE_CGM_UART2_CFG_CGM_UART2_SEL                                                  0x3
#define MASK_AP_CLK_CORE_CGM_I2C0_CFG_CGM_I2C0_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_I2C0_CFG_CGM_I2C0_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_I2C1_CFG_CGM_I2C1_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_I2C1_CFG_CGM_I2C1_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_I2C2_CFG_CGM_I2C2_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_I2C2_CFG_CGM_I2C2_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_I2C3_CFG_CGM_I2C3_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_I2C3_CFG_CGM_I2C3_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_I2C4_CFG_CGM_I2C4_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_I2C4_CFG_CGM_I2C4_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_PAD_SEL                                                0x10000
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_SPI0_CFG_CGM_SPI0_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_PAD_SEL                                                0x10000
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_SPI1_CFG_CGM_SPI1_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_PAD_SEL                                                0x10000
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_SPI2_CFG_CGM_SPI2_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_PAD_SEL                                                0x10000
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_DIV                                                    0x700
#define MASK_AP_CLK_CORE_CGM_SPI3_CFG_CGM_SPI3_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_IIS0_CFG_CGM_IIS0_DIV                                                    0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS0_CFG_CGM_IIS0_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_IIS1_CFG_CGM_IIS1_DIV                                                    0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS1_CFG_CGM_IIS1_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_IIS2_CFG_CGM_IIS2_DIV                                                    0x3f00
#define MASK_AP_CLK_CORE_CGM_IIS2_CFG_CGM_IIS2_SEL                                                    0x3
#define MASK_AP_CLK_CORE_CGM_SIM_CFG_CGM_SIM_DIV                                                      0x700
#define MASK_AP_CLK_CORE_CGM_SIM_CFG_CGM_SIM_SEL                                                      0x7
#define MASK_AP_CLK_CORE_CGM_CE_CFG_CGM_CE_SEL                                                        0x3
#define MASK_AP_CLK_CORE_CGM_AP_EMMC_32K_CFG_CGM_AP_EMMC_32K_SEL                                      0x1
#define MASK_AP_CLK_CORE_CGM_AP_SDIO0_32K_CFG_CGM_AP_SDIO0_32K_SEL                                    0x1
#define MASK_AP_CLK_CORE_CGM_AP_SDIO1_32K_CFG_CGM_AP_SDIO1_32K_SEL                                    0x1
#define MASK_AP_CLK_CORE_CGM_AP_SDIO2_32K_CFG_CGM_AP_SDIO2_32K_SEL                                    0x1
#define MASK_AP_CLK_CORE_CGM_AP_SIM_32K_CFG_CGM_AP_SIM_32K_SEL                                        0x1
#define MASK_AP_CLK_CORE_CGM_SDIO0_2X_CFG_CGM_SDIO0_2X_SEL                                            0x7
#define MASK_AP_CLK_CORE_CGM_SDIO1_2X_CFG_CGM_SDIO1_2X_SEL                                            0x7
#define MASK_AP_CLK_CORE_CGM_EMMC_2X_CFG_CGM_EMMC_2X_SEL                                              0x7
#define MASK_AP_CLK_CORE_CGM_VSP_CFG_CGM_VSP_SEL                                                      0x3
#define MASK_AP_CLK_CORE_CGM_DISPC0_CFG_CGM_DISPC0_SEL                                                0x7
#define MASK_AP_CLK_CORE_CGM_DISPC0_DPI_CFG_CGM_DISPC0_DPI_DIV                                        0xf00
#define MASK_AP_CLK_CORE_CGM_DISPC0_DPI_CFG_CGM_DISPC0_DPI_SEL                                        0x3
#define MASK_AP_CLK_CORE_CGM_DSI_APB_CFG_CGM_DSI_APB_SEL                                              0x3
#define MASK_AP_CLK_CORE_CGM_DSI_RXESC_CFG_CGM_DSI_RXESC_PAD_SEL                                      0x10000
#define MASK_AP_CLK_CORE_CGM_DSI_LANEBYTE_CFG_CGM_DSI_LANEBYTE_PAD_SEL                                0x10000
#define MASK_AP_CLK_CORE_CGM_DPHY_REF_CFG_CGM_DPHY_REF_SEL                                            0x1
#define MASK_AP_CLK_CORE_CGM_DPHY_CFG_CFG_CGM_DPHY_CFG_SEL                                            0x1
#define MASK_AP_CLK_CORE_CGM_DSI_PHY_SCAN_ONLY_CFG_CGM_DSI_PHY_SCAN_ONLY_SEL                          0x1
#define MASK_MM_AHB_FD_EB                                                                             0x400
#define MASK_MM_AHB_DVFS_EB                                                                           0x200
#define MASK_MM_AHB_ISP_AHB_EB                                                                        0x100
#define MASK_MM_AHB_CKG_EB                                                                            0x80
#define MASK_MM_AHB_CSI0_EB                                                                           0x40
#define MASK_MM_AHB_CSI1_EB                                                                           0x20
#define MASK_MM_AHB_CSI2_EB                                                                           0x10
#define MASK_MM_AHB_ISP_EB                                                                            0x8
#define MASK_MM_AHB_DCAM_EB                                                                           0x4
#define MASK_MM_AHB_JPG_EB                                                                            0x2
#define MASK_MM_AHB_CPP_EB                                                                            0x1
#define MASK_MM_AHB_FD_SOFT_RST_MASK                                                                  0x8000000
#define MASK_MM_AHB_FD_SOFT_RST                                                                       0x4000000
#define MASK_MM_AHB_DVFS_SOFT_RST                                                                     0x1000000
#define MASK_MM_AHB_DCAM_ALL_SOFT_RST                                                                 0x800000
#define MASK_MM_AHB_ISP_DCAM0_SOFT_RST                                                                0x400000
#define MASK_MM_AHB_ISP_DCAM1_SOFT_RST                                                                0x200000
#define MASK_MM_AHB_DCAM_SOFT_RST_MASK                                                                0x100000
#define MASK_MM_AHB_JPG_SOFT_RST_MASK                                                                 0x80000
#define MASK_MM_AHB_CPP_SOFT_RST_MASK                                                                 0x40000
#define MASK_MM_AHB_MM_MAIN_SOFT_RST                                                                  0x20000
#define MASK_MM_AHB_CPP_SOFT_RST                                                                      0x10000
#define MASK_MM_AHB_CPP_PATH0_SOFT_RST                                                                0x8000
#define MASK_MM_AHB_CPP_PATH1_SOFT_RST                                                                0x4000
#define MASK_MM_AHB_CPP_DMA_SOFT_RST                                                                  0x2000
#define MASK_MM_AHB_ISP_AHB_SOFT_RST                                                                  0x1000
#define MASK_MM_AHB_ISP_AXI_SOFT_RST                                                                  0x800
#define MASK_MM_AHB_ISP_SOFT_RST                                                                      0x400
#define MASK_MM_AHB_MIPI_CSI0_SOFT_RST                                                                0x200
#define MASK_MM_AHB_MIPI_CSI1_SOFT_RST                                                                0x100
#define MASK_MM_AHB_MIPI_CSI2_SOFT_RST                                                                0x80
#define MASK_MM_AHB_DCAM_AXIM_SOFT_RST                                                                0x40
#define MASK_MM_AHB_DCAM0_SOFT_RST                                                                    0x20
#define MASK_MM_AHB_DCAM1_SOFT_RST                                                                    0x10
#define MASK_MM_AHB_DCAM2_SOFT_RST                                                                    0x8
#define MASK_MM_AHB_DCAM_AXI_SOFT_RST                                                                 0x4
#define MASK_MM_AHB_JPG_SOFT_RST                                                                      0x2
#define MASK_MM_AHB_CKG_SOFT_RST                                                                      0x1
#define MASK_MM_AHB_CPHY_CFG_CKG_EN                                                                   0x100
#define MASK_MM_AHB_ISP_AXI_CKG_EN                                                                    0x80
#define MASK_MM_AHB_DCAM_AXI_CKG_EN                                                                   0x40
#define MASK_MM_AHB_MIPI_CSI0_CKG_EN                                                                  0x20
#define MASK_MM_AHB_MIPI_CSI1_CKG_EN                                                                  0x10
#define MASK_MM_AHB_MIPI_CSI2_CKG_EN                                                                  0x8
#define MASK_MM_AHB_SENSOR0_CKG_EN                                                                    0x4
#define MASK_MM_AHB_SENSOR1_CKG_EN                                                                    0x2
#define MASK_MM_AHB_SENSOR2_CKG_EN                                                                    0x1
#define MASK_MM_AHB_AR_QOS_THRESHOLD_MM                                                               0xf0
#define MASK_MM_AHB_AW_QOS_THRESHOLD_MM                                                               0xf
#define MASK_MM_AHB_CGM_ISP_AUTO_GATE_SEL                                                             0x8
#define MASK_MM_AHB_CGM_DCAM_AXI_AUTO_GATE_SEL                                                        0x4
#define MASK_MM_AHB_CGM_MM_MTX_S0_AUTO_GATE_EN                                                        0x2
#define MASK_MM_AHB_MM_LPC_DISABLE                                                                    0x1
#define MASK_MM_AHB_PU_NUM_ISP                                                                        0xff000000
#define MASK_MM_AHB_LP_EB_ISP                                                                         0x10000
#define MASK_MM_AHB_LP_NUM_ISP                                                                        0xffff
#define MASK_MM_AHB_PU_NUM_JPG                                                                        0xff000000
#define MASK_MM_AHB_LP_EB_JPG                                                                         0x10000
#define MASK_MM_AHB_LP_NUM_JPG                                                                        0xffff
#define MASK_MM_AHB_PU_NUM_CPP                                                                        0xff000000
#define MASK_MM_AHB_LP_EB_CPP                                                                         0x10000
#define MASK_MM_AHB_LP_NUM_CPP                                                                        0xffff
#define MASK_MM_AHB_PU_NUM_MM_MAIN_MTX_S0                                                             0xff000000
#define MASK_MM_AHB_LP_EB_MM_MAIN_MTX_S0                                                              0x10000
#define MASK_MM_AHB_LP_NUM_MM_MAIN_MTX_S0                                                             0xffff
#define MASK_MM_AHB_PU_NUM_AXI2AHB_M0                                                                 0xff000000
#define MASK_MM_AHB_LP_EB_AXI2AHB_M0                                                                  0x10000
#define MASK_MM_AHB_LP_NUM_AXI2AHB_M0                                                                 0xffff
#define MASK_MM_AHB_PU_NUM_DCAM_ASYNC_BDG                                                             0xff000000
#define MASK_MM_AHB_LP_EB_DCAM_ASYNC_BDG                                                              0x10000
#define MASK_MM_AHB_LP_NUM_DCAM_ASYNC_BDG                                                             0xffff
#define MASK_MM_AHB_PU_NUM_MTX_ASYNC_BDG                                                              0xff000000
#define MASK_MM_AHB_LP_EB_MTX_ASYNC_BDG                                                               0x10000
#define MASK_MM_AHB_LP_NUM_MTX_ASYNC_BDG                                                              0xffff
#define MASK_MM_AHB_ISP_INT_1_MASK                                                                    0x8000000
#define MASK_MM_AHB_ISP_INT_0_MASK                                                                    0x4000000
#define MASK_MM_AHB_DCAM_INT_2_MASK                                                                   0x2000000
#define MASK_MM_AHB_DCAM_INT_1_MASK                                                                   0x1000000
#define MASK_MM_AHB_DCAM_INT_0_MASK                                                                   0x800000
#define MASK_MM_AHB_CGM_DCAM_IF_FDIV_NUM                                                              0x780000
#define MASK_MM_AHB_CGM_DCAM_IF_FDIV_DENOM                                                            0x78000
#define MASK_MM_AHB_MIPI_CSI_DPHY_C2_SEL0                                                             0x7000
#define MASK_MM_AHB_MIPI_CSI_DPHY_C1_SEL1                                                             0xe00
#define MASK_MM_AHB_MIPI_CSI_DPHY_C1_SEL0                                                             0x1c0
#define MASK_MM_AHB_MIPI_CSI_DPHY_C0_SEL1                                                             0x38
#define MASK_MM_AHB_MIPI_CSI_DPHY_C0_SEL0                                                             0x7
#define MASK_MM_AHB_CSYSACK_SYNC_SEL_DCAM_AS                                                          0x4
#define MASK_MM_AHB_CACTIVE_SYNC_SEL_DCAM_AS                                                          0x2
#define MASK_MM_AHB_ISP_BUSY_LSLP_EN                                                                  0x1
#define MASK_MM_AHB_FD_BUSY                                                                           0x10
#define MASK_MM_AHB_DCAM_BUSY                                                                         0x8
#define MASK_MM_AHB_ISP_BUSY                                                                          0x4
#define MASK_MM_AHB_JPG_BUSY                                                                          0x2
#define MASK_MM_AHB_CPP_BUSY                                                                          0x1
#define MASK_MM_AHB_AXI_DETECTOR_OVERFLOW_MTX_AS                                                      0x8
#define MASK_MM_AHB_AXI_DETECTOR_OVERFLOW_DCAM_AS                                                     0x4
#define MASK_MM_AHB_BRIDGE_TRANS_IDLE_MTX_AS                                                          0x2
#define MASK_MM_AHB_BRIDGE_TRANS_IDLE_DCAM_AS                                                         0x1
#define MASK_MM_AHB_PU_NUM_FD                                                                         0xff000000
#define MASK_MM_AHB_LP_EB_FD                                                                          0x10000
#define MASK_MM_AHB_LP_NUM_FD                                                                         0xffff
#define MASK_PMU_APB_PD_APCPU_TOP_DBG_SHUTDOWN_EN                                                     0x10000000
#define MASK_PMU_APB_PD_APCPU_TOP_PD_SEL                                                              0x8000000
#define MASK_PMU_APB_PD_APCPU_TOP_FORCE_SHUTDOWN                                                      0x2000000
#define MASK_PMU_APB_PD_APCPU_TOP_AUTO_SHUTDOWN_EN                                                    0x1000000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_DLY                                                          0xff0000
#define MASK_PMU_APB_PD_APCPU_TOP_PWR_ON_SEQ_DLY                                                      0xff00
#define MASK_PMU_APB_PD_APCPU_TOP_ISO_ON_DLY                                                          0xff
#define MASK_PMU_APB_PD_APCPU_C0_WFI_SHUTDOWN_EN                                                      0x20000000
#define MASK_PMU_APB_PD_APCPU_C0_DBG_SHUTDOWN_EN                                                      0x10000000
#define MASK_PMU_APB_PD_APCPU_C0_PD_SEL                                                               0x8000000
#define MASK_PMU_APB_PD_APCPU_C0_FORCE_SHUTDOWN                                                       0x2000000
#define MASK_PMU_APB_PD_APCPU_C0_AUTO_SHUTDOWN_EN                                                     0x1000000
#define MASK_PMU_APB_PD_APCPU_C0_PWR_ON_DLY                                                           0xff0000
#define MASK_PMU_APB_PD_APCPU_C0_PWR_ON_SEQ_DLY                                                       0xff00
#define MASK_PMU_APB_PD_APCPU_C0_ISO_ON_DLY                                                           0xff
#define MASK_PMU_APB_PD_APCPU_C1_WFI_SHUTDOWN_EN                                                      0x20000000
#define MASK_PMU_APB_PD_APCPU_C1_DBG_SHUTDOWN_EN                                                      0x10000000
#define MASK_PMU_APB_PD_APCPU_C1_PD_SEL                                                               0x8000000
#define MASK_PMU_APB_PD_APCPU_C1_FORCE_SHUTDOWN                                                       0x2000000
#define MASK_PMU_APB_PD_APCPU_C1_AUTO_SHUTDOWN_EN                                                     0x1000000
#define MASK_PMU_APB_PD_APCPU_C1_PWR_ON_DLY                                                           0xff0000
#define MASK_PMU_APB_PD_APCPU_C1_PWR_ON_SEQ_DLY                                                       0xff00
#define MASK_PMU_APB_PD_APCPU_C1_ISO_ON_DLY                                                           0xff
#define MASK_PMU_APB_PD_APCPU_C2_WFI_SHUTDOWN_EN                                                      0x20000000
#define MASK_PMU_APB_PD_APCPU_C2_DBG_SHUTDOWN_EN                                                      0x10000000
#define MASK_PMU_APB_PD_APCPU_C2_PD_SEL                                                               0x8000000
#define MASK_PMU_APB_PD_APCPU_C2_FORCE_SHUTDOWN                                                       0x2000000
#define MASK_PMU_APB_PD_APCPU_C2_AUTO_SHUTDOWN_EN                                                     0x1000000
#define MASK_PMU_APB_PD_APCPU_C2_PWR_ON_DLY                                                           0xff0000
#define MASK_PMU_APB_PD_APCPU_C2_PWR_ON_SEQ_DLY                                                       0xff00
#define MASK_PMU_APB_PD_APCPU_C2_ISO_ON_DLY                                                           0xff
#define MASK_PMU_APB_PD_APCPU_TOP_DCDC_PWR_ON_DLY                                                     0xff00
#define MASK_PMU_APB_PD_APCPU_TOP_DCDC_PWR_OFF_DLY                                                    0xff
#define MASK_PMU_APB_PD_AP_VSP_FORCE_SHUTDOWN                                                         0x2000000
#define MASK_PMU_APB_PD_AP_VSP_AUTO_SHUTDOWN_EN                                                       0x1000000
#define MASK_PMU_APB_PD_AP_VSP_PWR_ON_DLY                                                             0xff0000
#define MASK_PMU_APB_PD_AP_VSP_PWR_ON_SEQ_DLY                                                         0xff00
#define MASK_PMU_APB_PD_AP_VSP_ISO_ON_DLY                                                             0xff
#define MASK_PMU_APB_PD_AP_SYS_FORCE_SHUTDOWN                                                         0x2000000
#define MASK_PMU_APB_PD_AP_SYS_AUTO_SHUTDOWN_EN                                                       0x1000000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_DLY                                                             0xff0000
#define MASK_PMU_APB_PD_AP_SYS_PWR_ON_SEQ_DLY                                                         0xff00
#define MASK_PMU_APB_PD_AP_SYS_ISO_ON_DLY                                                             0xff
#define MASK_PMU_APB_PD_MM_TOP_FORCE_SHUTDOWN                                                         0x2000000
#define MASK_PMU_APB_PD_MM_TOP_AUTO_SHUTDOWN_EN                                                       0x1000000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_DLY                                                             0xff0000
#define MASK_PMU_APB_PD_MM_TOP_PWR_ON_SEQ_DLY                                                         0xff00
#define MASK_PMU_APB_PD_MM_TOP_ISO_ON_DLY                                                             0xff
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWRUP_ABORT                                                      0x10000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWRDWN_ABORT                                                     0x8000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PD_SEL                                                           0x4000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_FORCE_SHUTDOWN                                                   0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_AUTO_SHUTDOWN_EN                                                 0x1000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWR_ON_DLY                                                       0xff0000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_PWR_ON_SEQ_DLY                                                   0xff00
#define MASK_PMU_APB_PD_GPU_RGX_DUST_ISO_ON_DLY                                                       0xff
#define MASK_PMU_APB_PD_GPU_RGX_DUST_SHUTDOWN_DLY                                                     0xff000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_RST_DEASSERT_DLY                                                 0xff0000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_RST_ASSERT_DLY                                                   0xff00
#define MASK_PMU_APB_PD_GPU_RGX_DUST_ISO_OFF_DLY                                                      0xff
#define MASK_PMU_APB_PD_GPU_TOP_FORCE_SHUTDOWN                                                        0x2000000
#define MASK_PMU_APB_PD_GPU_TOP_AUTO_SHUTDOWN_EN                                                      0x1000000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_DLY                                                            0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_PWR_ON_SEQ_DLY                                                        0xff00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_ON_DLY                                                            0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_FORCE_SHUTDOWN                                                   0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_AUTO_SHUTDOWN_EN                                                 0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_DLY                                                       0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_PWR_ON_SEQ_DLY                                                   0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_ISO_ON_DLY                                                       0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_FORCE_SHUTDOWN                                                0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_AUTO_SHUTDOWN_EN                                              0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_DLY                                                    0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_PWR_ON_SEQ_DLY                                                0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_ISO_ON_DLY                                                    0xff
#define MASK_PMU_APB_PD_WTLCP_LDSP_PD_SEL                                                             0x8000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_FORCE_SHUTDOWN                                                     0x2000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_AUTO_SHUTDOWN_EN                                                   0x1000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_DLY                                                         0xff0000
#define MASK_PMU_APB_PD_WTLCP_LDSP_PWR_ON_SEQ_DLY                                                     0xff00
#define MASK_PMU_APB_PD_WTLCP_LDSP_ISO_ON_DLY                                                         0xff
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PD_SEL                                                            0x8000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_FORCE_SHUTDOWN                                                    0x2000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_AUTO_SHUTDOWN_EN                                                  0x1000000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_DLY                                                        0xff0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_PWR_ON_SEQ_DLY                                                    0xff00
#define MASK_PMU_APB_PD_WTLCP_TGDSP_ISO_ON_DLY                                                        0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_FORCE_SHUTDOWN                                                  0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_AUTO_SHUTDOWN_EN                                                0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_DLY                                                      0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_PWR_ON_SEQ_DLY                                                  0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_ISO_ON_DLY                                                      0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_FORCE_SHUTDOWN                                                  0x2000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_AUTO_SHUTDOWN_EN                                                0x1000000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_DLY                                                      0xff0000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_PWR_ON_SEQ_DLY                                                  0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_ISO_ON_DLY                                                      0xff
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_FORCE_SHUTDOWN                                                 0x2000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_AUTO_SHUTDOWN_EN                                               0x1000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_DLY                                                     0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_PWR_ON_SEQ_DLY                                                 0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_ISO_ON_DLY                                                     0xff
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_FORCE_SHUTDOWN                                                  0x2000000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_AUTO_SHUTDOWN_EN                                                0x1000000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_DLY                                                      0xff0000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_PWR_ON_SEQ_DLY                                                  0xff00
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_ISO_ON_DLY                                                      0xff
#define MASK_PMU_APB_PD_WTLCP_SYS_FORCE_SHUTDOWN                                                      0x2000000
#define MASK_PMU_APB_PD_WTLCP_SYS_AUTO_SHUTDOWN_EN                                                    0x1000000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_DLY                                                          0xff0000
#define MASK_PMU_APB_PD_WTLCP_SYS_PWR_ON_SEQ_DLY                                                      0xff00
#define MASK_PMU_APB_PD_WTLCP_SYS_ISO_ON_DLY                                                          0xff
#define MASK_PMU_APB_PD_PUBCP_DBG_SHUTDOWN_EN                                                         0x4000000
#define MASK_PMU_APB_PD_PUBCP_SYS_FORCE_SHUTDOWN                                                      0x2000000
#define MASK_PMU_APB_PD_PUBCP_SYS_AUTO_SHUTDOWN_EN                                                    0x1000000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_DLY                                                          0xff0000
#define MASK_PMU_APB_PD_PUBCP_SYS_PWR_ON_SEQ_DLY                                                      0xff00
#define MASK_PMU_APB_PD_PUBCP_SYS_ISO_ON_DLY                                                          0xff
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PD_SEL                                                           0x8000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_FORCE_SHUTDOWN                                                   0x2000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_AUTO_SHUTDOWN_EN                                                 0x1000000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_DLY                                                       0xff0000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_PWR_ON_SEQ_DLY                                                   0xff00
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_ISO_ON_DLY                                                       0xff
#define MASK_PMU_APB_PD_AUDCP_SYS_FORCE_SHUTDOWN                                                      0x2000000
#define MASK_PMU_APB_PD_AUDCP_SYS_AUTO_SHUTDOWN_EN                                                    0x1000000
#define MASK_PMU_APB_PD_AUDCP_SYS_PWR_ON_DLY                                                          0xff0000
#define MASK_PMU_APB_PD_AUDCP_SYS_PWR_ON_SEQ_DLY                                                      0xff00
#define MASK_PMU_APB_PD_AUDCP_SYS_ISO_ON_DLY                                                          0xff
#define MASK_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                                                       0x1
#define MASK_PMU_APB_PD_CDMA_SYS_MEM_RET_SEL                                                          0x8000000
#define MASK_PMU_APB_PD_CDMA_SYS_MEM_RET_REG                                                          0x4000000
#define MASK_PMU_APB_PD_CDMA_SYS_FORCE_SHUTDOWN                                                       0x2000000
#define MASK_PMU_APB_PD_CDMA_SYS_AUTO_SHUTDOWN_EN                                                     0x1000000
#define MASK_PMU_APB_PD_CDMA_SYS_PWR_ON_DLY                                                           0xff0000
#define MASK_PMU_APB_PD_CDMA_SYS_PWR_ON_SEQ_DLY                                                       0xff00
#define MASK_PMU_APB_PD_CDMA_SYS_ISO_ON_DLY                                                           0xff
#define MASK_PMU_APB_PD_PUB_SYS_FORCE_SHUTDOWN                                                        0x2000000
#define MASK_PMU_APB_PD_PUB_SYS_AUTO_SHUTDOWN_EN                                                      0x1000000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_DLY                                                            0xff0000
#define MASK_PMU_APB_PD_PUB_SYS_PWR_ON_SEQ_DLY                                                        0xff00
#define MASK_PMU_APB_PD_PUB_SYS_ISO_ON_DLY                                                            0xff
#define MASK_PMU_APB_AP_WAKEUP_POR_N                                                                  0x1
#define MASK_PMU_APB_XTLBUF1_WAIT_CNT                                                                 0xff000000
#define MASK_PMU_APB_XTLBUF0_WAIT_CNT                                                                 0xff0000
#define MASK_PMU_APB_XTL1_WAIT_CNT                                                                    0xff00
#define MASK_PMU_APB_XTL0_WAIT_CNT                                                                    0xff
#define MASK_PMU_APB_MPLL2_WAIT_CNT                                                                   0xff0000
#define MASK_PMU_APB_MPLL1_WAIT_CNT                                                                   0xff00
#define MASK_PMU_APB_MPLL0_WAIT_CNT                                                                   0xff
#define MASK_PMU_APB_LTEPLL_WAIT_CNT                                                                  0xff000000
#define MASK_PMU_APB_TWPLL_WAIT_CNT                                                                   0xff0000
#define MASK_PMU_APB_DPLL1_WAIT_CNT                                                                   0xff00
#define MASK_PMU_APB_DPLL0_WAIT_CNT                                                                   0xff
#define MASK_PMU_APB_ISPPLL_WAIT_CNT                                                                  0xff000000
#define MASK_PMU_APB_RPLL_WAIT_CNT                                                                    0xff0000
#define MASK_PMU_APB_GPLL_WAIT_CNT                                                                    0xff00
#define MASK_PMU_APB_CPPLL_WAIT_CNT                                                                   0xff
#define MASK_PMU_APB_XTL0_CDMA_AUTO_SEL                                                               0x800
#define MASK_PMU_APB_XTL0_CDMA_SEL                                                                    0x400
#define MASK_PMU_APB_XTL0_FRC_OFF                                                                     0x200
#define MASK_PMU_APB_XTL0_FRC_ON                                                                      0x100
#define MASK_PMU_APB_XTL0_TOP_DVFS_SEL                                                                0x80
#define MASK_PMU_APB_XTL0_SP_SYS_SEL                                                                  0x20
#define MASK_PMU_APB_XTL0_PUB_SYS_SEL                                                                 0x10
#define MASK_PMU_APB_XTL0_AUDCP_SYS_SEL                                                               0x8
#define MASK_PMU_APB_XTL0_PUBCP_SEL                                                                   0x4
#define MASK_PMU_APB_XTL0_WTLCP_SEL                                                                   0x2
#define MASK_PMU_APB_XTL0_AP_SEL                                                                      0x1
#define MASK_PMU_APB_XTL1_CDMA_AUTO_SEL                                                               0x800
#define MASK_PMU_APB_XTL1_CDMA_SEL                                                                    0x400
#define MASK_PMU_APB_XTL1_FRC_OFF                                                                     0x200
#define MASK_PMU_APB_XTL1_FRC_ON                                                                      0x100
#define MASK_PMU_APB_XTL1_TOP_DVFS_SEL                                                                0x80
#define MASK_PMU_APB_XTL1_SP_SYS_SEL                                                                  0x20
#define MASK_PMU_APB_XTL1_PUB_SYS_SEL                                                                 0x10
#define MASK_PMU_APB_XTL1_AUDCP_SYS_SEL                                                               0x8
#define MASK_PMU_APB_XTL1_PUBCP_SEL                                                                   0x4
#define MASK_PMU_APB_XTL1_WTLCP_SEL                                                                   0x2
#define MASK_PMU_APB_XTL1_AP_SEL                                                                      0x1
#define MASK_PMU_APB_ISPPLL_CDMA2PMU_AUTO_SEL                                                         0x2000
#define MASK_PMU_APB_ISPPLL_CDMA_AUTO_SEL                                                             0x1000
#define MASK_PMU_APB_ISPPLL_CDMA_SEL                                                                  0x800
#define MASK_PMU_APB_ISPPLL_REF_SEL                                                                   0x400
#define MASK_PMU_APB_ISPPLL_FRC_OFF                                                                   0x200
#define MASK_PMU_APB_ISPPLL_FRC_ON                                                                    0x100
#define MASK_PMU_APB_ISPPLL_TOP_DVFS_SEL                                                              0x80
#define MASK_PMU_APB_ISPPLL_SP_SYS_SEL                                                                0x20
#define MASK_PMU_APB_ISPPLL_PUB_SYS_SEL                                                               0x10
#define MASK_PMU_APB_ISPPLL_AUDCP_SYS_SEL                                                             0x8
#define MASK_PMU_APB_ISPPLL_PUBCP_SEL                                                                 0x4
#define MASK_PMU_APB_ISPPLL_WTLCP_SEL                                                                 0x2
#define MASK_PMU_APB_ISPPLL_AP_SEL                                                                    0x1
#define MASK_PMU_APB_XTLBUF0_CDMA_AUTO_SEL                                                            0x800
#define MASK_PMU_APB_XTLBUF0_CDMA_SEL                                                                 0x400
#define MASK_PMU_APB_XTLBUF0_FRC_OFF                                                                  0x200
#define MASK_PMU_APB_XTLBUF0_FRC_ON                                                                   0x100
#define MASK_PMU_APB_XTLBUF0_TOP_DVFS_SEL                                                             0x80
#define MASK_PMU_APB_XTLBUF0_SP_SYS_SEL                                                               0x20
#define MASK_PMU_APB_XTLBUF0_PUB_SYS_SEL                                                              0x10
#define MASK_PMU_APB_XTLBUF0_AUDCP_SYS_SEL                                                            0x8
#define MASK_PMU_APB_XTLBUF0_PUBCP_SEL                                                                0x4
#define MASK_PMU_APB_XTLBUF0_WTLCP_SEL                                                                0x2
#define MASK_PMU_APB_XTLBUF0_AP_SEL                                                                   0x1
#define MASK_PMU_APB_XTLBUF1_CDMA_AUTO_SEL                                                            0x800
#define MASK_PMU_APB_XTLBUF1_CDMA_SEL                                                                 0x400
#define MASK_PMU_APB_XTLBUF1_FRC_OFF                                                                  0x200
#define MASK_PMU_APB_XTLBUF1_FRC_ON                                                                   0x100
#define MASK_PMU_APB_XTLBUF1_TOP_DVFS_SEL                                                             0x80
#define MASK_PMU_APB_XTLBUF1_SP_SYS_SEL                                                               0x20
#define MASK_PMU_APB_XTLBUF1_PUB_SYS_SEL                                                              0x10
#define MASK_PMU_APB_XTLBUF1_AUDCP_SYS_SEL                                                            0x8
#define MASK_PMU_APB_XTLBUF1_PUBCP_SEL                                                                0x4
#define MASK_PMU_APB_XTLBUF1_WTLCP_SEL                                                                0x2
#define MASK_PMU_APB_XTLBUF1_AP_SEL                                                                   0x1
#define MASK_PMU_APB_DPLL0_CDMA2PMU_AUTO_SEL                                                          0x2000
#define MASK_PMU_APB_DPLL0_CDMA_AUTO_SEL                                                              0x1000
#define MASK_PMU_APB_DPLL0_CDMA_SEL                                                                   0x800
#define MASK_PMU_APB_DPLL0_TOP_DVFS_SEL                                                               0x400
#define MASK_PMU_APB_DPLL0_REF_SEL                                                                    0x200
#define MASK_PMU_APB_DPLL0_FRC_OFF                                                                    0x100
#define MASK_PMU_APB_DPLL0_FRC_ON                                                                     0x80
#define MASK_PMU_APB_DPLL0_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_DPLL0_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_DPLL0_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_DPLL0_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_DPLL0_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_DPLL0_AP_SEL                                                                     0x1
#define MASK_PMU_APB_DPLL1_CDMA2PMU_AUTO_SEL                                                          0x2000
#define MASK_PMU_APB_DPLL1_CDMA_AUTO_SEL                                                              0x1000
#define MASK_PMU_APB_DPLL1_CDMA_SEL                                                                   0x800
#define MASK_PMU_APB_DPLL1_TOP_DVFS_SEL                                                               0x400
#define MASK_PMU_APB_DPLL1_REF_SEL                                                                    0x200
#define MASK_PMU_APB_DPLL1_FRC_OFF                                                                    0x100
#define MASK_PMU_APB_DPLL1_FRC_ON                                                                     0x80
#define MASK_PMU_APB_DPLL1_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_DPLL1_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_DPLL1_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_DPLL1_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_DPLL1_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_DPLL1_AP_SEL                                                                     0x1
#define MASK_PMU_APB_LTEPLL_CDMA2PMU_AUTO_SEL                                                         0x4000
#define MASK_PMU_APB_LTEPLL_CDMA_AUTO_SEL                                                             0x2000
#define MASK_PMU_APB_LTEPLL_CDMA_SEL                                                                  0x1000
#define MASK_PMU_APB_LTEPLL_REF_SEL                                                                   0xc00
#define MASK_PMU_APB_LTEPLL_FRC_OFF                                                                   0x200
#define MASK_PMU_APB_LTEPLL_FRC_ON                                                                    0x100
#define MASK_PMU_APB_LTEPLL_TOP_DVFS_SEL                                                              0x80
#define MASK_PMU_APB_LTEPLL_SP_SYS_SEL                                                                0x20
#define MASK_PMU_APB_LTEPLL_PUB_SYS_SEL                                                               0x10
#define MASK_PMU_APB_LTEPLL_AUDCP_SYS_SEL                                                             0x8
#define MASK_PMU_APB_LTEPLL_PUBCP_SEL                                                                 0x4
#define MASK_PMU_APB_LTEPLL_WTLCP_SEL                                                                 0x2
#define MASK_PMU_APB_LTEPLL_AP_SEL                                                                    0x1
#define MASK_PMU_APB_TWPLL_CDMA2PMU_AUTO_SEL                                                          0x4000
#define MASK_PMU_APB_TWPLL_CDMA_AUTO_SEL                                                              0x2000
#define MASK_PMU_APB_TWPLL_CDMA_SEL                                                                   0x1000
#define MASK_PMU_APB_TWPLL_REF_SEL                                                                    0xc00
#define MASK_PMU_APB_TWPLL_FRC_OFF                                                                    0x200
#define MASK_PMU_APB_TWPLL_FRC_ON                                                                     0x100
#define MASK_PMU_APB_TWPLL_TOP_DVFS_SEL                                                               0x80
#define MASK_PMU_APB_TWPLL_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_TWPLL_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_TWPLL_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_TWPLL_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_TWPLL_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_TWPLL_AP_SEL                                                                     0x1
#define MASK_PMU_APB_GPLL_CDMA2PMU_AUTO_SEL                                                           0x2000
#define MASK_PMU_APB_GPLL_CDMA_AUTO_SEL                                                               0x1000
#define MASK_PMU_APB_GPLL_CDMA_SEL                                                                    0x800
#define MASK_PMU_APB_GPLL_TOP_DVFS_SEL                                                                0x400
#define MASK_PMU_APB_GPLL_REF_SEL                                                                     0x200
#define MASK_PMU_APB_GPLL_FRC_OFF                                                                     0x100
#define MASK_PMU_APB_GPLL_FRC_ON                                                                      0x80
#define MASK_PMU_APB_GPLL_SP_SYS_SEL                                                                  0x20
#define MASK_PMU_APB_GPLL_PUB_SYS_SEL                                                                 0x10
#define MASK_PMU_APB_GPLL_AUDCP_SYS_SEL                                                               0x8
#define MASK_PMU_APB_GPLL_PUBCP_SEL                                                                   0x4
#define MASK_PMU_APB_GPLL_WTLCP_SEL                                                                   0x2
#define MASK_PMU_APB_GPLL_AP_SEL                                                                      0x1
#define MASK_PMU_APB_RPLL_CDMA2PMU_AUTO_SEL                                                           0x4000
#define MASK_PMU_APB_RPLL_CDMA_AUTO_SEL                                                               0x2000
#define MASK_PMU_APB_RPLL_CDMA_SEL                                                                    0x1000
#define MASK_PMU_APB_RPLL_REF_SEL                                                                     0xc00
#define MASK_PMU_APB_RPLL_FRC_OFF                                                                     0x200
#define MASK_PMU_APB_RPLL_FRC_ON                                                                      0x100
#define MASK_PMU_APB_RPLL_TOP_DVFS_SEL                                                                0x80
#define MASK_PMU_APB_RPLL_SP_SYS_SEL                                                                  0x20
#define MASK_PMU_APB_RPLL_PUB_SYS_SEL                                                                 0x10
#define MASK_PMU_APB_RPLL_AUDCP_SYS_SEL                                                               0x8
#define MASK_PMU_APB_RPLL_PUBCP_SEL                                                                   0x4
#define MASK_PMU_APB_RPLL_WTLCP_SEL                                                                   0x2
#define MASK_PMU_APB_RPLL_AP_SEL                                                                      0x1
#define MASK_PMU_APB_APCPU_CLUSTER_MODE_ST_SOFT_RST                                                   0x4000000
#define MASK_PMU_APB_APCPU_CORE7_MODE_ST_SOFT_RST                                                     0x2000000
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_SOFT_RST                                                     0x100000
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_SOFT_RST                                                     0x80000
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_SOFT_RST                                                     0x40000
#define MASK_PMU_APB_AP_VSP_SOFT_RST                                                                  0x10000
#define MASK_PMU_APB_WTLCP_TGDSP_SOFT_RST                                                             0x8000
#define MASK_PMU_APB_WTLCP_LDSP_SOFT_RST                                                              0x4000
#define MASK_PMU_APB_WCDMA_AON_SOFT_RST                                                               0x2000
#define MASK_PMU_APB_WTLCP_AON_SOFT_RST                                                               0x1000
#define MASK_PMU_APB_CDMA_SOFT_RST                                                                    0x800
#define MASK_PMU_APB_AUDCP_AUDDSP_SOFT_RST                                                            0x400
#define MASK_PMU_APB_AUDCP_SYS_SOFT_RST                                                               0x200
#define MASK_PMU_APB_SP_SYS_SOFT_RST                                                                  0x100
#define MASK_PMU_APB_APCPU_SOFT_RST                                                                   0x80
#define MASK_PMU_APB_PUB_SOFT_RST                                                                     0x40
#define MASK_PMU_APB_AP_SOFT_RST                                                                      0x20
#define MASK_PMU_APB_GPU_SOFT_RST                                                                     0x10
#define MASK_PMU_APB_MM_SOFT_RST                                                                      0x8
#define MASK_PMU_APB_WTLCP_DSP_SYS_SRST                                                               0x4
#define MASK_PMU_APB_PUBCP_SOFT_RST                                                                   0x2
#define MASK_PMU_APB_WTLCP_SOFT_RST                                                                   0x1
#define MASK_PMU_APB_PUBCP_DEEP_SLP_DBG                                                               0xffff0000
#define MASK_PMU_APB_WTLCP_DEEP_SLP_DBG                                                               0xffff
#define MASK_PMU_APB_PD_AUDCP_SYS_STATE                                                               0xff000000
#define MASK_PMU_APB_PD_PUB_SYS_STATE                                                                 0xff0000
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_STATE                                                            0xff00
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_STATE                                                         0xff
#define MASK_PMU_APB_PD_CDMA_SYS_STATE                                                                0xff0000
#define MASK_PMU_APB_PD_AP_VSP_STATE                                                                  0xff00
#define MASK_PMU_APB_PD_AP_SYS_STATE                                                                  0xff
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_STATE                                                           0xff000000
#define MASK_PMU_APB_PD_WTLCP_LDSP_STATE                                                              0xff0000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_STATE                                                             0xff00
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_STATE                                                           0xff
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_STATE                                                           0xff000000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_STATE                                                          0xff0000
#define MASK_PMU_APB_PD_PUBCP_SYS_STATE                                                               0xff00
#define MASK_PMU_APB_PD_WTLCP_SYS_STATE                                                               0xff
#define MASK_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE                                                  0xffffffff
#define MASK_PMU_APB_PUB_SYS_FORCE_SYSTEM_SLEEP                                                       0x80000000
#define MASK_PMU_APB_PUB_SYS_FORCE_LIGHT_SLEEP                                                        0x40000000
#define MASK_PMU_APB_PUB_SYS_FORCE_DEEP_SLEEP                                                         0x20000000
#define MASK_PMU_APB_PUB_SYS_AUTO_DEEP_SLEEP_ENABLE                                                   0x10000000
#define MASK_PMU_APB_AON_DMA_FORCE_LIGHT_SLEEP                                                        0x8000000
#define MASK_PMU_APB_PUBCP_FORCE_LIGHT_SLEEP                                                          0x4000000
#define MASK_PMU_APB_WTLCP_FORCE_LIGHT_SLEEP                                                          0x2000000
#define MASK_PMU_APB_AUDCP_FORCE_LIGHT_SLEEP                                                          0x1000000
#define MASK_PMU_APB_AP_FORCE_LIGHT_SLEEP                                                             0x800000
#define MASK_PMU_APB_AON_SYS_FORCE_LIGHT_SLEEP                                                        0x400000
#define MASK_PMU_APB_AUDCP_FORCE_PUB_DEEP_SLEEP                                                       0x200000
#define MASK_PMU_APB_SP_SYS_FORCE_DEEP_SLEEP                                                          0x100000
#define MASK_PMU_APB_AUDCP_FORCE_DEEP_SLEEP                                                           0x80000
#define MASK_PMU_APB_PUBCP_FORCE_DEEP_SLEEP                                                           0x40000
#define MASK_PMU_APB_WTLCP_FORCE_DEEP_SLEEP                                                           0x20000
#define MASK_PMU_APB_AP_FORCE_DEEP_SLEEP                                                              0x10000
#define MASK_PMU_APB_CDMA_FORCE_DEEP_SLEEP                                                            0x8000
#define MASK_PMU_APB_AUDCP_FORCE_SYSTEM_SLEEP                                                         0x4000
#define MASK_PMU_APB_GPU_TOP_FORCE_SYSTEM_SLEEP                                                       0x2000
#define MASK_PMU_APB_PUBCP_FORCE_SYSTEM_SLEEP                                                         0x800
#define MASK_PMU_APB_WTLCP_FORCE_SYSTEM_SLEEP                                                         0x400
#define MASK_PMU_APB_AP_FORCE_SYSTEM_SLEEP                                                            0x200
#define MASK_PMU_APB_APCPU_FORCE_SYSTEM_SLEEP                                                         0x100
#define MASK_PMU_APB_AP_ALL_FORCE_SYSTEM_SLEEP                                                        0x80
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP                                                                0x40
#define MASK_PMU_APB_AUDCP_DEEP_SLEEP                                                                 0x20
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP                                                               0x10
#define MASK_PMU_APB_CDMA_DEEP_SLEEP                                                                  0x8
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP                                                                 0x4
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP                                                                 0x2
#define MASK_PMU_APB_AP_DEEP_SLEEP                                                                    0x1
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK                                                            0x80000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE_ACK_BYP                                                        0x40000
#define MASK_PMU_APB_DDR_SLEEP_DISABLE                                                                0x20000
#define MASK_PMU_APB_BUSY_TRANSFER_HWDATA_SEL                                                         0x10000
#define MASK_PMU_APB_DDR_PUBL_APB_SOFT_RST                                                            0x1000
#define MASK_PMU_APB_DDR_UMCTL_APB_SOFT_RST                                                           0x800
#define MASK_PMU_APB_DDR_PUBL_SOFT_RST                                                                0x400
#define MASK_PMU_APB_DDR_PHY_SOFT_RST                                                                 0x100
#define MASK_PMU_APB_DDR_PHY_AUTO_GATE_EN                                                             0x40
#define MASK_PMU_APB_DDR_PUBL_AUTO_GATE_EN                                                            0x20
#define MASK_PMU_APB_DDR_UMCTL_AUTO_GATE_EN                                                           0x10
#define MASK_PMU_APB_DDR_PHY_EB                                                                       0x4
#define MASK_PMU_APB_DDR_UMCTL_EB                                                                     0x2
#define MASK_PMU_APB_DDR_PUBL_EB                                                                      0x1
#define MASK_PMU_APB_CDMA_AUTO_SLP_STATUS                                                             0xf000000
#define MASK_PMU_APB_SP_SYS_SLP_STATUS                                                                0xf00000
#define MASK_PMU_APB_CDMA_SLP_STATUS                                                                  0xf0000
#define MASK_PMU_APB_AUDCP_SLP_STATUS                                                                 0xf000
#define MASK_PMU_APB_PUBCP_SLP_STATUS                                                                 0xf00
#define MASK_PMU_APB_WTLCP_SLP_STATUS                                                                 0xf0
#define MASK_PMU_APB_AP_SLP_STATUS                                                                    0xf
#define MASK_PMU_APB_PUB_SYS_SELF_REFRESH_FLAG_BYPASS                                                 0x4
#define MASK_PMU_APB_PUB_SYS_PWR_PD_ACK_BYPASS                                                        0x2
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_LOCK_ACK_BYPASS                                               0x1
#define MASK_PMU_APB_AUDCP_PUB_SYS_DEEP_SLEEP_POLL                                                    0xff
#define MASK_PMU_APB_AON_PUB_SYS_DEEP_SLEEP_POLL                                                      0xff000000
#define MASK_PMU_APB_PUBCP_PUB_SYS_DEEP_SLEEP_POLL                                                    0xff0000
#define MASK_PMU_APB_AP_PUB_SYS_DEEP_SLEEP_POLL                                                       0xff00
#define MASK_PMU_APB_WTLCP_PUB_SYS_DEEP_SLEEP_POLL                                                    0xff
#define MASK_PMU_APB_CPPLL_CDMA2PMU_AUTO_SEL                                                          0x2000
#define MASK_PMU_APB_CPPLL_CDMA_AUTO_SEL                                                              0x1000
#define MASK_PMU_APB_CPPLL_CDMA_SEL                                                                   0x800
#define MASK_PMU_APB_CPPLL_REF_SEL                                                                    0x400
#define MASK_PMU_APB_CPPLL_FRC_OFF                                                                    0x200
#define MASK_PMU_APB_CPPLL_FRC_ON                                                                     0x100
#define MASK_PMU_APB_CPPLL_TOP_DVFS_SEL                                                               0x80
#define MASK_PMU_APB_CPPLL_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_CPPLL_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_CPPLL_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_CPPLL_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_CPPLL_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_CPPLL_AP_SEL                                                                     0x1
#define MASK_PMU_APB_CPPLL_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_CPPLL_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_CPPLL_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_CPPLL_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_DDR_CTRL_AXI_LP_EN                                                               0x80000000
#define MASK_PMU_APB_DDR_CTRL_CGM_SEL                                                                 0x40000000
#define MASK_PMU_APB_DDR_CHN9_AXI_LP_EN                                                               0x2000000
#define MASK_PMU_APB_DDR_CHN8_AXI_LP_EN                                                               0x1000000
#define MASK_PMU_APB_DDR_CHN7_AXI_LP_EN                                                               0x800000
#define MASK_PMU_APB_DDR_CHN6_AXI_LP_EN                                                               0x400000
#define MASK_PMU_APB_DDR_CHN5_AXI_LP_EN                                                               0x200000
#define MASK_PMU_APB_DDR_CHN4_AXI_LP_EN                                                               0x100000
#define MASK_PMU_APB_DDR_CHN3_AXI_LP_EN                                                               0x80000
#define MASK_PMU_APB_DDR_CHN2_AXI_LP_EN                                                               0x40000
#define MASK_PMU_APB_DDR_CHN1_AXI_LP_EN                                                               0x20000
#define MASK_PMU_APB_DDR_CHN0_AXI_LP_EN                                                               0x10000
#define MASK_PMU_APB_DDR_CHN9_CGM_SEL                                                                 0x200
#define MASK_PMU_APB_DDR_CHN8_CGM_SEL                                                                 0x100
#define MASK_PMU_APB_DDR_CHN7_CGM_SEL                                                                 0x80
#define MASK_PMU_APB_DDR_CHN6_CGM_SEL                                                                 0x40
#define MASK_PMU_APB_DDR_CHN5_CGM_SEL                                                                 0x20
#define MASK_PMU_APB_DDR_CHN4_CGM_SEL                                                                 0x10
#define MASK_PMU_APB_DDR_CHN3_CGM_SEL                                                                 0x8
#define MASK_PMU_APB_DDR_CHN2_CGM_SEL                                                                 0x4
#define MASK_PMU_APB_DDR_CHN1_CGM_SEL                                                                 0x2
#define MASK_PMU_APB_DDR_CHN0_CGM_SEL                                                                 0x1
#define MASK_PMU_APB_DDR_CHN9_AXI_STOP_SEL                                                            0x200
#define MASK_PMU_APB_DDR_CHN8_AXI_STOP_SEL                                                            0x100
#define MASK_PMU_APB_DDR_CHN7_AXI_STOP_SEL                                                            0x80
#define MASK_PMU_APB_DDR_CHN6_AXI_STOP_SEL                                                            0x40
#define MASK_PMU_APB_DDR_CHN5_AXI_STOP_SEL                                                            0x20
#define MASK_PMU_APB_DDR_CHN4_AXI_STOP_SEL                                                            0x10
#define MASK_PMU_APB_DDR_CHN3_AXI_STOP_SEL                                                            0x8
#define MASK_PMU_APB_DDR_CHN2_AXI_STOP_SEL                                                            0x4
#define MASK_PMU_APB_DDR_CHN1_AXI_STOP_SEL                                                            0x2
#define MASK_PMU_APB_DDR_CHN0_AXI_STOP_SEL                                                            0x1
#define MASK_PMU_APB_PD_GPU_RGX_DUST_STATE                                                            0xff000000
#define MASK_PMU_APB_PD_MM_TOP_STATE                                                                  0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_STATE                                                                 0xff00
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_STATE                                                            0xff
#define MASK_PMU_APB_DDR_PUB_RET_EN                                                                   0x8000000
#define MASK_PMU_APB_DDR_PHY_ISO_RST_EN                                                               0x4000000
#define MASK_PMU_APB_DDR_UMCTL_RET_EN                                                                 0x2000000
#define MASK_PMU_APB_DDR_PHY_AUTO_RET_EN                                                              0x1000000
#define MASK_PMU_APB_DDR_UMCTL_SOFT_RST                                                               0x10000
#define MASK_PMU_APB_DDR_PHY_CKE_RET_EN                                                               0x1
#define MASK_PMU_APB_AON_RC_4M_SEL                                                                    0x100
#define MASK_PMU_APB_GGE_26M_SEL                                                                      0x40
#define MASK_PMU_APB_PUB_26M_SEL                                                                      0x20
#define MASK_PMU_APB_AON_26M_SEL                                                                      0x10
#define MASK_PMU_APB_AUDCP_26M_SEL                                                                    0x8
#define MASK_PMU_APB_PUBCP_26M_SEL                                                                    0x4
#define MASK_PMU_APB_WTLCP_26M_SEL                                                                    0x2
#define MASK_PMU_APB_AP_26M_SEL                                                                       0x1
#define MASK_PMU_APB_PD_APCPU_C7_BISR_DONE                                                            0x10000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_DONE                                                        0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_DONE                                                              0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_DONE                                                            0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_DONE                                                       0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_DONE                                                      0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_DONE                                                             0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_DONE                                                           0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_DONE                                                           0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_DONE                                                       0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_DONE                                                       0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_DONE                                                         0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_DONE                                                          0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_DONE                                                     0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_DONE                                                        0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_DONE                                                        0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_DONE                                                           0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_DONE                                                              0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_DONE                                                             0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_DONE                                                              0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_DONE                                                           0x10
#define MASK_PMU_APB_PD_APCPU_C2_BISR_DONE                                                            0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_DONE                                                            0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_DONE                                                            0x1
#define MASK_PMU_APB_PD_APCPU_C7_BISR_BUSY                                                            0x10000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_BUSY                                                        0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_BUSY                                                              0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_BUSY                                                            0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_BUSY                                                       0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_BUSY                                                      0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_BUSY                                                             0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_BUSY                                                           0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_BUSY                                                           0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_BUSY                                                       0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_BUSY                                                       0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_BUSY                                                         0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_BUSY                                                          0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_BUSY                                                     0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_BUSY                                                        0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_BUSY                                                        0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_BUSY                                                           0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_BUSY                                                              0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_BUSY                                                             0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_BUSY                                                              0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_BUSY                                                           0x10
#define MASK_PMU_APB_PD_APCPU_C2_BISR_BUSY                                                            0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_BUSY                                                            0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_BUSY                                                            0x1
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_BYP                                                       0x10000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_FORCE_BYP                                                   0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_BYP                                                         0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_FORCE_BYP                                                       0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_BYP                                                  0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_BYP                                                 0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_BYP                                                        0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_BYP                                                      0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_BYP                                                      0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_BYP                                                  0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_BYP                                                  0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_BYP                                                    0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_BYP                                                     0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_BYP                                                0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_BYP                                                   0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_BYP                                                   0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_BYP                                                      0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_BYP                                                         0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_BYP                                                        0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_BYP                                                         0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_BYP                                                      0x10
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_BYP                                                       0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_BYP                                                       0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_BYP                                                       0x1
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_EN                                                        0x10000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_FORCE_EN                                                    0x800000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_EN                                                          0x400000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_FORCE_EN                                                        0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_EN                                                   0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_EN                                                  0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_EN                                                         0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_EN                                                       0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_EN                                                       0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_EN                                                   0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_EN                                                   0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_EN                                                     0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_EN                                                      0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_EN                                                 0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_EN                                                    0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_EN                                                    0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_EN                                                       0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_EN                                                          0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_EN                                                         0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_EN                                                          0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_EN                                                       0x10
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_EN                                                        0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_EN                                                        0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_EN                                                        0x1
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                                                           0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                                                           0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                                                           0xffffffff
#define MASK_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                                                           0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG0                                                                0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG1                                                                0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG2                                                                0xffffffff
#define MASK_PMU_APB_CGM_FORCE_EN_CFG3                                                                0xffffffff
#define MASK_PMU_APB_SP_SYS_SLEEP_XTL_ON                                                              0x20
#define MASK_PMU_APB_CDMA_SLEEP_XTL_ON                                                                0x10
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_XTL_ON                                                           0x8
#define MASK_PMU_APB_PUBCP_SLEEP_XTL_ON                                                               0x4
#define MASK_PMU_APB_WTLCP_SLEEP_XTL_ON                                                               0x2
#define MASK_PMU_APB_AP_SLEEP_XTL_ON                                                                  0x1
#define MASK_PMU_APB_MEM_SLP_CFG                                                                      0xffffffff
#define MASK_PMU_APB_MEM_SD_CFG                                                                       0xffffffff
#define MASK_PMU_APB_APCPU_C7_WAKEUP_EN                                                               0x80
#define MASK_PMU_APB_APCPU_C2_WAKEUP_EN                                                               0x4
#define MASK_PMU_APB_APCPU_C1_WAKEUP_EN                                                               0x2
#define MASK_PMU_APB_APCPU_C0_WAKEUP_EN                                                               0x1
#define MASK_PMU_APB_PD_APCPU_TOP_CMG_HOLD_EN                                                         0x100
#define MASK_PMU_APB_PD_APCPU_C7_CMG_HOLD_EN                                                          0x80
#define MASK_PMU_APB_PD_APCPU_C2_CMG_HOLD_EN                                                          0x4
#define MASK_PMU_APB_PD_APCPU_C1_CMG_HOLD_EN                                                          0x2
#define MASK_PMU_APB_PD_APCPU_C0_CMG_HOLD_EN                                                          0x1
#define MASK_PMU_APB_AUDCP_PWR_WAIT_CNT                                                               0xff000000
#define MASK_PMU_APB_PUBCP_PWR_WAIT_CNT                                                               0xff0000
#define MASK_PMU_APB_WTLCP_PWR_WAIT_CNT                                                               0xff00
#define MASK_PMU_APB_AP_PWR_WAIT_CNT                                                                  0xff
#define MASK_PMU_APB_CDMA_PWR_WAIT_CNT                                                                0xff0000
#define MASK_PMU_APB_SP_SYS_PWR_WAIT_CNT                                                              0xff00
#define MASK_PMU_APB_RCO_CDMA_AUTO_SEL                                                                0x1000
#define MASK_PMU_APB_RCO_CDMA_SEL                                                                     0x800
#define MASK_PMU_APB_RCO_CSYSPWRUPREQ_SEL                                                             0x400
#define MASK_PMU_APB_RCO_FRC_OFF                                                                      0x200
#define MASK_PMU_APB_RCO_FRC_ON                                                                       0x100
#define MASK_PMU_APB_RCO_TOP_DVFS_SEL                                                                 0x80
#define MASK_PMU_APB_RCO_PUB_SYS_SEL                                                                  0x40
#define MASK_PMU_APB_RCO_SP_SYS_SEL                                                                   0x20
#define MASK_PMU_APB_RCO_AUDCP_SEL                                                                    0x8
#define MASK_PMU_APB_RCO_PUBCP_SEL                                                                    0x4
#define MASK_PMU_APB_RCO_WTLCP_SEL                                                                    0x2
#define MASK_PMU_APB_RCO_AP_SEL                                                                       0x1
#define MASK_PMU_APB_RCO_WAIT_CNT                                                                     0xff
#define MASK_PMU_APB_MPLL0_CDMA2PMU_AUTO_SEL                                                          0x2000
#define MASK_PMU_APB_MPLL0_CDMA_AUTO_SEL                                                              0x1000
#define MASK_PMU_APB_MPLL0_CDMA_SEL                                                                   0x800
#define MASK_PMU_APB_MPLL0_TOP_DVFS_SEL                                                               0x400
#define MASK_PMU_APB_MPLL0_REF_SEL                                                                    0x200
#define MASK_PMU_APB_MPLL0_FRC_OFF                                                                    0x100
#define MASK_PMU_APB_MPLL0_FRC_ON                                                                     0x80
#define MASK_PMU_APB_MPLL0_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_MPLL0_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_MPLL0_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_MPLL0_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_MPLL0_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_MPLL0_AP_SEL                                                                     0x1
#define MASK_PMU_APB_MPLL1_CDMA2PMU_AUTO_SEL                                                          0x2000
#define MASK_PMU_APB_MPLL1_CDMA_AUTO_SEL                                                              0x1000
#define MASK_PMU_APB_MPLL1_CDMA_SEL                                                                   0x800
#define MASK_PMU_APB_MPLL1_TOP_DVFS_SEL                                                               0x400
#define MASK_PMU_APB_MPLL1_REF_SEL                                                                    0x200
#define MASK_PMU_APB_MPLL1_FRC_OFF                                                                    0x100
#define MASK_PMU_APB_MPLL1_FRC_ON                                                                     0x80
#define MASK_PMU_APB_MPLL1_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_MPLL1_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_MPLL1_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_MPLL1_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_MPLL1_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_MPLL1_AP_SEL                                                                     0x1
#define MASK_PMU_APB_MPLL2_CDMA2PMU_AUTO_SEL                                                          0x2000
#define MASK_PMU_APB_MPLL2_CDMA_AUTO_SEL                                                              0x1000
#define MASK_PMU_APB_MPLL2_CDMA_SEL                                                                   0x800
#define MASK_PMU_APB_MPLL2_TOP_DVFS_SEL                                                               0x400
#define MASK_PMU_APB_MPLL2_REF_SEL                                                                    0x200
#define MASK_PMU_APB_MPLL2_FRC_OFF                                                                    0x100
#define MASK_PMU_APB_MPLL2_FRC_ON                                                                     0x80
#define MASK_PMU_APB_MPLL2_SP_SYS_SEL                                                                 0x20
#define MASK_PMU_APB_MPLL2_PUB_SYS_SEL                                                                0x10
#define MASK_PMU_APB_MPLL2_AUDCP_SYS_SEL                                                              0x8
#define MASK_PMU_APB_MPLL2_PUBCP_SEL                                                                  0x4
#define MASK_PMU_APB_MPLL2_WTLCP_SEL                                                                  0x2
#define MASK_PMU_APB_MPLL2_AP_SEL                                                                     0x1
#define MASK_PMU_APB_MEM_AUTO_SLP_EN                                                                  0xffffffff
#define MASK_PMU_APB_MEM_AUTO_SD_EN                                                                   0xffffffff
#define MASK_PMU_APB_PD_APCPU_C7_WAKEUP_LOCK_EN                                                       0x80000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_WAKEUP_LOCK_EN                                                   0x4000000
#define MASK_PMU_APB_PUBCP_SYS_WAKEUP_LOCK_EN                                                         0x1000000
#define MASK_PMU_APB_WTLCP_SYS_WAKEUP_LOCK_EN                                                         0x800000
#define MASK_PMU_APB_AP_SYS_WAKEUP_LOCK_EN                                                            0x400000
#define MASK_PMU_APB_PD_PUB_SYS_WAKEUP_LOCK_EN                                                        0x200000
#define MASK_PMU_APB_PD_AP_VSP_WAKEUP_LOCK_EN                                                         0x100000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_WAKEUP_LOCK_EN                                                  0x80000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_WAKEUP_LOCK_EN                                                 0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_WAKEUP_LOCK_EN                                                      0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_WAKEUP_LOCK_EN                                                      0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_WAKEUP_LOCK_EN                                                  0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_WAKEUP_LOCK_EN                                                  0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_WAKEUP_LOCK_EN                                                    0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_WAKEUP_LOCK_EN                                                     0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_WAKEUP_LOCK_EN                                                0x800
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_WAKEUP_LOCK_EN                                                   0x400
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_WAKEUP_LOCK_EN                                                   0x200
#define MASK_PMU_APB_PD_AUDCP_SYS_WAKEUP_LOCK_EN                                                      0x100
#define MASK_PMU_APB_PD_MM_TOP_WAKEUP_LOCK_EN                                                         0x80
#define MASK_PMU_APB_PD_GPU_TOP_WAKEUP_LOCK_EN                                                        0x40
#define MASK_PMU_APB_PD_AP_SYS_WAKEUP_LOCK_EN                                                         0x20
#define MASK_PMU_APB_PD_APCPU_TOP_WAKEUP_LOCK_EN                                                      0x10
#define MASK_PMU_APB_PD_APCPU_C2_WAKEUP_LOCK_EN                                                       0x4
#define MASK_PMU_APB_PD_APCPU_C1_WAKEUP_LOCK_EN                                                       0x2
#define MASK_PMU_APB_PD_APCPU_C0_WAKEUP_LOCK_EN                                                       0x1
#define MASK_PMU_APB_AUDCP_SYS_CORE_INT_DISABLE                                                       0x1
#define MASK_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE                                                     0x1
#define MASK_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE                                                      0x1
#define MASK_PMU_APB_PUBCP_CORE_INT_DISABLE                                                           0x1
#define MASK_PMU_APB_APCPU_C0_CORE_INT_DISABLE                                                        0x1
#define MASK_PMU_APB_APCPU_C1_CORE_INT_DISABLE                                                        0x1
#define MASK_PMU_APB_APCPU_C2_CORE_INT_DISABLE                                                        0x1
#define MASK_PMU_APB_APCPU_C7_CORE_INT_DISABLE                                                        0x1
#define MASK_PMU_APB_APCPU_C7_DSLP_ENA                                                                0x1
#define MASK_PMU_APB_CDMA_DSLP_ENA                                                                    0x1
#define MASK_PMU_APB_WTLCP_TGDSP_DSLP_ENA                                                             0x1
#define MASK_PMU_APB_WTLCP_LDSP_DSLP_ENA                                                              0x1
#define MASK_PMU_APB_AP_DSLP_ENA                                                                      0x1
#define MASK_PMU_APB_PUBCP_DSLP_ENA                                                                   0x1
#define MASK_PMU_APB_WTLCP_DSLP_ENA                                                                   0x1
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA                                                               0x1
#define MASK_PMU_APB_SP_SYS_DSLP_ENA                                                                  0x1
#define MASK_PMU_APB_AUDCP_SYS_PUB_DSLP_ENA                                                           0x1
#define MASK_PMU_APB_AUDCP_PUB_DSLP_WAKEUP_EN                                                         0x1
#define MASK_PMU_APB_AUDCP_LSLP_WAKEUP_EN                                                             0x8
#define MASK_PMU_APB_WTLCP_LSLP_WAKEUP_EN                                                             0x4
#define MASK_PMU_APB_PUBCP_LSLP_WAKEUP_EN                                                             0x2
#define MASK_PMU_APB_AP_LSLP_WAKEUP_EN                                                                0x1
#define MASK_PMU_APB_AON_SMART_LSLP_ENA                                                               0x100000
#define MASK_PMU_APB_AUDCP_SMART_LSLP_ENA                                                             0x80000
#define MASK_PMU_APB_WTLCP_SMART_LSLP_ENA                                                             0x40000
#define MASK_PMU_APB_PUBCP_SMART_LSLP_ENA                                                             0x20000
#define MASK_PMU_APB_AP_SMART_LSLP_ENA                                                                0x10000
#define MASK_PMU_APB_PUB_SYS_SMART_LSLP_ENA                                                           0x400
#define MASK_PMU_APB_MM_LSLP_ENA                                                                      0x200
#define MASK_PMU_APB_GPU_LSLP_ENA                                                                     0x100
#define MASK_PMU_APB_AUDCP_SYS_LSLP_ENA                                                               0x10
#define MASK_PMU_APB_AON_DMA_LSLP_ENA                                                                 0x8
#define MASK_PMU_APB_WTLCP_LSLP_ENA                                                                   0x4
#define MASK_PMU_APB_PUBCP_LSLP_ENA                                                                   0x2
#define MASK_PMU_APB_AP_LSLP_ENA                                                                      0x1
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP                                                              0x20
#define MASK_PMU_APB_AP_LIGHT_SLEEP                                                                   0x10
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP                                                                0x8
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP                                                                0x4
#define MASK_PMU_APB_AUDCP_LIGHT_SLEEP                                                                0x2
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP                                                              0x1
#define MASK_PMU_APB_PUB_DOZE_EN                                                                      0x20
#define MASK_PMU_APB_AUDCP_DOZE_ENA                                                                   0x10
#define MASK_PMU_APB_PUBCP_DOZE_ENA                                                                   0x8
#define MASK_PMU_APB_WTLCP_DOZE_ENA                                                                   0x4
#define MASK_PMU_APB_AP_DOZE_ENA                                                                      0x2
#define MASK_PMU_APB_DOZE_EN                                                                          0x1
#define MASK_PMU_APB_AUDCP_DOZE_SLEEP_ORG                                                             0x80
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_ORG                                                             0x40
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_ORG                                                             0x20
#define MASK_PMU_APB_AP_DOZE_SLEEP_ORG                                                                0x10
#define MASK_PMU_APB_AUDCP_DOZE_SLEEP                                                                 0x8
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP                                                                 0x4
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP                                                                 0x2
#define MASK_PMU_APB_AP_DOZE_SLEEP                                                                    0x1
#define MASK_PMU_APB_AUDCP_FORCE_DOZE_SLEEP                                                           0x8
#define MASK_PMU_APB_PUBCP_FORCE_DOZE_SLEEP                                                           0x4
#define MASK_PMU_APB_WTLCP_FORCE_DOZE_SLEEP                                                           0x2
#define MASK_PMU_APB_AP_FORCE_DOZE_SLEEP                                                              0x1
#define MASK_PMU_APB_AUDCP_SYS_DSLP_ENA                                                               0x1
#define MASK_PMU_APB_AUDCP_AUDDSP_DSLP_ENA                                                            0x1
#define MASK_PMU_APB_PUB_ACC_RDY                                                                      0x1
#define MASK_PMU_APB_PUB_CLK_RDY                                                                      0x1
#define MASK_PMU_APB_EIC_LIGHT_SLEEP_SEL                                                              0x2
#define MASK_PMU_APB_EIC_DEEP_SLEEP_SEL                                                               0x1
#define MASK_PMU_APB_AXI_LP_CTRL_DISABLE                                                              0x1
#define MASK_PMU_APB_PMU_DEBUG                                                                        0xffffffff
#define MASK_PMU_APB_AUDCP_SYS_DOZE_SLEEP_CNT_CLR                                                     0x800000
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_CNT_CLR                                                         0x400000
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_CNT_CLR                                                         0x200000
#define MASK_PMU_APB_AP_DOZE_SLEEP_CNT_CLR                                                            0x100000
#define MASK_PMU_APB_APCPU_TOP_SYS_SLEEP_CNT_CLR                                                      0x20000
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT_CLR                                                          0x10000
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT_CLR                                                          0x8000
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT_CLR                                                             0x4000
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_CNT_CLR                                                          0x2000
#define MASK_PMU_APB_AON_SYS_LIGHT_SLEEP_CNT_CLR                                                      0x1000
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT_CLR                                                        0x800
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT_CLR                                                        0x400
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT_CLR                                                           0x200
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT_CLR                                                      0x100
#define MASK_PMU_APB_AUDCP_SYS_LIGHT_SLEEP_CNT_CLR                                                    0x80
#define MASK_PMU_APB_CDMA_DEEP_SLEEP_CNT_CLR                                                          0x40
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT_CLR                                                        0x20
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT_CLR                                                         0x10
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT_CLR                                                         0x8
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT_CLR                                                            0x4
#define MASK_PMU_APB_PUB_DEEP_SLEEP_CNT_CLR                                                           0x2
#define MASK_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT_CLR                                                     0x1
#define MASK_PMU_APB_LVDSRFPLL_REF_SEL                                                                0x300
#define MASK_PMU_APB_EXT_XTL3_COMB_EN                                                                 0x8
#define MASK_PMU_APB_EXT_XTL2_COMB_EN                                                                 0x4
#define MASK_PMU_APB_EXT_XTL1_COMB_EN                                                                 0x2
#define MASK_PMU_APB_EXT_XTL0_COMB_EN                                                                 0x1
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_AUTO_DEEP_SLEEP_MASK                                     0x4000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_CDMA_DEEP_SLEEP_MASK                                          0x2000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_POL_SEL                                                       0x1000
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK                                      0x800
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PLL_PD_MASK                                                   0x400
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_EXT_XTL_PD_MASK                                               0x200
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_SP_SYS_DEEP_SLEEP_MASK                                        0x100
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AP_DEEP_SLEEP_MASK                                            0x80
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK                                       0x20
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_APCPU_C7_PD_MASK                                              0x10
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_APCPU_TOP_PD_MASK                                             0x8
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_WTLCP_DEEP_SLEEP_MASK                                         0x4
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_PUBCP_DEEP_SLEEP_MASK                                         0x2
#define MASK_PMU_APB_PAD_OUT_CHIP_SLEEP_AUDCP_DEEP_SLEEP_MASK                                         0x1
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_AUTO_DEEP_SLEEP_MASK                                        0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_CDMA_DEEP_SLEEP_MASK                                             0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_POL_SEL                                                          0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_TOP_DVFS_DEEP_SLEEP_MASK                                         0x800
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PLL_PD_MASK                                                      0x400
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_EXT_XTL_PD_MASK                                                  0x200
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_SP_SYS_DEEP_SLEEP_MASK                                           0x100
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AP_DEEP_SLEEP_MASK                                               0x80
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUB_SYS_DEEP_SLEEP_MASK                                          0x20
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_APCPU_C7_PD_MASK                                                 0x10
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_APCPU_TOP_PD_MASK                                                0x8
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_WTLCP_DEEP_SLEEP_MASK                                            0x4
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_PUBCP_DEEP_SLEEP_MASK                                            0x2
#define MASK_PMU_APB_PAD_OUT_XTL_EN0_AUDCP_DEEP_SLEEP_MASK                                            0x1
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_AUTO_DEEP_SLEEP_MASK                                        0x4000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_CDMA_DEEP_SLEEP_MASK                                             0x2000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_POL_SEL                                                          0x1000
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_TOP_DVFS_DEEP_SLEEP_MASK                                         0x800
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PLL_PD_MASK                                                      0x400
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_EXT_XTL_PD_MASK                                                  0x200
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_SP_SYS_DEEP_SLEEP_MASK                                           0x100
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AP_DEEP_SLEEP_MASK                                               0x80
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUB_SYS_DEEP_SLEEP_MASK                                          0x20
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_APCPU_C7_PD_MASK                                                 0x10
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_APCPU_TOP_PD_MASK                                                0x8
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_WTLCP_DEEP_SLEEP_MASK                                            0x4
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_PUBCP_DEEP_SLEEP_MASK                                            0x2
#define MASK_PMU_APB_PAD_OUT_XTL_EN1_AUDCP_DEEP_SLEEP_MASK                                            0x1
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CDMA_AUTO_DEEP_SLEEP_MASK                                   0x8000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_CDMA_DEEP_SLEEP_MASK                                        0x4000
#define MASK_PMU_APB_DCDC_ARM0_PD_EN                                                                  0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_POL_SEL                                                     0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_TOP_DVFS_DEEP_SLEEP_MASK                                    0x800
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PLL_PD_MASK                                                 0x400
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_EXT_XTL_PD_MASK                                             0x200
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_SP_SYS_DEEP_SLEEP_MASK                                      0x100
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AP_DEEP_SLEEP_MASK                                          0x80
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUB_SYS_DEEP_SLEEP_MASK                                     0x20
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_APCPU_C7_PD_MASK                                            0x10
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_APCPU_TOP_PD_MASK                                           0x8
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_WTLCP_DEEP_SLEEP_MASK                                       0x4
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_PUBCP_DEEP_SLEEP_MASK                                       0x2
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM0_EN_AUDCP_DEEP_SLEEP_MASK                                       0x1
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CDMA_AUTO_DEEP_SLEEP_MASK                                   0x4000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_CDMA_DEEP_SLEEP_MASK                                        0x2000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_POL_SEL                                                     0x1000
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_TOP_DVFS_DEEP_SLEEP_MASK                                    0x800
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PLL_PD_MASK                                                 0x400
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_EXT_XTL_PD_MASK                                             0x200
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_SP_SYS_DEEP_SLEEP_MASK                                      0x100
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AP_DEEP_SLEEP_MASK                                          0x80
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUB_SYS_DEEP_SLEEP_MASK                                     0x20
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_APCPU_C7_PD_MASK                                            0x10
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_APCPU_TOP_PD_MASK                                           0x8
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_WTLCP_DEEP_SLEEP_MASK                                       0x4
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_PUBCP_DEEP_SLEEP_MASK                                       0x2
#define MASK_PMU_APB_PAD_OUT_DCDC_ARM1_EN_AUDCP_DEEP_SLEEP_MASK                                       0x1
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_CDMA_AUTO_DEEP_SLEEP_MASK                                     0x4000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_CDMA_DEEP_SLEEP_MASK                                          0x2000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_POL_SEL                                                       0x1000
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_TOP_DVFS_DEEP_SLEEP_MASK                                      0x800
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PLL_PD_MASK                                                   0x400
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_EXT_XTL_PD_MASK                                               0x200
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_SP_SYS_DEEP_SLEEP_MASK                                        0x100
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AP_DEEP_SLEEP_MASK                                            0x80
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUB_SYS_DEEP_SLEEP_MASK                                       0x20
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_APCPU_C7_PD_MASK                                              0x10
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_APCPU_TOP_PD_MASK                                             0x8
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_WTLCP_DEEP_SLEEP_MASK                                         0x4
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_PUBCP_DEEP_SLEEP_MASK                                         0x2
#define MASK_PMU_APB_DCXO_LC_DEEP_SLEEP_AUDCP_DEEP_SLEEP_MASK                                         0x1
#define MASK_PMU_APB_PD_APCPU_C7_BISR_FORCE_SEL                                                       0x20000000
#define MASK_PMU_APB_PD_CDMA_SYS_BISR_FORCE_SEL                                                       0x2000000
#define MASK_PMU_APB_PD_GPU_RGX_DUST_BISR_FORCE_SEL                                                   0x1000000
#define MASK_PMU_APB_PD_AP_VSP_BISR_FORCE_SEL                                                         0x800000
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_BISR_FORCE_SEL                                                   0x400000
#define MASK_PMU_APB_PD_AUDCP_SYS_BISR_FORCE_SEL                                                      0x200000
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_BISR_FORCE_SEL                                                  0x100000
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_BISR_FORCE_SEL                                                 0x80000
#define MASK_PMU_APB_PD_AON_MEM_BISR_FORCE_SEL                                                        0x40000
#define MASK_PMU_APB_PD_PUBCP_SYS_BISR_FORCE_SEL                                                      0x20000
#define MASK_PMU_APB_PD_WTLCP_SYS_BISR_FORCE_SEL                                                      0x10000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_BISR_FORCE_SEL                                                  0x8000
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_BISR_FORCE_SEL                                                  0x4000
#define MASK_PMU_APB_PD_WTLCP_TGDSP_BISR_FORCE_SEL                                                    0x2000
#define MASK_PMU_APB_PD_WTLCP_LDSP_BISR_FORCE_SEL                                                     0x1000
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_BISR_FORCE_SEL                                                0x400
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_BISR_FORCE_SEL                                                   0x200
#define MASK_PMU_APB_PD_WTLCP_TD_BISR_FORCE_SEL                                                       0x100
#define MASK_PMU_APB_PD_MM_TOP_BISR_FORCE_SEL                                                         0x80
#define MASK_PMU_APB_PD_GPU_TOP_BISR_FORCE_SEL                                                        0x40
#define MASK_PMU_APB_PD_AP_SYS_BISR_FORCE_SEL                                                         0x20
#define MASK_PMU_APB_PD_APCPU_TOP_BISR_FORCE_SEL                                                      0x10
#define MASK_PMU_APB_PD_APCPU_C2_BISR_FORCE_SEL                                                       0x4
#define MASK_PMU_APB_PD_APCPU_C1_BISR_FORCE_SEL                                                       0x2
#define MASK_PMU_APB_PD_APCPU_C0_BISR_FORCE_SEL                                                       0x1
#define MASK_PMU_APB_SP_SYS_MEM_ALL_SEL                                                               0x2
#define MASK_PMU_APB_AON_MEM_SP_SYS_SEL                                                               0x1
#define MASK_PMU_APB_INT_REQ_PWR_DOWN_CLR                                                             0x3ff0000
#define MASK_PMU_APB_INT_REQ_PWR_UP_CLR                                                               0x3ff
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_WAIT_CNT                                                      0xffff0000
#define MASK_PMU_APB_PUB_SYS_SLEEP_WAIT_CNT                                                           0xffff
#define MASK_PMU_APB_PWR_ST_CLK_DIV_CFG                                                               0xffff0000
#define MASK_PMU_APB_SLP_CTRL_CLK_DIV_CFG                                                             0xffff
#define MASK_PMU_APB_CGM_PMU_SEL_REG                                                                  0x3
#define MASK_PMU_APB_RAM_PWR_DLY                                                                      0xff000000
#define MASK_PMU_APB_ISO_OFF_DLY                                                                      0xff0000
#define MASK_PMU_APB_CGM_ON_DLY                                                                       0xff00
#define MASK_PMU_APB_RST_ASSERT_DLY                                                                   0xff
#define MASK_PMU_APB_APCPU_C0_DSLP_ENA                                                                0x1
#define MASK_PMU_APB_APCPU_C1_DSLP_ENA                                                                0x1
#define MASK_PMU_APB_APCPU_C2_DSLP_ENA                                                                0x1
#define MASK_PMU_APB_APCPU_C7_GIC_RST_EN                                                              0x100
#define MASK_PMU_APB_APCPU_C2_GIC_RST_EN                                                              0x8
#define MASK_PMU_APB_APCPU_C1_GIC_RST_EN                                                              0x4
#define MASK_PMU_APB_APCPU_C0_GIC_RST_EN                                                              0x2
#define MASK_PMU_APB_APCPU_TOP_GIC_RST_EN                                                             0x1
#define MASK_PMU_APB_CSI_2P2LANE_PD_REG                                                               0x1000
#define MASK_PMU_APB_PHY_PWR_DLY                                                                      0xff0
#define MASK_PMU_APB_DSI_PD_REG                                                                       0x8
#define MASK_PMU_APB_USB2PHY_PD_REG                                                                   0x4
#define MASK_PMU_APB_CSI_4LANE_PD_REG                                                                 0x2
#define MASK_PMU_APB_CSI_2LANE_PD_REG                                                                 0x1
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_SEL                                                           0x1
#define MASK_PMU_APB_PD_APCPU_C7_WFI_SHUTDOWN_EN                                                      0x20000000
#define MASK_PMU_APB_PD_APCPU_C7_DBG_SHUTDOWN_EN                                                      0x10000000
#define MASK_PMU_APB_PD_APCPU_C7_PD_SEL                                                               0x8000000
#define MASK_PMU_APB_PD_APCPU_C7_FORCE_SHUTDOWN                                                       0x2000000
#define MASK_PMU_APB_PD_APCPU_C7_AUTO_SHUTDOWN_EN                                                     0x1000000
#define MASK_PMU_APB_PD_APCPU_C7_PWR_ON_DLY                                                           0xff0000
#define MASK_PMU_APB_PD_APCPU_C7_PWR_ON_SEQ_DLY                                                       0xff00
#define MASK_PMU_APB_PD_APCPU_C7_ISO_ON_DLY                                                           0xff
#define MASK_PMU_APB_APCPU_C7_RAM_PWR_DLY                                                             0xff0000
#define MASK_PMU_APB_PD_APCPU_C7_DCDC_PWR_ON_DLY                                                      0xff00
#define MASK_PMU_APB_PD_APCPU_C7_DCDC_PWR_OFF_DLY                                                     0xff
#define MASK_PMU_APB_PD_APCPU_C2_STATE                                                                0xff000000
#define MASK_PMU_APB_PD_APCPU_C1_STATE                                                                0xff0000
#define MASK_PMU_APB_PD_APCPU_C0_STATE                                                                0xff00
#define MASK_PMU_APB_PD_APCPU_TOP_STATE                                                               0xff
#define MASK_PMU_APB_PD_APCPU_C7_STATE                                                                0xff
#define MASK_PMU_APB_APCPU_L2RSTDISABLE                                                               0x1
#define MASK_PMU_APB_APCPU_VINITHI_C0                                                                 0x1
#define MASK_PMU_APB_APCPU_VINITHI_C1                                                                 0x1
#define MASK_PMU_APB_APCPU_VINITHI_C2                                                                 0x1
#define MASK_PMU_APB_APCPU_CORE_DSLP_ENA_SOFT_RST_MASK                                                0x1e
#define MASK_PMU_APB_APCPU_TOP_DSLP_ENA_SOFT_RST_MASK                                                 0x1
#define MASK_PMU_APB_APCPU_VINITHI_C7                                                                 0x1
#define MASK_PMU_APB_GICDISABLE                                                                       0x1
#define MASK_PMU_APB_FW_WAKEUP_DDR_EN                                                                 0x1
#define MASK_PMU_APB_APCPU_TOP_RAM_PWR_DLY                                                            0xff
#define MASK_PMU_APB_APCPU_CORINTH_RAM_PWR_DLY                                                        0xff000000
#define MASK_PMU_APB_APCPU_CORE_RAM_PWR_DLY                                                           0xff0000
#define MASK_PMU_APB_APCPU_CORE_INITIAL_DLY                                                           0xff00
#define MASK_PMU_APB_APCPU_CORINTH_INITIAL_DLY                                                        0xff
#define MASK_PMU_APB_APCPU_CORE0_SIMD_RET_MODE                                                        0x7
#define MASK_PMU_APB_APCPU_CORE1_SIMD_RET_MODE                                                        0x7
#define MASK_PMU_APB_APCPU_CORE2_SIMD_RET_MODE                                                        0x7
#define MASK_PMU_APB_APCPU_TOP_FORCE_DEEP_STOP                                                        0x10
#define MASK_PMU_APB_APCPU_CORE_FORCE_STOP                                                            0xf
#define MASK_PMU_APB_APCPU_CORE2_LOW_POWER_STATE                                                      0xff0000
#define MASK_PMU_APB_APCPU_CORE1_LOW_POWER_STATE                                                      0xff00
#define MASK_PMU_APB_APCPU_CORE0_LOW_POWER_STATE                                                      0xff
#define MASK_PMU_APB_APCPU_CORINTH_LOW_POWER_STATE                                                    0xff00
#define MASK_PMU_APB_APCPU_CORE7_LOW_POWER_STATE                                                      0xff
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_DLY                                                          0xff000000
#define MASK_PMU_APB_PD_GPU_TOP_RST_DEASSERT_DLY                                                      0xff0000
#define MASK_PMU_APB_PD_GPU_TOP_RST_ASSERT_DLY                                                        0xff00
#define MASK_PMU_APB_PD_GPU_TOP_ISO_OFF_DLY                                                           0xff
#define MASK_PMU_APB_MPLL_WAIT_CLK_DIV_CFG                                                            0xffff
#define MASK_PMU_APB_MPLL0_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_MPLL0_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_MPLL0_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_MPLL0_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_MPLL1_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_MPLL1_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_MPLL1_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_MPLL1_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_MPLL2_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_MPLL2_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_MPLL2_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_MPLL2_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_DPLL0_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_DPLL0_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_DPLL0_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_DPLL0_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_DPLL1_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_DPLL1_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_DPLL1_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_DPLL1_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_TWPLL_RST_CTRL_BYPASS                                                            0x1000000
#define MASK_PMU_APB_TWPLL_DELAY_PWR_ON                                                               0xff0000
#define MASK_PMU_APB_TWPLL_DELAY_EN_OFF                                                               0xff00
#define MASK_PMU_APB_TWPLL_DELAY_RST_ASSERT                                                           0xff
#define MASK_PMU_APB_LTEPLL_RST_CTRL_BYPASS                                                           0x1000000
#define MASK_PMU_APB_LTEPLL_DELAY_PWR_ON                                                              0xff0000
#define MASK_PMU_APB_LTEPLL_DELAY_EN_OFF                                                              0xff00
#define MASK_PMU_APB_LTEPLL_DELAY_RST_ASSERT                                                          0xff
#define MASK_PMU_APB_GPLL_RST_CTRL_BYPASS                                                             0x1000000
#define MASK_PMU_APB_GPLL_DELAY_PWR_ON                                                                0xff0000
#define MASK_PMU_APB_GPLL_DELAY_EN_OFF                                                                0xff00
#define MASK_PMU_APB_GPLL_DELAY_RST_ASSERT                                                            0xff
#define MASK_PMU_APB_RPLL_RST_CTRL_BYPASS                                                             0x1000000
#define MASK_PMU_APB_RPLL_DELAY_PWR_ON                                                                0xff0000
#define MASK_PMU_APB_RPLL_DELAY_EN_OFF                                                                0xff00
#define MASK_PMU_APB_RPLL_DELAY_RST_ASSERT                                                            0xff
#define MASK_PMU_APB_ISPPLL_RST_CTRL_BYPASS                                                           0x1000000
#define MASK_PMU_APB_ISPPLL_DELAY_PWR_ON                                                              0xff0000
#define MASK_PMU_APB_ISPPLL_DELAY_EN_OFF                                                              0xff00
#define MASK_PMU_APB_ISPPLL_DELAY_RST_ASSERT                                                          0xff
#define MASK_PMU_APB_ST_RPLL_STATE                                                                    0x38000000
#define MASK_PMU_APB_ST_GPLL_STATE                                                                    0x7000000
#define MASK_PMU_APB_ST_LTEPLL_STATE                                                                  0xe00000
#define MASK_PMU_APB_ST_TWPLL_STATE                                                                   0x1c0000
#define MASK_PMU_APB_ST_DPLL1_STATE                                                                   0x38000
#define MASK_PMU_APB_ST_DPLL0_STATE                                                                   0x7000
#define MASK_PMU_APB_ST_MPLL2_STATE                                                                   0x1c0
#define MASK_PMU_APB_ST_MPLL1_STATE                                                                   0x38
#define MASK_PMU_APB_ST_MPLL0_STATE                                                                   0x7
#define MASK_PMU_APB_ST_ISPPLL_STATE                                                                  0x7
#define MASK_PMU_APB_APCPU_TOP_RAM_SHUTDOWN_EN                                                        0x4
#define MASK_PMU_APB_WTLCP_TGDSP_TCM_RAM_SHUTDOWN_EN                                                  0x2
#define MASK_PMU_APB_WTLCP_LDSP_TCM_RAM_SHUTDOWN_EN                                                   0x1
#define MASK_PMU_APB_WTLCP_HU3GE_NEST_DOMAIN_EN                                                       0x1
#define MASK_PMU_APB_DBG_RECOV_WAIT_BUS_IDLE_EN                                                       0x80
#define MASK_PMU_APB_DBGRSTREQ_TRIG_DBG_RECOV_EN                                                      0x40
#define MASK_PMU_APB_APCPU_TOP_SOFT_RST_TRIG_DBG_RECOV_EN                                             0x20
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_TRIG_DBG_RECOV_EN                                         0x10
#define MASK_PMU_APB_DEBUG_RECOV_FORCE_TRIG                                                           0x4
#define MASK_PMU_APB_DEBUG_RECOV_AUTO_TRIG_EN                                                         0x2
#define MASK_PMU_APB_DBG_RECOV_RST_TYPE_SEL                                                           0x1
#define MASK_PMU_APB_APCPU_CORE_RST_DEASSERT_DLY                                                      0xff000000
#define MASK_PMU_APB_APCPU_CORE_RST_ASSERT_DLY                                                        0xff0000
#define MASK_PMU_APB_APCPU_CORINTH_RST_DEASSERT_DLY                                                   0xff00
#define MASK_PMU_APB_APCPU_CORINTH_RST_ASSERT_DLY                                                     0xff
#define MASK_PMU_APB_APCPU_CORE_CGM_OFF_DLY                                                           0xff00
#define MASK_PMU_APB_APCPU_CORE_CGM_ON_DLY                                                            0xff
#define MASK_PMU_APB_APCPU_CLUSTER_INITIAL_STATE                                                      0x1
#define MASK_PMU_APB_APCPU_CORE_DEBUG_RECOV_STATE_CLR                                                 0xff00
#define MASK_PMU_APB_APCPU_CORE7_WAKEUP_FROM_DEBUG_RECOV                                              0x80
#define MASK_PMU_APB_APCPU_CORE2_WAKEUP_FROM_DEBUG_RECOV                                              0x4
#define MASK_PMU_APB_APCPU_CORE1_WAKEUP_FROM_DEBUG_RECOV                                              0x2
#define MASK_PMU_APB_APCPU_CORE0_WAKEUP_FROM_DEBUG_RECOV                                              0x1
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_DSLP_EN                                                   0x100
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_DSLP_EN                                                 0x80
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_DSLP_EN                                                 0x40
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_DSLP_EN                                                 0x20
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_DSLP_EN                                                 0x10
#define MASK_PMU_APB_APCPU_CORE3_RAM_DSLP_EN                                                          0x8
#define MASK_PMU_APB_APCPU_CORE2_RAM_DSLP_EN                                                          0x4
#define MASK_PMU_APB_APCPU_CORE1_RAM_DSLP_EN                                                          0x2
#define MASK_PMU_APB_APCPU_CORE0_RAM_DSLP_EN                                                          0x1
#define MASK_PMU_APB_PD_APCPU_C7_FRC_ON_EN                                                            0x80
#define MASK_PMU_APB_PD_APCPU_C2_FRC_ON_EN                                                            0x4
#define MASK_PMU_APB_PD_APCPU_C1_FRC_ON_EN                                                            0x2
#define MASK_PMU_APB_PD_APCPU_C0_FRC_ON_EN                                                            0x1
#define MASK_PMU_APB_APCPU_CORE_SOFT_RST_BYPASS                                                       0x20
#define MASK_PMU_APB_APCPU_CLUSTER_SOFT_RST_BYPASS                                                    0x10
#define MASK_PMU_APB_APCPU_SRST_RST_BYPASS                                                            0x8
#define MASK_PMU_APB_CLUSTER_DBGRSTREQ_EN                                                             0x4
#define MASK_PMU_APB_APCPU_SOFT_RST_TYPE_SEL                                                          0x2
#define MASK_PMU_APB_DBGRSTREQ_RST_TYPE_SEL                                                           0x1
#define MASK_PMU_APB_APCPU_CORINTH_FUNC_RET_GATE_CLK_EN                                               0x1
#define MASK_PMU_APB_APCPU_CORE2_PCHANNEL_STATE                                                       0xf00
#define MASK_PMU_APB_APCPU_CORE1_PCHANNEL_STATE                                                       0xf0
#define MASK_PMU_APB_APCPU_CORE0_PCHANNEL_STATE                                                       0xf
#define MASK_PMU_APB_APCPU_CORINTH_PCHANNEL_STATE                                                     0xf00
#define MASK_PMU_APB_APCPU_CORE7_PCHANNEL_STATE                                                       0xf0
#define MASK_PMU_APB_APCPU_CORE7_SOFT_INT                                                             0x80
#define MASK_PMU_APB_APCPU_CORE2_SOFT_INT                                                             0x4
#define MASK_PMU_APB_APCPU_CORE1_SOFT_INT                                                             0x2
#define MASK_PMU_APB_APCPU_CORE0_SOFT_INT                                                             0x1
#define MASK_PMU_APB_RAM_PD_CDMA_SYS_FRC                                                              0x80000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_FRC                                                    0x40000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_FRC                                                  0x20000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_FRC                                                  0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_FRC                                                  0x8000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_FRC                                                  0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE3_FRC                                                           0x2000000
#define MASK_PMU_APB_RAM_PD_FLAG_WTLCP_TGDSP_TCM_FRC                                                  0x1000000
#define MASK_PMU_APB_RAM_PD_FLAG_WTLCP_LDSP_TCM_FRC                                                   0x800000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_FRC                                                           0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_FRC                                                           0x200000
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_FRC                                                           0x100000
#define MASK_PMU_APB_RAM_PD_PUBCP_SYS_FRC                                                             0x80000
#define MASK_PMU_APB_RAM_PD_AUDCP_SYS_FRC                                                             0x40000
#define MASK_PMU_APB_RAM_PD_AUDCP_AUDDSP_FRC                                                          0x20000
#define MASK_PMU_APB_RAM_PD_WTLCP_SYS_FRC                                                             0x10000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_DPFEC_FRC                                                       0x8000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_CE_FRC                                                          0x4000
#define MASK_PMU_APB_RAM_PD_WTLCP_LTE_PROC_FRC                                                        0x2000
#define MASK_PMU_APB_RAM_PD_WTLCP_TD_PROC_FRC                                                         0x1000
#define MASK_PMU_APB_RAM_PD_WTLCP_HU3GE_B_FRC                                                         0x800
#define MASK_PMU_APB_RAM_PD_WTLCP_HU3GE_A_FRC                                                         0x400
#define MASK_PMU_APB_RAM_PD_WTLCP_TGDSP_CACHE_FRC                                                     0x200
#define MASK_PMU_APB_RAM_PD_WTLCP_TGDSP_TCM_FRC                                                       0x100
#define MASK_PMU_APB_RAM_PD_WTLCP_LDSP_CACHE_FRC                                                      0x80
#define MASK_PMU_APB_RAM_PD_WTLCP_LDSP_TCM_FRC                                                        0x40
#define MASK_PMU_APB_RAM_PD_AP_SYS_FRC                                                                0x20
#define MASK_PMU_APB_RAM_PD_AP_VSP_FRC                                                                0x10
#define MASK_PMU_APB_RAM_PD_APCPU_TOP_FRC                                                             0x8
#define MASK_PMU_APB_RAM_PD_MM_TOP_FRC                                                                0x4
#define MASK_PMU_APB_RAM_PD_GPU_TOP_FRC                                                               0x2
#define MASK_PMU_APB_RAM_PD_GPU_RGX_DUST_FRC                                                          0x1
#define MASK_PMU_APB_RAM_RET_APCPU_TOP_FRC                                                            0x4000
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_FRC                                                   0x2000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_FRC                                                 0x1000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_FRC                                                 0x800
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_FRC                                                 0x400
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_FRC                                                 0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE3_FRC                                                          0x100
#define MASK_PMU_APB_RAM_SLP_FLAG_WTLCP_TGDSP_TCM_FRC                                                 0x40
#define MASK_PMU_APB_RAM_SLP_FLAG_WTLCP_LDSP_TCM_FRC                                                  0x20
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_FRC                                                          0x10
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_FRC                                                          0x8
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_FRC                                                          0x4
#define MASK_PMU_APB_RAM_SLP_WTLCP_TGDSP_TCM_FRC                                                      0x2
#define MASK_PMU_APB_RAM_SLP_WTLCP_LDSP_TCM_FRC                                                       0x1
#define MASK_PMU_APB_PUB_DFS_FREQ_SEL                                                                 0x7
#define MASK_PMU_APB_PACTIVE_CORE0_SW                                                                 0xf
#define MASK_PMU_APB_PACTIVE_CORE1_SW                                                                 0xf
#define MASK_PMU_APB_PACTIVE_CORE2_SW                                                                 0xf
#define MASK_PMU_APB_PACTIVE_CORE7_SW                                                                 0xf
#define MASK_PMU_APB_PACTIVE_CLUSTER_SW                                                               0x7f
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PACTIVE_EN                                                      0x100
#define MASK_PMU_APB_APCPU_CORE7_SW_PACTIVE_EN                                                        0x80
#define MASK_PMU_APB_APCPU_CORE2_SW_PACTIVE_EN                                                        0x4
#define MASK_PMU_APB_APCPU_CORE1_SW_PACTIVE_EN                                                        0x2
#define MASK_PMU_APB_APCPU_CORE0_SW_PACTIVE_EN                                                        0x1
#define MASK_PMU_APB_APCPU_CLUSTER_SW_PCHANNEL_EN                                                     0x100
#define MASK_PMU_APB_APCPU_CORE7_SW_PCHANNEL_EN                                                       0x80
#define MASK_PMU_APB_APCPU_CORE2_SW_PCHANNEL_EN                                                       0x4
#define MASK_PMU_APB_APCPU_CORE1_SW_PCHANNEL_EN                                                       0x2
#define MASK_PMU_APB_APCPU_CORE0_SW_PCHANNEL_EN                                                       0x1
#define MASK_PMU_APB_APCPU_CORE0_PACTIVE                                                              0xf000
#define MASK_PMU_APB_APCPU_CORE0_PDENY                                                                0x800
#define MASK_PMU_APB_APCPU_CORE0_PACCEPT                                                              0x400
#define MASK_PMU_APB_MODE_ST_CORE0_CGM_EN_SW                                                          0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE0_SW                                                           0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE0_SW                                                            0x80
#define MASK_PMU_APB_RST_APCPU_CORE0_WARM_SW_N                                                        0x40
#define MASK_PMU_APB_RST_APCPU_CORE0_COLD_SW_N                                                        0x20
#define MASK_PMU_APB_APCPU_CORE0_PSTATE_SW                                                            0x1e
#define MASK_PMU_APB_APCPU_CORE0_PREQ_SW                                                              0x1
#define MASK_PMU_APB_APCPU_CORE1_PACTIVE                                                              0xf000
#define MASK_PMU_APB_APCPU_CORE1_PDENY                                                                0x800
#define MASK_PMU_APB_APCPU_CORE1_PACCEPT                                                              0x400
#define MASK_PMU_APB_MODE_ST_CORE1_CGM_EN_SW                                                          0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE1_SW                                                           0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE1_SW                                                            0x80
#define MASK_PMU_APB_RST_APCPU_CORE1_WARM_SW_N                                                        0x40
#define MASK_PMU_APB_RST_APCPU_CORE1_COLD_SW_N                                                        0x20
#define MASK_PMU_APB_APCPU_CORE1_PSTATE_SW                                                            0x1e
#define MASK_PMU_APB_APCPU_CORE1_PREQ_SW                                                              0x1
#define MASK_PMU_APB_APCPU_CORE2_PACTIVE                                                              0xf000
#define MASK_PMU_APB_APCPU_CORE2_PDENY                                                                0x800
#define MASK_PMU_APB_APCPU_CORE2_PACCEPT                                                              0x400
#define MASK_PMU_APB_MODE_ST_CORE2_CGM_EN_SW                                                          0x200
#define MASK_PMU_APB_RAM_RET_APCPU_CORE2_SW                                                           0x100
#define MASK_PMU_APB_RAM_PD_APCPU_CORE2_SW                                                            0x80
#define MASK_PMU_APB_RST_APCPU_CORE2_WARM_SW_N                                                        0x40
#define MASK_PMU_APB_RST_APCPU_CORE2_COLD_SW_N                                                        0x20
#define MASK_PMU_APB_APCPU_CORE2_PSTATE_SW                                                            0x1e
#define MASK_PMU_APB_APCPU_CORE2_PREQ_SW                                                              0x1
#define MASK_PMU_APB_APCPU_CORE7_PACTIVE                                                              0x3c00
#define MASK_PMU_APB_APCPU_CORE7_PDENY                                                                0x200
#define MASK_PMU_APB_APCPU_CORE7_PACCEPT                                                              0x100
#define MASK_PMU_APB_RST_APCPU_CORE7_WARM_SW_N                                                        0x40
#define MASK_PMU_APB_RST_APCPU_CORE7_COLD_SW_N                                                        0x20
#define MASK_PMU_APB_APCPU_CORE7_PSTATE_SW                                                            0x1e
#define MASK_PMU_APB_APCPU_CORE7_PREQ_SW                                                              0x1
#define MASK_PMU_APB_RAM_RET_APCPU_SNOOP_FILTER_SW                                                    0x10000000
#define MASK_PMU_APB_RAM_PD_APCPU_SNOOP_FILTER_SW                                                     0x8000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P3_SW                                                  0x4000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P3_SW                                                   0x2000000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P2_SW                                                  0x1000000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P2_SW                                                   0x800000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P1_SW                                                  0x400000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P1_SW                                                   0x200000
#define MASK_PMU_APB_RAM_RET_APCPU_L3CACHE_TAG_P0_SW                                                  0x100000
#define MASK_PMU_APB_RAM_PD_APCPU_L3CACHE_TAG_P0_SW                                                   0x80000
#define MASK_PMU_APB_APCPU_CLUSTER_PACTIVE                                                            0x7f000
#define MASK_PMU_APB_APCPU_CLUSTER_PDENY                                                              0x800
#define MASK_PMU_APB_APCPU_CLUSTER_PACCEPT                                                            0x400
#define MASK_PMU_APB_RST_APCPU_CLUSTER_WARM_SW_N                                                      0x200
#define MASK_PMU_APB_RST_APCPU_CLUSTER_COLD_SW_N                                                      0x100
#define MASK_PMU_APB_APCPU_CLUSTER_PSTATE_SW                                                          0xfe
#define MASK_PMU_APB_APCPU_CLUSTER_PREQ_SW                                                            0x1
#define MASK_PMU_APB_WTLCP_DPFEC_NEST_DOMAIN_EN                                                       0x1
#define MASK_PMU_APB_GPLL_GPIO_FORCE_GATING_DISABLE                                                   0x10
#define MASK_PMU_APB_MPLL2_GPIO_FORCE_GATING_DISABLE                                                  0x4
#define MASK_PMU_APB_MPLL1_GPIO_FORCE_GATING_DISABLE                                                  0x2
#define MASK_PMU_APB_MPLL0_GPIO_FORCE_GATING_DISABLE                                                  0x1
#define MASK_PMU_APB_CSI_2P2LANE_PWRON_REG                                                            0x10
#define MASK_PMU_APB_DSI_PWRON_REG                                                                    0x8
#define MASK_PMU_APB_USB2PHY_PWRON_REG                                                                0x4
#define MASK_PMU_APB_CSI_4LANE_PWRON_REG                                                              0x2
#define MASK_PMU_APB_CSI_2LANE_PWRON_REG                                                              0x1
#define MASK_PMU_APB_APCPU_CORE2_MODE_ST_CGM_EN_DISABLE                                               0x4
#define MASK_PMU_APB_APCPU_CORE1_MODE_ST_CGM_EN_DISABLE                                               0x2
#define MASK_PMU_APB_APCPU_CORE0_MODE_ST_CGM_EN_DISABLE                                               0x1
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TIME_THRESHOLD                                                0xfc0
#define MASK_PMU_APB_APCPU_CORE_DENY_TIME_THRESHOLD                                                   0x3f
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_EN                                                 0x100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_EN                                                   0x80
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_EN                                                   0x4
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_EN                                                   0x2
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_EN                                                   0x1
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER_CLR                                                0x100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7_CLR                                                  0x80
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2_CLR                                                  0x4
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1_CLR                                                  0x2
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0_CLR                                                  0x1
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CLUSTER                                                    0x100
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE7                                                      0x80
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE2                                                      0x4
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE1                                                      0x2
#define MASK_PMU_APB_INT_REQ_MODE_ST_APCPU_CORE0                                                      0x1
#define MASK_PMU_APB_APCPU_CORE0_DENY_TAR_STATE                                                       0x3e0
#define MASK_PMU_APB_APCPU_CORE0_DENY_PRE_STATE                                                       0x1f
#define MASK_PMU_APB_APCPU_CORE1_DENY_TAR_STATE                                                       0x3e0
#define MASK_PMU_APB_APCPU_CORE1_DENY_PRE_STATE                                                       0x1f
#define MASK_PMU_APB_APCPU_CORE2_DENY_TAR_STATE                                                       0x3e0
#define MASK_PMU_APB_APCPU_CORE2_DENY_PRE_STATE                                                       0x1f
#define MASK_PMU_APB_APCPU_CORE7_DENY_TAR_STATE                                                       0x3e0
#define MASK_PMU_APB_APCPU_CORE7_DENY_PRE_STATE                                                       0x1f
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_TAR_STATE                                                     0xfc0
#define MASK_PMU_APB_APCPU_CLUSTER_DENY_PRE_STATE                                                     0x3f
#define MASK_PMU_APB_APCPU_CSYSPWRUP_WAKEUP_EN                                                        0xf
#define MASK_PMU_APB_DCDC_CPU1_DVFS_BLOCK_SHUTDOWN_EN                                                 0x2
#define MASK_PMU_APB_DCDC_CPU0_DVFS_BLOCK_SHUTDOWN_EN                                                 0x1
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_CLR_INT_DISABLE_EN                                           0x80
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_CLR_INT_DISABLE_EN                                           0x4
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_CLR_INT_DISABLE_EN                                           0x2
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_CLR_INT_DISABLE_EN                                           0x1
#define MASK_PMU_APB_APCPU_SNOOP_FILTER_RAM_FRC_ON                                                    0x80
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P3_RAM_FRC_ON                                                  0x40
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P2_RAM_FRC_ON                                                  0x20
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P1_RAM_FRC_ON                                                  0x10
#define MASK_PMU_APB_APCPU_L3CACHE_TAG_P0_RAM_FRC_ON                                                  0x8
#define MASK_PMU_APB_APCPU_CORE2_RAM_FRC_ON                                                           0x4
#define MASK_PMU_APB_APCPU_CORE1_RAM_FRC_ON                                                           0x2
#define MASK_PMU_APB_APCPU_CORE0_RAM_FRC_ON                                                           0x1
#define MASK_PMU_APB_APCPU_CORE7_OFF_EMU_TO_OFF                                                       0x80
#define MASK_PMU_APB_APCPU_CORE2_OFF_EMU_TO_OFF                                                       0x4
#define MASK_PMU_APB_APCPU_CORE1_OFF_EMU_TO_OFF                                                       0x2
#define MASK_PMU_APB_APCPU_CORE0_OFF_EMU_TO_OFF                                                       0x1
#define MASK_PMU_APB_ALL_PLL_PD_RCO_BYP                                                               0x1
#define MASK_PMU_APB_SP_PWR_PD_AON_MEM_BYP                                                            0x2
#define MASK_PMU_APB_SP_PWR_PD_SP_MEM_BYP                                                             0x1
#define MASK_PMU_APB_LPDDR3_DPLL1_CNT_DONE_BYP                                                        0x1
#define MASK_PMU_APB_SP_SRAM_RCO_SYS_SEL                                                              0x8
#define MASK_PMU_APB_SP_SRAM_XTLBUF0_SYS_SEL                                                          0x4
#define MASK_PMU_APB_AON_SRAM_RCO_SYS_SEL                                                             0x2
#define MASK_PMU_APB_AON_SRAM_XTLBUF0_SYS_SEL                                                         0x1
#define MASK_PMU_APB_WDG_RST_TRIG_DBG_RECOV_EN                                                        0x1
#define MASK_PMU_APB_PD_CDMA_SYS_SHUTDOWN_MARK                                                        0xf
#define MASK_PMU_APB_CDMA_DEEP_SLEEP_CNT                                                              0xff
#define MASK_PMU_APB_CDMA_DEEP_STOP_BYP                                                               0x1
#define MASK_PMU_APB_CDMA_DO_WAKE_REQ                                                                 0x2
#define MASK_PMU_APB_CDMA_1X_WAKE_REQ                                                                 0x1
#define MASK_PMU_APB_PD_CDMA_PROC1_PWR_CTRL_SEL                                                       0x100
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_ISO_REG                                                         0x10
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_SHUTDOWN_D_B_REG                                                0x8
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_SHUTDOWN_M_B_REG                                                0x4
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_MEM_PD_REG                                                      0x2
#define MASK_PMU_APB_PD_CDMA_PROC1_ST_MEM_RET_REG                                                     0x1
#define MASK_PMU_APB_PD_APCPU_C0_SHUTDOWN_MARK                                                        0xf
#define MASK_PMU_APB_PD_APCPU_C1_SHUTDOWN_MARK                                                        0xf
#define MASK_PMU_APB_PD_APCPU_C2_SHUTDOWN_MARK                                                        0xf
#define MASK_PMU_APB_PD_APCPU_TOP_SHUTDOWN_MARK                                                       0xf
#define MASK_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK                                                          0xf
#define MASK_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK                                                         0xf
#define MASK_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK                                                          0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_CE_SHUTDOWN_MARK                                                    0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK                                                 0xf
#define MASK_PMU_APB_PD_AP_VSP_SHUTDOWN_MARK                                                          0xf
#define MASK_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK                                                      0xf
#define MASK_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK                                                     0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK                                                   0xf
#define MASK_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK                                                   0xf
#define MASK_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK                                                       0xf
#define MASK_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK                                                       0xf
#define MASK_PMU_APB_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK                                                  0xf
#define MASK_PMU_APB_PD_WTLCP_TD_PROC_SHUTDOWN_MARK                                                   0xf
#define MASK_PMU_APB_PD_AUDCP_SYS_SHUTDOWN_MARK                                                       0xf
#define MASK_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK                                                         0xf
#define MASK_PMU_APB_PD_AUDCP_AUDDSP_SHUTDOWN_MARK                                                    0xf
#define MASK_PMU_APB_PD_GPU_RGX_DUST_SHUTDOWN_MARK                                                    0xf
#define MASK_PMU_APB_APCPU_TOP_SYS_SLEEP_CNT                                                          0xff
#define MASK_PMU_APB_AP_SYS_SLEEP_CNT                                                                 0xff
#define MASK_PMU_APB_WTLCP_SYS_SLEEP_CNT                                                              0xff
#define MASK_PMU_APB_PUBCP_SYS_SLEEP_CNT                                                              0xff
#define MASK_PMU_APB_AUDCP_SYS_SLEEP_CNT                                                              0xff
#define MASK_PMU_APB_PUB_SYS_LIGHT_SLEEP_CNT                                                          0xff
#define MASK_PMU_APB_AP_DEEP_SLEEP_CNT                                                                0xff
#define MASK_PMU_APB_SP_SYS_DEEP_SLEEP_CNT                                                            0xff
#define MASK_PMU_APB_WTLCP_DEEP_SLEEP_CNT                                                             0xff
#define MASK_PMU_APB_PUBCP_DEEP_SLEEP_CNT                                                             0xff
#define MASK_PMU_APB_AUDCP_SYS_DEEP_SLEEP_CNT                                                         0xff
#define MASK_PMU_APB_PUB_SYS_DEEP_SLEEP_CNT                                                           0xff
#define MASK_PMU_APB_AP_LIGHT_SLEEP_CNT                                                               0xff
#define MASK_PMU_APB_WTLCP_LIGHT_SLEEP_CNT                                                            0xff
#define MASK_PMU_APB_PUBCP_LIGHT_SLEEP_CNT                                                            0xff
#define MASK_PMU_APB_AUDCP_LIGHT_SLEEP_CNT                                                            0xff
#define MASK_PMU_APB_AON_LIGHT_SLEEP_CNT                                                              0xff
#define MASK_PMU_APB_AUDCP_SYS_SRST_BUSY                                                              0x40
#define MASK_PMU_APB_AP_SYS_SRST_BUSY                                                                 0x20
#define MASK_PMU_APB_APCPU_SYS_SRST_BUSY                                                              0x10
#define MASK_PMU_APB_GPU_SYS_SRST_BUSY                                                                0x8
#define MASK_PMU_APB_MM_SYS_SRST_BUSY                                                                 0x4
#define MASK_PMU_APB_WTLCP_SYS_SRST_BUSY                                                              0x2
#define MASK_PMU_APB_PUBCP_SYS_SRST_BUSY                                                              0x1
#define MASK_PMU_APB_REG_AUDCP_SRST_FRC_LP_ACK                                                        0x40
#define MASK_PMU_APB_REG_AP_SRST_FRC_LP_ACK                                                           0x20
#define MASK_PMU_APB_REG_APCPU_SRST_FRC_LP_ACK                                                        0x10
#define MASK_PMU_APB_REG_GPU_SRST_FRC_LP_ACK                                                          0x8
#define MASK_PMU_APB_REG_MM_SRST_FRC_LP_ACK                                                           0x4
#define MASK_PMU_APB_REG_WTLCP_SRST_FRC_LP_ACK                                                        0x2
#define MASK_PMU_APB_REG_PUBCP_SRST_FRC_LP_ACK                                                        0x1
#define MASK_PMU_APB_SOFT_RST_SEL                                                                     0xff
#define MASK_PMU_APB_REG_PUBCP_WTLCP_ASYNC_BRIDGE_W_FORCE_REQ                                         0x200
#define MASK_PMU_APB_REG_PUBCP_WTLCP_PWR_HS_ACK                                                       0x100
#define MASK_PMU_APB_REG_AUDCP_SYS_DDR_PWR_HS_ACK                                                     0x80
#define MASK_PMU_APB_REG_PUBCP_SYS_DDR_PWR_HS_ACK                                                     0x40
#define MASK_PMU_APB_REG_WTLCP_SYS_DDR_PWR_HS_ACK                                                     0x20
#define MASK_PMU_APB_REG_APCPU_TOP_DDR_PWR_HS_ACK                                                     0x10
#define MASK_PMU_APB_REG_AP_SYS_DDR_PWR_HS_ACK                                                        0x8
#define MASK_PMU_APB_REG_MM_SYS_DDR_PWR_HS_ACK                                                        0x4
#define MASK_PMU_APB_REG_GPU_SYS_DDR_PWR_HS_ACK                                                       0x2
#define MASK_PMU_APB_REG_AON_SYS_DDR_PWR_HS_ACK                                                       0x1
#define MASK_PMU_APB_CSI_2P2LANE_PWR_CNT_DONE                                                         0x8
#define MASK_PMU_APB_CSI_4LANE_PWR_CNT_DONE                                                           0x4
#define MASK_PMU_APB_CSI_2LANE_PWR_CNT_DONE                                                           0x2
#define MASK_PMU_APB_DSI_PWR_CNT_DONE                                                                 0x1
#define MASK_PMU_APB_PD_AP_SYS_DBG_SHUTDOWN_EN                                                        0x1
#define MASK_PMU_APB_EIC_SYS_SEL                                                                      0x3
#define MASK_PMU_APB_DDR_SLP_CTRL_STATE                                                               0xf
#define MASK_PMU_APB_PD_APCPU_C7_SHUTDOWN_MARK                                                        0xf
#define MASK_PMU_APB_APCPU_TOP_DEEP_SLEEP_CNT                                                         0xff
#define MASK_PMU_APB_APCPU_TOP_LIGHT_SLEEP_CNT                                                        0xff
#define MASK_PMU_APB_AP_DOZE_SLEEP_CNT                                                                0xff
#define MASK_PMU_APB_WTLCP_DOZE_SLEEP_CNT                                                             0xff
#define MASK_PMU_APB_PUBCP_DOZE_SLEEP_CNT                                                             0xff
#define MASK_PMU_APB_AUDCP_DOZE_SLEEP_CNT                                                             0xff
#define MASK_AON_CLK_CORE_CGM_AON_APB_CFG_CGM_AON_APB_DIV                                             0x300
#define MASK_AON_CLK_CORE_CGM_AON_APB_CFG_CGM_AON_APB_SEL                                             0x7
#define MASK_AON_CLK_CORE_CGM_ADI_CFG_CGM_ADI_SEL                                                     0x7
#define MASK_AON_CLK_CORE_CGM_AUX0_CFG_CGM_AUX0_DIV                                                   0xf00
#define MASK_AON_CLK_CORE_CGM_AUX0_CFG_CGM_AUX0_SEL                                                   0x1f
#define MASK_AON_CLK_CORE_CGM_AUX1_CFG_CGM_AUX1_DIV                                                   0xf00
#define MASK_AON_CLK_CORE_CGM_AUX1_CFG_CGM_AUX1_SEL                                                   0x1f
#define MASK_AON_CLK_CORE_CGM_AUX2_CFG_CGM_AUX2_DIV                                                   0xf00
#define MASK_AON_CLK_CORE_CGM_AUX2_CFG_CGM_AUX2_SEL                                                   0x1f
#define MASK_AON_CLK_CORE_CGM_PROBE_CFG_CGM_PROBE_DIV                                                 0xf00
#define MASK_AON_CLK_CORE_CGM_PROBE_CFG_CGM_PROBE_SEL                                                 0x1f
#define MASK_AON_CLK_CORE_CGM_PWM0_CFG_CGM_PWM0_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_PWM1_CFG_CGM_PWM1_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_PWM2_CFG_CGM_PWM2_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_PWM3_CFG_CGM_PWM3_SEL                                                   0x7
#define MASK_AON_CLK_CORE_CGM_EFUSE_CFG_CGM_EFUSE_SEL                                                 0x1
#define MASK_AON_CLK_CORE_CGM_UART0_CFG_CGM_UART0_SEL                                                 0x7
#define MASK_AON_CLK_CORE_CGM_UART1_CFG_CGM_UART1_SEL                                                 0x7
#define MASK_AON_CLK_CORE_CGM_32K_OUT_CFG_CGM_32K_OUT_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_THM0_CFG_CGM_THM0_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_THM1_CFG_CGM_THM1_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_THM2_CFG_CGM_THM2_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_THM3_CFG_CGM_THM3_SEL                                                   0x1
#define MASK_AON_CLK_CORE_CGM_CM4_I3C0_CFG_CGM_CM4_I3C0_SEL                                           0x7
#define MASK_AON_CLK_CORE_CGM_CM4_I3C1_CFG_CGM_CM4_I3C1_SEL                                           0x7
#define MASK_AON_CLK_CORE_CGM_CM4_SPI_CFG_CGM_CM4_SPI_PAD_SEL                                         0x10000
#define MASK_AON_CLK_CORE_CGM_CM4_SPI_CFG_CGM_CM4_SPI_DIV                                             0x700
#define MASK_AON_CLK_CORE_CGM_CM4_SPI_CFG_CGM_CM4_SPI_SEL                                             0x7
#define MASK_AON_CLK_CORE_CGM_AON_I2C_CFG_CGM_AON_I2C_SEL                                             0x7
#define MASK_AON_CLK_CORE_CGM_AON_IIS_CFG_CGM_AON_IIS_SEL                                             0x3
#define MASK_AON_CLK_CORE_CGM_SCC_CFG_CGM_SCC_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_APCPU_DAP_CFG_CGM_APCPU_DAP_SEL                                         0x7
#define MASK_AON_CLK_CORE_CGM_APCPU_DAP_MTCK_CFG_CGM_APCPU_DAP_MTCK_PAD_SEL                           0x10000
#define MASK_AON_CLK_CORE_CGM_APCPU_TS_CFG_CGM_APCPU_TS_SEL                                           0x3
#define MASK_AON_CLK_CORE_CGM_DEBUG_TS_CFG_CGM_DEBUG_TS_SEL                                           0x3
#define MASK_AON_CLK_CORE_CGM_DSI_TEST_S_CFG_CGM_DSI_TEST_S_PAD_SEL                                   0x10000
#define MASK_AON_CLK_CORE_CGM_RFTI_SBI_CFG_CGM_RFTI_SBI_SEL                                           0x7
#define MASK_AON_CLK_CORE_CGM_RFTI1_XO_CFG_CGM_RFTI1_XO_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_RFTI_LTH_CFG_CGM_RFTI_LTH_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_RFTI2_XO_CFG_CGM_RFTI2_XO_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_RCO100M_REF_CFG_CGM_RCO100M_REF_SEL                                     0x1
#define MASK_AON_CLK_CORE_CGM_RCO100M_FDK_CFG_CGM_RCO100M_FDK_SEL                                     0x1
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_CFG_CGM_DJTAG_TCK_PAD_SEL                                     0x10000
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_CFG_CGM_DJTAG_TCK_SEL                                         0x1
#define MASK_AON_CLK_CORE_CGM_DJTAG_TCK_HW_CFG_CGM_DJTAG_TCK_HW_PAD_SEL                               0x10000
#define MASK_AON_CLK_CORE_CGM_SP_AHB_CFG_CGM_SP_AHB_DIV                                               0x300
#define MASK_AON_CLK_CORE_CGM_SP_AHB_CFG_CGM_SP_AHB_SEL                                               0x7
#define MASK_AON_CLK_CORE_CGM_TMR_CFG_CGM_TMR_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_DET_32K_CFG_CGM_DET_32K_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_PMU_CFG_CGM_PMU_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_DEBOUNCE_CFG_CGM_DEBOUNCE_SEL                                           0x3
#define MASK_AON_CLK_CORE_CGM_APCPU_PMU_CFG_CGM_APCPU_PMU_SEL                                         0x3
#define MASK_AON_CLK_CORE_CGM_FUNC_DMA_CFG_CGM_FUNC_DMA_PAD_SEL                                       0x10000
#define MASK_AON_CLK_CORE_CGM_TOP_DVFS_CFG_CGM_TOP_DVFS_SEL                                           0x3
#define MASK_AON_CLK_CORE_CGM_OTG_UTMI_CFG_CGM_OTG_UTMI_PAD_SEL                                       0x10000
#define MASK_AON_CLK_CORE_CGM_OTG_REF_CFG_CGM_OTG_REF_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_CSSYS_CFG_CGM_CSSYS_DIV                                                 0x300
#define MASK_AON_CLK_CORE_CGM_CSSYS_CFG_CGM_CSSYS_SEL                                                 0x7
#define MASK_AON_CLK_CORE_CGM_CSSYS_PUB_CFG_CGM_CSSYS_PUB_DIV                                         0x300
#define MASK_AON_CLK_CORE_CGM_CSSYS_APB_CFG_CGM_CSSYS_APB_DIV                                         0x300
#define MASK_AON_CLK_CORE_CGM_AP_AXI_CFG_CGM_AP_AXI_SEL                                               0x3
#define MASK_AON_CLK_CORE_CGM_AP_MM_CFG_CGM_AP_MM_SEL                                                 0x3
#define MASK_AON_CLK_CORE_CGM_SDIO2_2X_CFG_CGM_SDIO2_2X_SEL                                           0x7
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG_CGM_ANALOG_IO_APB_DIV                                 0x300
#define MASK_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG_CGM_ANALOG_IO_APB_SEL                                 0x1
#define MASK_AON_CLK_CORE_CGM_DMC_REF_CFG_CGM_DMC_REF_SEL                                             0x3
#define MASK_AON_CLK_CORE_CGM_USB20_SCAN_ONLY_CFG_CGM_USB20_SCAN_ONLY_SEL                             0x1
#define MASK_AON_CLK_CORE_CGM_EMC_CFG_CGM_EMC_SEL                                                     0x3
#define MASK_AON_CLK_CORE_CGM_USB_CFG_CGM_USB_PAD_SEL                                                 0x10000
#define MASK_AON_CLK_CORE_CGM_USB_CFG_CGM_USB_DIV                                                     0x300
#define MASK_AON_CLK_CORE_CGM_USB_CFG_CGM_USB_SEL                                                     0x7
#define MASK_AON_CLK_CORE_CGM_AAPC_TEST_CFG_CGM_AAPC_TEST_DIV                                         0xf00
#define MASK_AON_CLK_CORE_CGM_AAPC_TEST_CFG_CGM_AAPC_TEST_SEL                                         0x1
#define MASK_AON_CLK_CORE_CGM_26M_PMU_CFG_CGM_26M_PMU_SEL                                             0x1
#define MASK_AON_CLK_CORE_CGM_CPHY_CFG_CFG_CGM_CPHY_CFG_SEL                                           0x1
#define MASK_AON_CLK_CORE_CGM_CSI_PHY_SCAN_ONLY_CFG_CGM_CSI_PHY_SCAN_ONLY_SEL                         0x1
#define MASK_AON_CLK_CORE_CGM_WCDMA_SLICE_SCAN_ONLY_CFG_CGM_WCDMA_SLICE_SCAN_ONLY_SEL                 0x1
#define MASK_AP_APB_CE_PUB_EB                                                                         0x80000000
#define MASK_AP_APB_CE_SEC_EB                                                                         0x40000000
#define MASK_AP_APB_EMMC_32K_EB                                                                       0x20000000
#define MASK_AP_APB_SDIO2_32K_EB                                                                      0x10000000
#define MASK_AP_APB_SDIO1_32K_EB                                                                      0x8000000
#define MASK_AP_APB_SDIO0_32K_EB                                                                      0x4000000
#define MASK_AP_APB_EMMC_EB                                                                           0x2000000
#define MASK_AP_APB_SDIO2_EB                                                                          0x1000000
#define MASK_AP_APB_SDIO1_EB                                                                          0x800000
#define MASK_AP_APB_SDIO0_EB                                                                          0x400000
#define MASK_AP_APB_SPI3_LCD_FMARK_IN_EB                                                              0x200000
#define MASK_AP_APB_SPI2_LCD_FMARK_IN_EB                                                              0x100000
#define MASK_AP_APB_SPI1_LCD_FMARK_IN_EB                                                              0x80000
#define MASK_AP_APB_SPI0_LCD_FMARK_IN_EB                                                              0x40000
#define MASK_AP_APB_SIM0_32K_EB                                                                       0x20000
#define MASK_AP_APB_UART2_EB                                                                          0x10000
#define MASK_AP_APB_UART1_EB                                                                          0x8000
#define MASK_AP_APB_UART0_EB                                                                          0x4000
#define MASK_AP_APB_I2C4_EB                                                                           0x2000
#define MASK_AP_APB_I2C3_EB                                                                           0x1000
#define MASK_AP_APB_I2C2_EB                                                                           0x800
#define MASK_AP_APB_I2C1_EB                                                                           0x400
#define MASK_AP_APB_I2C0_EB                                                                           0x200
#define MASK_AP_APB_SPI3_EB                                                                           0x100
#define MASK_AP_APB_SPI2_EB                                                                           0x80
#define MASK_AP_APB_SPI1_EB                                                                           0x40
#define MASK_AP_APB_SPI0_EB                                                                           0x20
#define MASK_AP_APB_APB_REG_EB                                                                        0x10
#define MASK_AP_APB_IIS2_EB                                                                           0x8
#define MASK_AP_APB_IIS1_EB                                                                           0x4
#define MASK_AP_APB_IIS0_EB                                                                           0x2
#define MASK_AP_APB_SIM0_EB                                                                           0x1
#define MASK_AP_APB_AP_DVFS_SOFT_RST                                                                  0x400000
#define MASK_AP_APB_CE_PUB_SOFT_RST                                                                   0x200000
#define MASK_AP_APB_CE_SEC_SOFT_RST                                                                   0x100000
#define MASK_AP_APB_EMMC_SOFT_RST                                                                     0x80000
#define MASK_AP_APB_SDIO2_SOFT_RST                                                                    0x40000
#define MASK_AP_APB_SDIO1_SOFT_RST                                                                    0x20000
#define MASK_AP_APB_SDIO0_SOFT_RST                                                                    0x10000
#define MASK_AP_APB_UART2_SOFT_RST                                                                    0x8000
#define MASK_AP_APB_UART1_SOFT_RST                                                                    0x4000
#define MASK_AP_APB_UART0_SOFT_RST                                                                    0x2000
#define MASK_AP_APB_I2C4_SOFT_RST                                                                     0x1000
#define MASK_AP_APB_I2C3_SOFT_RST                                                                     0x800
#define MASK_AP_APB_I2C2_SOFT_RST                                                                     0x400
#define MASK_AP_APB_I2C1_SOFT_RST                                                                     0x200
#define MASK_AP_APB_I2C0_SOFT_RST                                                                     0x100
#define MASK_AP_APB_SPI3_SOFT_RST                                                                     0x80
#define MASK_AP_APB_SPI2_SOFT_RST                                                                     0x40
#define MASK_AP_APB_SPI1_SOFT_RST                                                                     0x20
#define MASK_AP_APB_SPI0_SOFT_RST                                                                     0x10
#define MASK_AP_APB_IIS2_SOFT_RST                                                                     0x8
#define MASK_AP_APB_IIS1_SOFT_RST                                                                     0x4
#define MASK_AP_APB_IIS0_SOFT_RST                                                                     0x2
#define MASK_AP_APB_SIM0_SOFT_RST                                                                     0x1
#define MASK_AP_APB_I2C4_SEC_EB                                                                       0x4000
#define MASK_AP_APB_I2C3_SEC_EB                                                                       0x2000
#define MASK_AP_APB_I2C2_SEC_EB                                                                       0x1000
#define MASK_AP_APB_I2C1_SEC_EB                                                                       0x800
#define MASK_AP_APB_I2C0_SEC_EB                                                                       0x400
#define MASK_AP_APB_SPI3_SEC_EB                                                                       0x200
#define MASK_AP_APB_SPI2_SEC_EB                                                                       0x100
#define MASK_AP_APB_SPI1_SEC_EB                                                                       0x80
#define MASK_AP_APB_SPI0_SEC_EB                                                                       0x40
#define MASK_AP_APB_SPI3_FMARK_POLARITY_INV                                                           0x20
#define MASK_AP_APB_SPI2_FMARK_POLARITY_INV                                                           0x10
#define MASK_AP_APB_SPI1_FMARK_POLARITY_INV                                                           0x8
#define MASK_AP_APB_SPI0_FMARK_POLARITY_INV                                                           0x4
#define MASK_AP_APB_SIM_CLK_POLARITY                                                                  0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_LOCK_DONE                                               0x40000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_REF_SEL                                                 0x30000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_N                                                       0xffe0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_ICP                                                     0x1c
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_SDM_EN                                                  0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_DIV_S                                                   0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_NINT                                                    0x3f800000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_KINT                                                    0x7fffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_OD_TWPLL_CLKOUT_EN                                            0x80000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_DIV7_EN                                                 0x40000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_DIV5_EN                                                 0x20000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_DIV3_EN                                                 0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_DIV2_EN                                                 0x8000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_DIV1_EN                                                 0x4000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_POSTDIV                                                 0x2000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_FREQ_DOUBLE_EN                                          0x1000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_SSC_CTRL                                                0xff0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_MOD_EN                                                  0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CLKOUT_EN                                               0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_RST                                                     0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_PD                                                      0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CP_EN                                                   0x100
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_LDO_TRIM                                                0xf0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_VCO_TEST_EN                                             0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_FBDIV_EN                                                0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_CP_OFFSET                                               0x3
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_IBIAS                                                   0xc000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_LPF                                                     0x3800
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_RESERVED                                                0x7ff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_BIST_CTRL                                               0x1fe0000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_BIST_EN                                                 0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TWPLL_BIST_CNT                                                0xffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_LOCK_DONE                                                0x40000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_REF_SEL                                                  0x30000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_N                                                        0xffe0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_ICP                                                      0x1c
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_SDM_EN                                                   0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_DIV_S                                                    0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_NINT                                                     0x3f800000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_KINT                                                     0x7fffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_OD_LPLL_CLKOUT_EN                                             0x40000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_DIV5_EN                                                  0x20000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_DIV3_EN                                                  0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_DIV2_EN                                                  0x8000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_DIV1_EN                                                  0x4000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_POSTDIV                                                  0x2000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_FREQ_DOUBLE_EN                                           0x1000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_SSC_CTRL                                                 0xff0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_MOD_EN                                                   0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CLKOUT_EN                                                0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_RST                                                      0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_PD                                                       0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CP_EN                                                    0x100
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_LDO_TRIM                                                 0xf0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_VCO_TEST_EN                                              0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_FBDIV_EN                                                 0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_CP_OFFSET                                                0x3
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_IBIAS                                                    0xc000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_LPF                                                      0x3800
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_RESERVED                                                 0x7ff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_BIST_CTRL                                                0x1fe0000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_BIST_EN                                                  0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_LPLL_BIST_CNT                                                 0xffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_LOCK_DONE                                              0x20000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_REF_SEL                                                0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_N                                                      0xffe0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_ICP                                                    0x1c
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_SDM_EN                                                 0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_DIV_S                                                  0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_NINT                                                   0x3f800000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_KINT                                                   0x7fffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_OD_ISPPLL_CLKOUT_EN                                           0x20000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_DIV3_EN                                                0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_DIV2_EN                                                0x8000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_DIV1_EN                                                0x4000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_POSTDIV                                                0x2000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_FREQ_DOUBLE_EN                                         0x1000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_SSC_CTRL                                               0xff0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_MOD_EN                                                 0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CLKOUT_EN                                              0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_RST                                                    0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_PD                                                     0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CP_EN                                                  0x100
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_LDO_TRIM                                               0xf0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_VCO_TEST_EN                                            0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_FBDIV_EN                                               0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_CP_OFFSET                                              0x3
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_IBIAS                                                  0xc000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_LPF                                                    0x3800
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_RESERVED                                               0x7ff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_BIST_CTRL                                              0x1fe0000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_BIST_EN                                                0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ISPPLL_BIST_CNT                                               0xffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_LOCK_DONE                                                0x20000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_REF_SEL                                                  0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_N                                                        0xffe0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_ICP                                                      0x1c
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_SDM_EN                                                   0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_DIV_S                                                    0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_NINT                                                     0x3f800000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_KINT                                                     0x7fffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_OD_GPLL_CLKOUT_EN                                             0x4000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_POSTDIV                                                  0x2000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_FREQ_DOUBLE_EN                                           0x1000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_SSC_CTRL                                                 0xff0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_MOD_EN                                                   0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CLKOUT_EN                                                0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_RST                                                      0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_PD                                                       0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CP_EN                                                    0x100
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_LDO_TRIM                                                 0xf0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_VCO_TEST_EN                                              0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_FBDIV_EN                                                 0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_CP_OFFSET                                                0x3
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_IBIAS                                                    0xc000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_LPF                                                      0x3800
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_RESERVED                                                 0x7ff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_BIST_CTRL                                                0x1fe0000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_BIST_EN                                                  0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_GPLL_BIST_CNT                                                 0xffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_LOCK_DONE                                                0x40000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_REF_SEL                                                  0x30000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_N                                                        0xffe0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_ICP                                                      0x1c
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_SDM_EN                                                   0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_DIV_S                                                    0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_NINT                                                     0x3f800000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_KINT                                                     0x7fffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_OD_CPLL_CLKOUT_EN                                             0x20000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_DIV1_EN                                                  0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_DIV2_EN                                                  0x8000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_DIV13_EN                                                 0x4000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_POSTDIV                                                  0x2000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_FREQ_DOUBLE_EN                                           0x1000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_SSC_CTRL                                                 0xff0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_MOD_EN                                                   0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CLKOUT_EN                                                0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_RST                                                      0x2
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_PD                                                       0x1
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CP_EN                                                    0x100
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_LDO_TRIM                                                 0xf0
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_VCO_TEST_EN                                              0x8
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_FBDIV_EN                                                 0x4
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_CP_OFFSET                                                0x3
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_IBIAS                                                    0xc000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_LPF                                                      0x3800
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_RESERVED                                                 0x7ff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_BIST_CTRL                                                0x1fe0000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_BIST_EN                                                  0x10000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_CPLL_BIST_CNT                                                 0xffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TEST_CLK_EN                                                   0x40000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_TEST_CLK_DIV                                                  0x30000
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ANALOG_TESTMUX                                                0xffff
#define MASK_ANLG_PHY_GC_ANALOG_PLL_TOP_ANALOG_PLL_RESERVED                                           0x3fffffff
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_REF_SEL                                         0x1000000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV5_EN                                         0x800000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV3_EN                                         0x400000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV2_EN                                         0x200000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_DIV1_EN                                         0x100000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_RST                                             0x80000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_TWPLL_PD                                              0x40000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_REF_SEL                                          0x20000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV5_EN                                          0x10000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV3_EN                                          0x8000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV2_EN                                          0x4000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_DIV1_EN                                          0x2000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_RST                                              0x1000
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_LPLL_PD                                               0x800
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_DIV2_EN                                        0x400
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_RST                                            0x200
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_ISPPLL_PD                                             0x100
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_GPLL_CLKOUT_EN                                        0x80
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_GPLL_RST                                              0x40
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_GPLL_PD                                               0x20
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_CPLL_DIV2_EN                                          0x10
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_CPLL_DIV13_EN                                         0x8
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_CPLL_CLKOUT_EN                                        0x4
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_CPLL_RST                                              0x2
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_PLL_TOP_CPLL_PD                                               0x1
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_RSTN                                                       0x8000000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_RUN                                                        0x4000000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_PD                                                         0x2000000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_VALID                                                      0x1000000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_BG_RBIAS_MODE                                              0x800000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_TEST_SEL                                                   0x600000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_BP_MODE                                                    0x100000
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_DATA                                                       0xffc00
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_BP_DATA                                                    0x3ff
#define MASK_ANLG_PHY_GC_ANALOG_THM1_0_THM_RESERVED                                                   0xffff
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_THM1_0_THM_RSTN                                               0x8
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_THM1_0_THM_RUN                                                0x4
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_THM1_0_THM_PD                                                 0x2
#define MASK_ANLG_PHY_GC_DBG_SEL_ANALOG_THM1_0_THM_RESERVED                                           0x1
#define MASK_REG_FW1_AON_XTL0_REL_CFG_RD_SEC                                                          0x80000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT2_RD_SEC                                                         0x40000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT1_RD_SEC                                                         0x20000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT0_RD_SEC                                                         0x10000000
#define MASK_REG_FW1_AON_XTL_WAIT_CNT_RD_SEC                                                          0x8000000
#define MASK_REG_FW1_AON_AP_WAKEUP_POR_CFG_RD_SEC                                                     0x4000000
#define MASK_REG_FW1_AON_PD_PUB_SYS_CFG_RD_SEC                                                        0x2000000
#define MASK_REG_FW1_AON_PD_CDMA_SYS_CFG_RD_SEC                                                       0x1000000
#define MASK_REG_FW1_AON_PUBCP_FRC_STOP_REQ_FOR_WTL_RD_SEC                                            0x800000
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_CFG_RD_SEC                                                      0x400000
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_CFG_RD_SEC                                                   0x200000
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_CFG_RD_SEC                                                      0x100000
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_CFG_RD_SEC                                                      0x80000
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_CFG_RD_SEC                                                  0x40000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_CFG_RD_SEC                                                 0x20000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_CFG_RD_SEC                                                  0x10000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_CFG_RD_SEC                                                  0x8000
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_CFG_RD_SEC                                                    0x4000
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_CFG_RD_SEC                                                     0x2000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_CFG_RD_SEC                                                0x1000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_CFG_RD_SEC                                                   0x800
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG0_RD_SEC                                                       0x400
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG1_RD_SEC                                                  0x200
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG0_RD_SEC                                                  0x100
#define MASK_REG_FW1_AON_PD_MM_TOP_CFG_RD_SEC                                                         0x80
#define MASK_REG_FW1_AON_PD_AP_SYS_CFG_RD_SEC                                                         0x40
#define MASK_REG_FW1_AON_PD_AP_VSP_CFG_RD_SEC                                                         0x20
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG2_RD_SEC                                                     0x10
#define MASK_REG_FW1_AON_PD_APCPU_C2_CFG_RD_SEC                                                       0x8
#define MASK_REG_FW1_AON_PD_APCPU_C1_CFG_RD_SEC                                                       0x4
#define MASK_REG_FW1_AON_PD_APCPU_C0_CFG_RD_SEC                                                       0x2
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG_RD_SEC                                                      0x1
#define MASK_REG_FW1_AON_BISR_DONE_STATUS_RD_SEC                                                      0x80000000
#define MASK_REG_FW1_AON_CLK26M_SEL_CFG_RD_SEC                                                        0x40000000
#define MASK_REG_FW1_AON_DDR_PHY_RET_CFG_RD_SEC                                                       0x20000000
#define MASK_REG_FW1_AON_DDR_OP_MODE_CFG_RD_SEC                                                       0x10000000
#define MASK_REG_FW1_AON_PWR_STATUS3_DBG_RD_SEC                                                       0x8000000
#define MASK_REG_FW1_AON_DDR_CHN_SLEEP_CTRL1_RD_SEC                                                   0x4000000
#define MASK_REG_FW1_AON_DDR_CHN_SLEEP_CTRL0_RD_SEC                                                   0x2000000
#define MASK_REG_FW1_AON_CPPLL_RST_CTRL_CFG_RD_SEC                                                    0x1000000
#define MASK_REG_FW1_AON_CPPLL_REL_CFG_RD_SEC                                                         0x800000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL1_RD_SEC                                              0x400000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL0_RD_SEC                                              0x200000
#define MASK_REG_FW1_AON_PUB_SYS_SLEEP_BYPASS_CFG_RD_SEC                                              0x100000
#define MASK_REG_FW1_AON_SLEEP_STATUS_RD_SEC                                                          0x80000
#define MASK_REG_FW1_AON_DDR_SLEEP_CTRL_RD_SEC                                                        0x40000
#define MASK_REG_FW1_AON_SLEEP_CTRL_RD_SEC                                                            0x20000
#define MASK_REG_FW1_AON_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE_RD_SEC                                       0x10000
#define MASK_REG_FW1_AON_PWR_STATUS2_DBG_RD_SEC                                                       0x8000
#define MASK_REG_FW1_AON_PWR_STATUS1_DBG_RD_SEC                                                       0x4000
#define MASK_REG_FW1_AON_PWR_STATUS0_DBG_RD_SEC                                                       0x2000
#define MASK_REG_FW1_AON_PWR_STATUS4_DBG_RD_SEC                                                       0x1000
#define MASK_REG_FW1_AON_CP_SLP_STATUS_DBG0_RD_SEC                                                    0x800
#define MASK_REG_FW1_AON_CP_SOFT_RST_RD_SEC                                                           0x400
#define MASK_REG_FW1_AON_RPLL_REL_CFG_RD_SEC                                                          0x200
#define MASK_REG_FW1_AON_GPLL_REL_CFG_RD_SEC                                                          0x100
#define MASK_REG_FW1_AON_TWPLL_REL_CFG_RD_SEC                                                         0x80
#define MASK_REG_FW1_AON_LTEPLL_REL_CFG_RD_SEC                                                        0x40
#define MASK_REG_FW1_AON_DPLL1_REL_CFG_RD_SEC                                                         0x20
#define MASK_REG_FW1_AON_DPLL0_REL_CFG_RD_SEC                                                         0x10
#define MASK_REG_FW1_AON_XTLBUF1_REL_CFG_RD_SEC                                                       0x8
#define MASK_REG_FW1_AON_XTLBUF0_REL_CFG_RD_SEC                                                       0x4
#define MASK_REG_FW1_AON_ISPPLL_REL_CFG_RD_SEC                                                        0x2
#define MASK_REG_FW1_AON_XTL1_REL_CFG_RD_SEC                                                          0x1
#define MASK_REG_FW1_AON_APCPU_C1_CORE_INT_DISABLE_RD_SEC                                             0x80000000
#define MASK_REG_FW1_AON_APCPU_C0_CORE_INT_DISABLE_RD_SEC                                             0x40000000
#define MASK_REG_FW1_AON_PUBCP_CORE_INT_DISABLE_RD_SEC                                                0x20000000
#define MASK_REG_FW1_AON_WTLCP_LDSP_CORE_INT_DISABLE_RD_SEC                                           0x10000000
#define MASK_REG_FW1_AON_WTLCP_TGDSP_CORE_INT_DISABLE_RD_SEC                                          0x8000000
#define MASK_REG_FW1_AON_AUDCP_SYS_CORE_INT_DISABLE_RD_SEC                                            0x4000000
#define MASK_REG_FW1_AON_WAKEUP_LOCK_EN_RD_SEC                                                        0x2000000
#define MASK_REG_FW1_AON_MEM_AUTO_SD_CFG_RD_SEC                                                       0x1000000
#define MASK_REG_FW1_AON_MEM_AUTO_SLP_CFG_RD_SEC                                                      0x800000
#define MASK_REG_FW1_AON_MPLL2_REL_CFG_RD_SEC                                                         0x400000
#define MASK_REG_FW1_AON_MPLL1_REL_CFG_RD_SEC                                                         0x200000
#define MASK_REG_FW1_AON_MPLL0_REL_CFG_RD_SEC                                                         0x100000
#define MASK_REG_FW1_AON_RCO_CNT_WAIT_CFG_RD_SEC                                                      0x80000
#define MASK_REG_FW1_AON_RCO_REL_CFG_RD_SEC                                                           0x40000
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG1_RD_SEC                                                     0x20000
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG0_RD_SEC                                                     0x10000
#define MASK_REG_FW1_AON_SP_SYS_HOLD_CGM_EN_RD_SEC                                                    0x8000
#define MASK_REG_FW1_AON_APCPU_CORE_WAKEUP_EN_RD_SEC                                                  0x4000
#define MASK_REG_FW1_AON_MEM_SD_CFG_RD_SEC                                                            0x2000
#define MASK_REG_FW1_AON_MEM_SLP_CFG_RD_SEC                                                           0x1000
#define MASK_REG_FW1_AON_SLEEP_XTLON_CTRL_RD_SEC                                                      0x800
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG3_RD_SEC                                                     0x400
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG2_RD_SEC                                                     0x200
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG1_RD_SEC                                                     0x100
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG0_RD_SEC                                                     0x80
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG3_RD_SEC                                                0x40
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG2_RD_SEC                                                0x20
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG1_RD_SEC                                                0x10
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG0_RD_SEC                                                0x8
#define MASK_REG_FW1_AON_BISR_EN_CFG_RD_SEC                                                           0x4
#define MASK_REG_FW1_AON_BISR_BYP_CFG_RD_SEC                                                          0x2
#define MASK_REG_FW1_AON_BISR_BUSY_STATUS_RD_SEC                                                      0x1
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN1_CFG_RD_SEC                                                   0x80000000
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN0_CFG_RD_SEC                                                   0x40000000
#define MASK_REG_FW1_AON_PAD_OUT_CHIP_SLEEP_CFG_RD_SEC                                                0x20000000
#define MASK_REG_FW1_AON_EXT_XTL_EN_CTRL_RD_SEC                                                       0x10000000
#define MASK_REG_FW1_AON_LVDSRFPLL_REL_CFG_RD_SEC                                                     0x8000000
#define MASK_REG_FW1_AON_SLEEP_CNT_CLR_RD_SEC                                                         0x4000000
#define MASK_REG_FW1_AON_PMU_DEBUG_RD_SEC                                                             0x2000000
#define MASK_REG_FW1_AON_AXI_LP_CTRL_DISABLE_RD_SEC                                                   0x1000000
#define MASK_REG_FW1_AON_EIC_SEL_RD_SEC                                                               0x800000
#define MASK_REG_FW1_AON_PUB_CLK_RDY_RD_SEC                                                           0x400000
#define MASK_REG_FW1_AON_PUB_ACC_RDY_RD_SEC                                                           0x200000
#define MASK_REG_FW1_AON_AUDCP_AUDDSP_DSLP_ENA_RD_SEC                                                 0x100000
#define MASK_REG_FW1_AON_AUDCP_SYS_DSLP_ENA_RD_SEC                                                    0x80000
#define MASK_REG_FW1_AON_DOZE_FORCE_SLEEP_CTRL_RD_SEC                                                 0x40000
#define MASK_REG_FW1_AON_DOZE_SLEEP_MON_RD_SEC                                                        0x20000
#define MASK_REG_FW1_AON_DOZE_SLEEP_ENABLE_RD_SEC                                                     0x10000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_MON_RD_SEC                                                       0x8000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_ENABLE_RD_SEC                                                    0x4000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_WAKEUP_EN_RD_SEC                                                 0x2000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_WAKEUP_EN_RD_SEC                                              0x1000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_ENA_RD_SEC                                                    0x800
#define MASK_REG_FW1_AON_SP_SYS_DSLP_ENA_RD_SEC                                                       0x400
#define MASK_REG_FW1_AON_APCPU_TOP_DSLP_ENA_RD_SEC                                                    0x200
#define MASK_REG_FW1_AON_WTLCP_DSLP_ENA_RD_SEC                                                        0x100
#define MASK_REG_FW1_AON_PUBCP_DSLP_ENA_RD_SEC                                                        0x80
#define MASK_REG_FW1_AON_AP_DSLP_ENA_RD_SEC                                                           0x40
#define MASK_REG_FW1_AON_WTLCP_LDSP_DSLP_ENA_RD_SEC                                                   0x20
#define MASK_REG_FW1_AON_WTLCP_TGDSP_DSLP_ENA_RD_SEC                                                  0x10
#define MASK_REG_FW1_AON_CDMA_DSLP_ENA_RD_SEC                                                         0x8
#define MASK_REG_FW1_AON_APCPU_C7_DSLP_ENA_RD_SEC                                                     0x4
#define MASK_REG_FW1_AON_APCPU_C7_CORE_INT_DISABLE_RD_SEC                                             0x2
#define MASK_REG_FW1_AON_APCPU_C2_CORE_INT_DISABLE_RD_SEC                                             0x1
#define MASK_REG_FW1_AON_APCPU_C1_SIMD_RET_MODE_RD_SEC                                                0x80000000
#define MASK_REG_FW1_AON_APCPU_C0_SIMD_RET_MODE_RD_SEC                                                0x40000000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG_RD_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_APCPU_TOP_RMA_CTRL_RD_SEC                                                    0x10000000
#define MASK_REG_FW1_AON_FIREWALL_WAKEUP_PUB_RD_SEC                                                   0x8000000
#define MASK_REG_FW1_AON_GIC_CFG_RD_SEC                                                               0x4000000
#define MASK_REG_FW1_AON_APCPU_C7_CFG_RD_SEC                                                          0x2000000
#define MASK_REG_FW1_AON_APCPU_DSLP_ENA_SRST_MASK_CFG_RD_SEC                                          0x1000000
#define MASK_REG_FW1_AON_APCPU_C2_CFG_RD_SEC                                                          0x800000
#define MASK_REG_FW1_AON_APCPU_C1_CFG_RD_SEC                                                          0x400000
#define MASK_REG_FW1_AON_APCPU_C0_CFG_RD_SEC                                                          0x200000
#define MASK_REG_FW1_AON_APCPU_TOP_CFG_RD_SEC                                                         0x100000
#define MASK_REG_FW1_AON_APCU_PWR_STATE1_RD_SEC                                                       0x80000
#define MASK_REG_FW1_AON_APCU_PWR_STATE0_RD_SEC                                                       0x40000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG3_RD_SEC                                                     0x20000
#define MASK_REG_FW1_AON_PD_APCPU_C7_CFG_RD_SEC                                                       0x10000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_SEL_RD_SEC                                                0x8000
#define MASK_REG_FW1_AON_ANALOG_PHY_PD_CFG_RD_SEC                                                     0x4000
#define MASK_REG_FW1_AON_APCPU_GIC_RST_EN_RD_SEC                                                      0x2000
#define MASK_REG_FW1_AON_APCPU_C2_DSLP_ENA_RD_SEC                                                     0x1000
#define MASK_REG_FW1_AON_APCPU_C1_DSLP_ENA_RD_SEC                                                     0x800
#define MASK_REG_FW1_AON_APCPU_C0_DSLP_ENA_RD_SEC                                                     0x400
#define MASK_REG_FW1_AON_PWR_DGB_PARAMETER_RD_SEC                                                     0x200
#define MASK_REG_FW1_AON_CGM_PMU_SEL_RD_SEC                                                           0x100
#define MASK_REG_FW1_AON_PMU_CLK_DIV_CFG_RD_SEC                                                       0x80
#define MASK_REG_FW1_AON_DDR_SLP_WAIT_CNT_RD_SEC                                                      0x40
#define MASK_REG_FW1_AON_PWR_DOMAIN_INT_CLR_RD_SEC                                                    0x20
#define MASK_REG_FW1_AON_AON_MEM_CTRL_RD_SEC                                                          0x10
#define MASK_REG_FW1_AON_BISR_FORCE_SEL_RD_SEC                                                        0x8
#define MASK_REG_FW1_AON_DCXO_LP_DEEP_SLEEP_CFG_RD_SEC                                                0x4
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM1_EN_CFG_RD_SEC                                              0x2
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM0_EN_CFG_RD_SEC                                              0x1
#define MASK_REG_FW1_AON_APCPU_SOFT_INT_GEN_RD_SEC                                                    0x80000000
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE1_RD_SEC                                                 0x40000000
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE0_RD_SEC                                                 0x20000000
#define MASK_REG_FW1_AON_APCPU_CORINTH_SCU_CLK_GATE_CFG_RD_SEC                                        0x10000000
#define MASK_REG_FW1_AON_APCPU_SOFT_RST_TYPE_CFG_RD_SEC                                               0x8000000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_FRC_ON_CFG_RD_SEC                                              0x4000000
#define MASK_REG_FW1_AON_ANANKELITE_MEM_POWER_CFG_RD_SEC                                              0x2000000
#define MASK_REG_FW1_AON_DEBUG_STATE_MARK_RD_SEC                                                      0x1000000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG3_RD_SEC                                                    0x800000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG2_RD_SEC                                                    0x400000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG1_RD_SEC                                                    0x200000
#define MASK_REG_FW1_AON_DEBUG_RECOV_TYPE_CFG_RD_SEC                                                  0x100000
#define MASK_REG_FW1_AON_WTLCP_HU3GE_NEST_DOMAIN_CTRL_RD_SEC                                          0x80000
#define MASK_REG_FW1_AON_DUAL_RAIL_MEM_POWER_CTRL_RD_SEC                                              0x40000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE1_RD_SEC                                                   0x20000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE0_RD_SEC                                                   0x10000
#define MASK_REG_FW1_AON_ISPPLL_RST_CTRL_CFG_RD_SEC                                                   0x8000
#define MASK_REG_FW1_AON_RPLL_RST_CTRL_CFG_RD_SEC                                                     0x4000
#define MASK_REG_FW1_AON_GPLL_RST_CTRL_CFG_RD_SEC                                                     0x2000
#define MASK_REG_FW1_AON_LTEPLL_RST_CTRL_CFG_RD_SEC                                                   0x1000
#define MASK_REG_FW1_AON_TWPLL_RST_CTRL_CFG_RD_SEC                                                    0x800
#define MASK_REG_FW1_AON_DPLL1_RST_CTRL_CFG_RD_SEC                                                    0x400
#define MASK_REG_FW1_AON_DPLL0_RST_CTRL_CFG_RD_SEC                                                    0x200
#define MASK_REG_FW1_AON_MPLL2_RST_CTRL_CFG_RD_SEC                                                    0x100
#define MASK_REG_FW1_AON_MPLL1_RST_CTRL_CFG_RD_SEC                                                    0x80
#define MASK_REG_FW1_AON_MPLL0_RST_CTRL_CFG_RD_SEC                                                    0x40
#define MASK_REG_FW1_AON_MPLL_WAIT_CLK_DIV_CFG_RD_SEC                                                 0x20
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG1_RD_SEC                                                       0x10
#define MASK_REG_FW1_AON_APCU_MODE_STATE1_RD_SEC                                                      0x8
#define MASK_REG_FW1_AON_APCU_MODE_STATE0_RD_SEC                                                      0x4
#define MASK_REG_FW1_AON_APCPU_CORE_FORCE_STOP_RD_SEC                                                 0x2
#define MASK_REG_FW1_AON_APCPU_C2_SIMD_RET_MODE_RD_SEC                                                0x1
#define MASK_REG_FW1_AON_ANANKE_LITE_DUAL_RAIL_RAM_FORCE_ON_CFG_RD_SEC                                0x80000000
#define MASK_REG_FW1_AON_OFF_EMU_CLR_IN_DISABLE_CFG_RD_SEC                                            0x40000000
#define MASK_REG_FW1_AON_DVFS_BLOCK_SHUTDOWN_CFG_RD_SEC                                               0x20000000
#define MASK_REG_FW1_AON_APCPU_CSYSPWRUP_WAKEUP_EN_CFG_RD_SEC                                         0x10000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CLUSTER_INF_RD_SEC                                     0x8000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE7_INF_RD_SEC                                       0x4000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE2_INF_RD_SEC                                       0x2000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE1_INF_RD_SEC                                       0x1000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE0_INF_RD_SEC                                       0x800000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_RECORD_RD_SEC                                                0x400000
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_CLR_RD_SEC                                             0x200000
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_ENABLE_RD_SEC                                          0x100000
#define MASK_REG_FW1_AON_APCPU_DENY_TIME_THRESHOLD_CFG_RD_SEC                                         0x80000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CGM_EN_CFG_RD_SEC                                              0x40000
#define MASK_REG_FW1_AON_ANALOG_PHY_PWRON_CFG_RD_SEC                                                  0x20000
#define MASK_REG_FW1_AON_GPIO_FORCE_GATING_PLL_CFG_RD_SEC                                             0x10000
#define MASK_REG_FW1_AON_WTLCP_DPFEC_NEST_DOMAIN_CTRL_RD_SEC                                          0x8000
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE_RD_SEC                                   0x4000
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE_RD_SEC                                     0x2000
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE_RD_SEC                                     0x1000
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE_RD_SEC                                     0x800
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE_RD_SEC                                     0x400
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE_RD_SEC                              0x200
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PACTIVE_ENABLE_RD_SEC                                         0x100
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PACTIVE_RD_SEC                                              0x80
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PACTIVE_RD_SEC                                                0x40
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PACTIVE_RD_SEC                                                0x20
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PACTIVE_RD_SEC                                                0x10
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PACTIVE_RD_SEC                                                0x8
#define MASK_REG_FW1_AON_PUB_DFS_FRQ_SEL_RD_SEC                                                       0x4
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_SLP_CFG_RD_SEC                                           0x2
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_PD_CFG_RD_SEC                                            0x1
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                  0x80000000
#define MASK_REG_FW1_AON_PD_PUB_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                       0x40000000
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                     0x20000000
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS_RD_SEC                                 0x10000000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS_RD_SEC                                0x8000000
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                     0x4000000
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                     0x2000000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS_RD_SEC                                 0x1000000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS_RD_SEC                                 0x800000
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                   0x400000
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS_RD_SEC                                    0x200000
#define MASK_REG_FW1_AON_PD_AP_VSP_SHUTDOWN_MARK_STATUS_RD_SEC                                        0x100000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS_RD_SEC                               0x80000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS_RD_SEC                                  0x40000
#define MASK_REG_FW1_AON_PD_MM_TOP_SHUTDOWN_MARK_STATUS_RD_SEC                                        0x20000
#define MASK_REG_FW1_AON_PD_GPU_TOP_SHUTDOWN_MARK_STATUS_RD_SEC                                       0x10000
#define MASK_REG_FW1_AON_PD_AP_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                        0x8000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS_RD_SEC                                     0x4000
#define MASK_REG_FW1_AON_PD_APCPU_C2_SHUTDOWN_MARK_STATUS_RD_SEC                                      0x2000
#define MASK_REG_FW1_AON_PD_APCPU_C1_SHUTDOWN_MARK_STATUS_RD_SEC                                      0x1000
#define MASK_REG_FW1_AON_PD_APCPU_C0_SHUTDOWN_MARK_STATUS_RD_SEC                                      0x800
#define MASK_REG_FW1_AON_CDMA_PROC1_PWR_CFG_RD_SEC                                                    0x400
#define MASK_REG_FW1_AON_CDMA_WAKEUP_CFG_RD_SEC                                                       0x200
#define MASK_REG_FW1_AON_CDMA_DEEP_SLEEP_CFG_RD_SEC                                                   0x100
#define MASK_REG_FW1_AON_CDMA_DEEP_SLEEP_CNT_RD_SEC                                                   0x80
#define MASK_REG_FW1_AON_PD_CDMA_SYS_SHUTDOWN_MARK_STATUS_RD_SEC                                      0x40
#define MASK_REG_FW1_AON_WDG_TRIG_DBG_RECOV_CFG_RD_SEC                                                0x20
#define MASK_REG_FW1_AON_SRAM_DLY_CTRL_CFG_RD_SEC                                                     0x10
#define MASK_REG_FW1_AON_DPLL1_CNT_DONE_BYP_RD_SEC                                                    0x8
#define MASK_REG_FW1_AON_SP_CLK_GATE_BYP_CFG_RD_SEC                                                   0x4
#define MASK_REG_FW1_AON_ALL_PLL_PD_RCO_BYP_RD_SEC                                                    0x2
#define MASK_REG_FW1_AON_OFF_EMU_TO_OFF_CFG_RD_SEC                                                    0x1
#define MASK_REG_FW1_AON_PUBCP_DOZE_SLEEP_CNT_RD_SEC                                                  0x80000000
#define MASK_REG_FW1_AON_WTLCP_DOZE_SLEEP_CNT_RD_SEC                                                  0x40000000
#define MASK_REG_FW1_AON_AP_DOZE_SLEEP_CNT_RD_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_APCPU_TOP_LIGHT_SLEEP_CNT_RD_SEC                                             0x10000000
#define MASK_REG_FW1_AON_APCPU_TOP_DEEP_SLEEP_CNT_RD_SEC                                              0x8000000
#define MASK_REG_FW1_AON_PD_APCPU_C7_SHUTDOWN_MARK_STATUS_RD_SEC                                      0x4000000
#define MASK_REG_FW1_AON_DDR_SLP_CTRL_STATE_RD_SEC                                                    0x2000000
#define MASK_REG_FW1_AON_EIC_SYS_SEL_RD_SEC                                                           0x1000000
#define MASK_REG_FW1_AON_PD_AP_SYS_DBG_SHUTDOWN_EN_RD_SEC                                             0x800000
#define MASK_REG_FW1_AON_CSI_DSI_PWR_CNT_DONE_RD_SEC                                                  0x400000
#define MASK_REG_FW1_AON_REG_SYS_DDR_PWR_HS_ACK_RD_SEC                                                0x200000
#define MASK_REG_FW1_AON_SOFT_RST_SEL_RD_SEC                                                          0x100000
#define MASK_REG_FW1_AON_REG_SYS_SRST_FRC_LP_ACK_RD_SEC                                               0x80000
#define MASK_REG_FW1_AON_SYS_SOFT_RST_BUSY_RD_SEC                                                     0x40000
#define MASK_REG_FW1_AON_AON_SYS_LIGHT_SLEEP_CNT_RD_SEC                                               0x20000
#define MASK_REG_FW1_AON_AUDCP_SYS_LIGHT_SLEEP_CNT_RD_SEC                                             0x10000
#define MASK_REG_FW1_AON_PUBCP_LIGHT_SLEEP_CNT_RD_SEC                                                 0x8000
#define MASK_REG_FW1_AON_WTLCP_LIGHT_SLEEP_CNT_RD_SEC                                                 0x4000
#define MASK_REG_FW1_AON_AP_LIGHT_SLEEP_CNT_RD_SEC                                                    0x2000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_CNT_RD_SEC                                                0x1000
#define MASK_REG_FW1_AON_AUDCP_SYS_DEEP_SLEEP_CNT_RD_SEC                                              0x800
#define MASK_REG_FW1_AON_PUBCP_DEEP_SLEEP_CNT_RD_SEC                                                  0x400
#define MASK_REG_FW1_AON_WTLCP_DEEP_SLEEP_CNT_RD_SEC                                                  0x200
#define MASK_REG_FW1_AON_SP_SYS_DEEP_SLEEP_CNT_RD_SEC                                                 0x100
#define MASK_REG_FW1_AON_AP_DEEP_SLEEP_CNT_RD_SEC                                                     0x80
#define MASK_REG_FW1_AON_PUB_SYS_LIGHT_SLEEP_CNT_RD_SEC                                               0x40
#define MASK_REG_FW1_AON_AUDCP_SYS_SLEEP_CNT_RD_SEC                                                   0x20
#define MASK_REG_FW1_AON_PUBCP_SYS_SLEEP_CNT_RD_SEC                                                   0x10
#define MASK_REG_FW1_AON_WTLCP_SYS_SLEEP_CNT_RD_SEC                                                   0x8
#define MASK_REG_FW1_AON_AP_SYS_SLEEP_CNT_RD_SEC                                                      0x4
#define MASK_REG_FW1_AON_APCPU_TOP_SLEEP_CNT_RD_SEC                                                   0x2
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_SHUTDOWN_MARK_STATUS_RD_SEC                                  0x1
#define MASK_REG_FW1_AON_AUDCP_DOZE_SLEEP_CNT_RD_SEC                                                  0x1
#define MASK_REG_FW1_AON_XTL0_REL_CFG_WR_SEC                                                          0x80000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT2_WR_SEC                                                         0x40000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT1_WR_SEC                                                         0x20000000
#define MASK_REG_FW1_AON_PLL_WAIT_CNT0_WR_SEC                                                         0x10000000
#define MASK_REG_FW1_AON_XTL_WAIT_CNT_WR_SEC                                                          0x8000000
#define MASK_REG_FW1_AON_AP_WAKEUP_POR_CFG_WR_SEC                                                     0x4000000
#define MASK_REG_FW1_AON_PD_PUB_SYS_CFG_WR_SEC                                                        0x2000000
#define MASK_REG_FW1_AON_PD_CDMA_SYS_CFG_WR_SEC                                                       0x1000000
#define MASK_REG_FW1_AON_PUBCP_FRC_STOP_REQ_FOR_WTL_WR_SEC                                            0x800000
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_CFG_WR_SEC                                                      0x400000
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_CFG_WR_SEC                                                   0x200000
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_CFG_WR_SEC                                                      0x100000
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_CFG_WR_SEC                                                      0x80000
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_CFG_WR_SEC                                                  0x40000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_CFG_WR_SEC                                                 0x20000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_CFG_WR_SEC                                                  0x10000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_CFG_WR_SEC                                                  0x8000
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_CFG_WR_SEC                                                    0x4000
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_CFG_WR_SEC                                                     0x2000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_CFG_WR_SEC                                                0x1000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_CFG_WR_SEC                                                   0x800
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG0_WR_SEC                                                       0x400
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG1_WR_SEC                                                  0x200
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_CFG0_WR_SEC                                                  0x100
#define MASK_REG_FW1_AON_PD_MM_TOP_CFG_WR_SEC                                                         0x80
#define MASK_REG_FW1_AON_PD_AP_SYS_CFG_WR_SEC                                                         0x40
#define MASK_REG_FW1_AON_PD_AP_VSP_CFG_WR_SEC                                                         0x20
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG2_WR_SEC                                                     0x10
#define MASK_REG_FW1_AON_PD_APCPU_C2_CFG_WR_SEC                                                       0x8
#define MASK_REG_FW1_AON_PD_APCPU_C1_CFG_WR_SEC                                                       0x4
#define MASK_REG_FW1_AON_PD_APCPU_C0_CFG_WR_SEC                                                       0x2
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG_WR_SEC                                                      0x1
#define MASK_REG_FW1_AON_BISR_DONE_STATUS_WR_SEC                                                      0x80000000
#define MASK_REG_FW1_AON_CLK26M_SEL_CFG_WR_SEC                                                        0x40000000
#define MASK_REG_FW1_AON_DDR_PHY_RET_CFG_WR_SEC                                                       0x20000000
#define MASK_REG_FW1_AON_DDR_OP_MODE_CFG_WR_SEC                                                       0x10000000
#define MASK_REG_FW1_AON_PWR_STATUS3_DBG_WR_SEC                                                       0x8000000
#define MASK_REG_FW1_AON_DDR_CHN_SLEEP_CTRL1_WR_SEC                                                   0x4000000
#define MASK_REG_FW1_AON_DDR_CHN_SLEEP_CTRL0_WR_SEC                                                   0x2000000
#define MASK_REG_FW1_AON_CPPLL_RST_CTRL_CFG_WR_SEC                                                    0x1000000
#define MASK_REG_FW1_AON_CPPLL_REL_CFG_WR_SEC                                                         0x800000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL1_WR_SEC                                              0x400000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_POLL0_WR_SEC                                              0x200000
#define MASK_REG_FW1_AON_PUB_SYS_SLEEP_BYPASS_CFG_WR_SEC                                              0x100000
#define MASK_REG_FW1_AON_SLEEP_STATUS_WR_SEC                                                          0x80000
#define MASK_REG_FW1_AON_DDR_SLEEP_CTRL_WR_SEC                                                        0x40000
#define MASK_REG_FW1_AON_SLEEP_CTRL_WR_SEC                                                            0x20000
#define MASK_REG_FW1_AON_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE_WR_SEC                                       0x10000
#define MASK_REG_FW1_AON_PWR_STATUS2_DBG_WR_SEC                                                       0x8000
#define MASK_REG_FW1_AON_PWR_STATUS1_DBG_WR_SEC                                                       0x4000
#define MASK_REG_FW1_AON_PWR_STATUS0_DBG_WR_SEC                                                       0x2000
#define MASK_REG_FW1_AON_PWR_STATUS4_DBG_WR_SEC                                                       0x1000
#define MASK_REG_FW1_AON_CP_SLP_STATUS_DBG0_WR_SEC                                                    0x800
#define MASK_REG_FW1_AON_CP_SOFT_RST_WR_SEC                                                           0x400
#define MASK_REG_FW1_AON_RPLL_REL_CFG_WR_SEC                                                          0x200
#define MASK_REG_FW1_AON_GPLL_REL_CFG_WR_SEC                                                          0x100
#define MASK_REG_FW1_AON_TWPLL_REL_CFG_WR_SEC                                                         0x80
#define MASK_REG_FW1_AON_LTEPLL_REL_CFG_WR_SEC                                                        0x40
#define MASK_REG_FW1_AON_DPLL1_REL_CFG_WR_SEC                                                         0x20
#define MASK_REG_FW1_AON_DPLL0_REL_CFG_WR_SEC                                                         0x10
#define MASK_REG_FW1_AON_XTLBUF1_REL_CFG_WR_SEC                                                       0x8
#define MASK_REG_FW1_AON_XTLBUF0_REL_CFG_WR_SEC                                                       0x4
#define MASK_REG_FW1_AON_ISPPLL_REL_CFG_WR_SEC                                                        0x2
#define MASK_REG_FW1_AON_XTL1_REL_CFG_WR_SEC                                                          0x1
#define MASK_REG_FW1_AON_APCPU_C1_CORE_INT_DISABLE_WR_SEC                                             0x80000000
#define MASK_REG_FW1_AON_APCPU_C0_CORE_INT_DISABLE_WR_SEC                                             0x40000000
#define MASK_REG_FW1_AON_PUBCP_CORE_INT_DISABLE_WR_SEC                                                0x20000000
#define MASK_REG_FW1_AON_WTLCP_LDSP_CORE_INT_DISABLE_WR_SEC                                           0x10000000
#define MASK_REG_FW1_AON_WTLCP_TGDSP_CORE_INT_DISABLE_WR_SEC                                          0x8000000
#define MASK_REG_FW1_AON_AUDCP_SYS_CORE_INT_DISABLE_WR_SEC                                            0x4000000
#define MASK_REG_FW1_AON_WAKEUP_LOCK_EN_WR_SEC                                                        0x2000000
#define MASK_REG_FW1_AON_MEM_AUTO_SD_CFG_WR_SEC                                                       0x1000000
#define MASK_REG_FW1_AON_MEM_AUTO_SLP_CFG_WR_SEC                                                      0x800000
#define MASK_REG_FW1_AON_MPLL2_REL_CFG_WR_SEC                                                         0x400000
#define MASK_REG_FW1_AON_MPLL1_REL_CFG_WR_SEC                                                         0x200000
#define MASK_REG_FW1_AON_MPLL0_REL_CFG_WR_SEC                                                         0x100000
#define MASK_REG_FW1_AON_RCO_CNT_WAIT_CFG_WR_SEC                                                      0x80000
#define MASK_REG_FW1_AON_RCO_REL_CFG_WR_SEC                                                           0x40000
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG1_WR_SEC                                                     0x20000
#define MASK_REG_FW1_AON_PWR_CNT_WAIT_CFG0_WR_SEC                                                     0x10000
#define MASK_REG_FW1_AON_SP_SYS_HOLD_CGM_EN_WR_SEC                                                    0x8000
#define MASK_REG_FW1_AON_APCPU_CORE_WAKEUP_EN_WR_SEC                                                  0x4000
#define MASK_REG_FW1_AON_MEM_SD_CFG_WR_SEC                                                            0x2000
#define MASK_REG_FW1_AON_MEM_SLP_CFG_WR_SEC                                                           0x1000
#define MASK_REG_FW1_AON_SLEEP_XTLON_CTRL_WR_SEC                                                      0x800
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG3_WR_SEC                                                     0x400
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG2_WR_SEC                                                     0x200
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG1_WR_SEC                                                     0x100
#define MASK_REG_FW1_AON_CGM_FORCE_EN_CFG0_WR_SEC                                                     0x80
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG3_WR_SEC                                                0x40
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG2_WR_SEC                                                0x20
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG1_WR_SEC                                                0x10
#define MASK_REG_FW1_AON_CGM_AUTO_GATE_SEL_CFG0_WR_SEC                                                0x8
#define MASK_REG_FW1_AON_BISR_EN_CFG_WR_SEC                                                           0x4
#define MASK_REG_FW1_AON_BISR_BYP_CFG_WR_SEC                                                          0x2
#define MASK_REG_FW1_AON_BISR_BUSY_STATUS_WR_SEC                                                      0x1
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN1_CFG_WR_SEC                                                   0x80000000
#define MASK_REG_FW1_AON_PAD_OUT_XTL_EN0_CFG_WR_SEC                                                   0x40000000
#define MASK_REG_FW1_AON_PAD_OUT_CHIP_SLEEP_CFG_WR_SEC                                                0x20000000
#define MASK_REG_FW1_AON_EXT_XTL_EN_CTRL_WR_SEC                                                       0x10000000
#define MASK_REG_FW1_AON_LVDSRFPLL_REL_CFG_WR_SEC                                                     0x8000000
#define MASK_REG_FW1_AON_SLEEP_CNT_CLR_WR_SEC                                                         0x4000000
#define MASK_REG_FW1_AON_PMU_DEBUG_WR_SEC                                                             0x2000000
#define MASK_REG_FW1_AON_AXI_LP_CTRL_DISABLE_WR_SEC                                                   0x1000000
#define MASK_REG_FW1_AON_EIC_SEL_WR_SEC                                                               0x800000
#define MASK_REG_FW1_AON_PUB_CLK_RDY_WR_SEC                                                           0x400000
#define MASK_REG_FW1_AON_PUB_ACC_RDY_WR_SEC                                                           0x200000
#define MASK_REG_FW1_AON_AUDCP_AUDDSP_DSLP_ENA_WR_SEC                                                 0x100000
#define MASK_REG_FW1_AON_AUDCP_SYS_DSLP_ENA_WR_SEC                                                    0x80000
#define MASK_REG_FW1_AON_DOZE_FORCE_SLEEP_CTRL_WR_SEC                                                 0x40000
#define MASK_REG_FW1_AON_DOZE_SLEEP_MON_WR_SEC                                                        0x20000
#define MASK_REG_FW1_AON_DOZE_SLEEP_ENABLE_WR_SEC                                                     0x10000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_MON_WR_SEC                                                       0x8000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_ENABLE_WR_SEC                                                    0x4000
#define MASK_REG_FW1_AON_LIGHT_SLEEP_WAKEUP_EN_WR_SEC                                                 0x2000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_WAKEUP_EN_WR_SEC                                              0x1000
#define MASK_REG_FW1_AON_PUB_DEEP_SLEEP_ENA_WR_SEC                                                    0x800
#define MASK_REG_FW1_AON_SP_SYS_DSLP_ENA_WR_SEC                                                       0x400
#define MASK_REG_FW1_AON_APCPU_TOP_DSLP_ENA_WR_SEC                                                    0x200
#define MASK_REG_FW1_AON_WTLCP_DSLP_ENA_WR_SEC                                                        0x100
#define MASK_REG_FW1_AON_PUBCP_DSLP_ENA_WR_SEC                                                        0x80
#define MASK_REG_FW1_AON_AP_DSLP_ENA_WR_SEC                                                           0x40
#define MASK_REG_FW1_AON_WTLCP_LDSP_DSLP_ENA_WR_SEC                                                   0x20
#define MASK_REG_FW1_AON_WTLCP_TGDSP_DSLP_ENA_WR_SEC                                                  0x10
#define MASK_REG_FW1_AON_CDMA_DSLP_ENA_WR_SEC                                                         0x8
#define MASK_REG_FW1_AON_APCPU_C7_DSLP_ENA_WR_SEC                                                     0x4
#define MASK_REG_FW1_AON_APCPU_C7_CORE_INT_DISABLE_WR_SEC                                             0x2
#define MASK_REG_FW1_AON_APCPU_C2_CORE_INT_DISABLE_WR_SEC                                             0x1
#define MASK_REG_FW1_AON_APCPU_C1_SIMD_RET_MODE_WR_SEC                                                0x80000000
#define MASK_REG_FW1_AON_APCPU_C0_SIMD_RET_MODE_WR_SEC                                                0x40000000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG_WR_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_APCPU_TOP_RMA_CTRL_WR_SEC                                                    0x10000000
#define MASK_REG_FW1_AON_FIREWALL_WAKEUP_PUB_WR_SEC                                                   0x8000000
#define MASK_REG_FW1_AON_GIC_CFG_WR_SEC                                                               0x4000000
#define MASK_REG_FW1_AON_APCPU_C7_CFG_WR_SEC                                                          0x2000000
#define MASK_REG_FW1_AON_APCPU_DSLP_ENA_SRST_MASK_CFG_WR_SEC                                          0x1000000
#define MASK_REG_FW1_AON_APCPU_C2_CFG_WR_SEC                                                          0x800000
#define MASK_REG_FW1_AON_APCPU_C1_CFG_WR_SEC                                                          0x400000
#define MASK_REG_FW1_AON_APCPU_C0_CFG_WR_SEC                                                          0x200000
#define MASK_REG_FW1_AON_APCPU_TOP_CFG_WR_SEC                                                         0x100000
#define MASK_REG_FW1_AON_APCU_PWR_STATE1_WR_SEC                                                       0x80000
#define MASK_REG_FW1_AON_APCU_PWR_STATE0_WR_SEC                                                       0x40000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_CFG3_WR_SEC                                                     0x20000
#define MASK_REG_FW1_AON_PD_APCPU_C7_CFG_WR_SEC                                                       0x10000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_SEL_WR_SEC                                                0x8000
#define MASK_REG_FW1_AON_ANALOG_PHY_PD_CFG_WR_SEC                                                     0x4000
#define MASK_REG_FW1_AON_APCPU_GIC_RST_EN_WR_SEC                                                      0x2000
#define MASK_REG_FW1_AON_APCPU_C2_DSLP_ENA_WR_SEC                                                     0x1000
#define MASK_REG_FW1_AON_APCPU_C1_DSLP_ENA_WR_SEC                                                     0x800
#define MASK_REG_FW1_AON_APCPU_C0_DSLP_ENA_WR_SEC                                                     0x400
#define MASK_REG_FW1_AON_PWR_DGB_PARAMETER_WR_SEC                                                     0x200
#define MASK_REG_FW1_AON_CGM_PMU_SEL_WR_SEC                                                           0x100
#define MASK_REG_FW1_AON_PMU_CLK_DIV_CFG_WR_SEC                                                       0x80
#define MASK_REG_FW1_AON_DDR_SLP_WAIT_CNT_WR_SEC                                                      0x40
#define MASK_REG_FW1_AON_PWR_DOMAIN_INT_CLR_WR_SEC                                                    0x20
#define MASK_REG_FW1_AON_AON_MEM_CTRL_WR_SEC                                                          0x10
#define MASK_REG_FW1_AON_BISR_FORCE_SEL_WR_SEC                                                        0x8
#define MASK_REG_FW1_AON_DCXO_LP_DEEP_SLEEP_CFG_WR_SEC                                                0x4
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM1_EN_CFG_WR_SEC                                              0x2
#define MASK_REG_FW1_AON_PAD_OUT_DCDC_ARM0_EN_CFG_WR_SEC                                              0x1
#define MASK_REG_FW1_AON_APCPU_SOFT_INT_GEN_WR_SEC                                                    0x80000000
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE1_WR_SEC                                                 0x40000000
#define MASK_REG_FW1_AON_APCPU_PCHANNEL_STATE0_WR_SEC                                                 0x20000000
#define MASK_REG_FW1_AON_APCPU_CORINTH_SCU_CLK_GATE_CFG_WR_SEC                                        0x10000000
#define MASK_REG_FW1_AON_APCPU_SOFT_RST_TYPE_CFG_WR_SEC                                               0x8000000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_FRC_ON_CFG_WR_SEC                                              0x4000000
#define MASK_REG_FW1_AON_ANANKELITE_MEM_POWER_CFG_WR_SEC                                              0x2000000
#define MASK_REG_FW1_AON_DEBUG_STATE_MARK_WR_SEC                                                      0x1000000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG3_WR_SEC                                                    0x800000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG2_WR_SEC                                                    0x400000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CFG1_WR_SEC                                                    0x200000
#define MASK_REG_FW1_AON_DEBUG_RECOV_TYPE_CFG_WR_SEC                                                  0x100000
#define MASK_REG_FW1_AON_WTLCP_HU3GE_NEST_DOMAIN_CTRL_WR_SEC                                          0x80000
#define MASK_REG_FW1_AON_DUAL_RAIL_MEM_POWER_CTRL_WR_SEC                                              0x40000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE1_WR_SEC                                                   0x20000
#define MASK_REG_FW1_AON_PLL_RST_CTRL_STATE0_WR_SEC                                                   0x10000
#define MASK_REG_FW1_AON_ISPPLL_RST_CTRL_CFG_WR_SEC                                                   0x8000
#define MASK_REG_FW1_AON_RPLL_RST_CTRL_CFG_WR_SEC                                                     0x4000
#define MASK_REG_FW1_AON_GPLL_RST_CTRL_CFG_WR_SEC                                                     0x2000
#define MASK_REG_FW1_AON_LTEPLL_RST_CTRL_CFG_WR_SEC                                                   0x1000
#define MASK_REG_FW1_AON_TWPLL_RST_CTRL_CFG_WR_SEC                                                    0x800
#define MASK_REG_FW1_AON_DPLL1_RST_CTRL_CFG_WR_SEC                                                    0x400
#define MASK_REG_FW1_AON_DPLL0_RST_CTRL_CFG_WR_SEC                                                    0x200
#define MASK_REG_FW1_AON_MPLL2_RST_CTRL_CFG_WR_SEC                                                    0x100
#define MASK_REG_FW1_AON_MPLL1_RST_CTRL_CFG_WR_SEC                                                    0x80
#define MASK_REG_FW1_AON_MPLL0_RST_CTRL_CFG_WR_SEC                                                    0x40
#define MASK_REG_FW1_AON_MPLL_WAIT_CLK_DIV_CFG_WR_SEC                                                 0x20
#define MASK_REG_FW1_AON_PD_GPU_TOP_CFG1_WR_SEC                                                       0x10
#define MASK_REG_FW1_AON_APCU_MODE_STATE1_WR_SEC                                                      0x8
#define MASK_REG_FW1_AON_APCU_MODE_STATE0_WR_SEC                                                      0x4
#define MASK_REG_FW1_AON_APCPU_CORE_FORCE_STOP_WR_SEC                                                 0x2
#define MASK_REG_FW1_AON_APCPU_C2_SIMD_RET_MODE_WR_SEC                                                0x1
#define MASK_REG_FW1_AON_ANANKE_LITE_DUAL_RAIL_RAM_FORCE_ON_CFG_WR_SEC                                0x80000000
#define MASK_REG_FW1_AON_OFF_EMU_CLR_IN_DISABLE_CFG_WR_SEC                                            0x40000000
#define MASK_REG_FW1_AON_DVFS_BLOCK_SHUTDOWN_CFG_WR_SEC                                               0x20000000
#define MASK_REG_FW1_AON_APCPU_CSYSPWRUP_WAKEUP_EN_CFG_WR_SEC                                         0x10000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CLUSTER_INF_WR_SEC                                     0x8000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE7_INF_WR_SEC                                       0x4000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE2_INF_WR_SEC                                       0x2000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE1_INF_WR_SEC                                       0x1000000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_APCPU_CORE0_INF_WR_SEC                                       0x800000
#define MASK_REG_FW1_AON_INT_REQ_MODE_ST_RECORD_WR_SEC                                                0x400000
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_CLR_WR_SEC                                             0x200000
#define MASK_REG_FW1_AON_INT_REQ_APCPU_MODE_ST_ENABLE_WR_SEC                                          0x100000
#define MASK_REG_FW1_AON_APCPU_DENY_TIME_THRESHOLD_CFG_WR_SEC                                         0x80000
#define MASK_REG_FW1_AON_APCPU_MODE_ST_CGM_EN_CFG_WR_SEC                                              0x40000
#define MASK_REG_FW1_AON_ANALOG_PHY_PWRON_CFG_WR_SEC                                                  0x20000
#define MASK_REG_FW1_AON_GPIO_FORCE_GATING_PLL_CFG_WR_SEC                                             0x10000
#define MASK_REG_FW1_AON_WTLCP_DPFEC_NEST_DOMAIN_CTRL_WR_SEC                                          0x8000
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PCHANNEL_HANDSHAKE_WR_SEC                                   0x4000
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PCHANNEL_HANDSHAKE_WR_SEC                                     0x2000
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PCHANNEL_HANDSHAKE_WR_SEC                                     0x1000
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PCHANNEL_HANDSHAKE_WR_SEC                                     0x800
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PCHANNEL_HANDSHAKE_WR_SEC                                     0x400
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PCHANNEL_HANDSHAKE_ENABLE_WR_SEC                              0x200
#define MASK_REG_FW1_AON_SOFTWARE_APCPU_PACTIVE_ENABLE_WR_SEC                                         0x100
#define MASK_REG_FW1_AON_APCPU_CLUSTER_SW_PACTIVE_WR_SEC                                              0x80
#define MASK_REG_FW1_AON_APCPU_CORE7_SW_PACTIVE_WR_SEC                                                0x40
#define MASK_REG_FW1_AON_APCPU_CORE2_SW_PACTIVE_WR_SEC                                                0x20
#define MASK_REG_FW1_AON_APCPU_CORE1_SW_PACTIVE_WR_SEC                                                0x10
#define MASK_REG_FW1_AON_APCPU_CORE0_SW_PACTIVE_WR_SEC                                                0x8
#define MASK_REG_FW1_AON_PUB_DFS_FRQ_SEL_WR_SEC                                                       0x4
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_SLP_CFG_WR_SEC                                           0x2
#define MASK_REG_FW1_AON_DUAL_RAIL_RAM_FORCE_PD_CFG_WR_SEC                                            0x1
#define MASK_REG_FW1_AON_PD_AUDCP_AUDDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                  0x80000000
#define MASK_REG_FW1_AON_PD_PUB_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                       0x40000000
#define MASK_REG_FW1_AON_PD_AUDCP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                     0x20000000
#define MASK_REG_FW1_AON_PD_WTLCP_TD_PROC_SHUTDOWN_MARK_STATUS_WR_SEC                                 0x10000000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_PROC_SHUTDOWN_MARK_STATUS_WR_SEC                                0x8000000
#define MASK_REG_FW1_AON_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                     0x4000000
#define MASK_REG_FW1_AON_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                     0x2000000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS_WR_SEC                                 0x1000000
#define MASK_REG_FW1_AON_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS_WR_SEC                                 0x800000
#define MASK_REG_FW1_AON_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                   0x400000
#define MASK_REG_FW1_AON_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS_WR_SEC                                    0x200000
#define MASK_REG_FW1_AON_PD_AP_VSP_SHUTDOWN_MARK_STATUS_WR_SEC                                        0x100000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_DPFEC_SHUTDOWN_MARK_STATUS_WR_SEC                               0x80000
#define MASK_REG_FW1_AON_PD_WTLCP_LTE_CE_SHUTDOWN_MARK_STATUS_WR_SEC                                  0x40000
#define MASK_REG_FW1_AON_PD_MM_TOP_SHUTDOWN_MARK_STATUS_WR_SEC                                        0x20000
#define MASK_REG_FW1_AON_PD_GPU_TOP_SHUTDOWN_MARK_STATUS_WR_SEC                                       0x10000
#define MASK_REG_FW1_AON_PD_AP_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                        0x8000
#define MASK_REG_FW1_AON_PD_APCPU_TOP_SHUTDOWN_MARK_STATUS_WR_SEC                                     0x4000
#define MASK_REG_FW1_AON_PD_APCPU_C2_SHUTDOWN_MARK_STATUS_WR_SEC                                      0x2000
#define MASK_REG_FW1_AON_PD_APCPU_C1_SHUTDOWN_MARK_STATUS_WR_SEC                                      0x1000
#define MASK_REG_FW1_AON_PD_APCPU_C0_SHUTDOWN_MARK_STATUS_WR_SEC                                      0x800
#define MASK_REG_FW1_AON_CDMA_PROC1_PWR_CFG_WR_SEC                                                    0x400
#define MASK_REG_FW1_AON_CDMA_WAKEUP_CFG_WR_SEC                                                       0x200
#define MASK_REG_FW1_AON_CDMA_DEEP_SLEEP_CFG_WR_SEC                                                   0x100
#define MASK_REG_FW1_AON_CDMA_DEEP_SLEEP_CNT_WR_SEC                                                   0x80
#define MASK_REG_FW1_AON_PD_CDMA_SYS_SHUTDOWN_MARK_STATUS_WR_SEC                                      0x40
#define MASK_REG_FW1_AON_WDG_TRIG_DBG_RECOV_CFG_WR_SEC                                                0x20
#define MASK_REG_FW1_AON_SRAM_DLY_CTRL_CFG_WR_SEC                                                     0x10
#define MASK_REG_FW1_AON_DPLL1_CNT_DONE_BYP_WR_SEC                                                    0x8
#define MASK_REG_FW1_AON_SP_CLK_GATE_BYP_CFG_WR_SEC                                                   0x4
#define MASK_REG_FW1_AON_ALL_PLL_PD_RCO_BYP_WR_SEC                                                    0x2
#define MASK_REG_FW1_AON_OFF_EMU_TO_OFF_CFG_WR_SEC                                                    0x1
#define MASK_REG_FW1_AON_PUBCP_DOZE_SLEEP_CNT_WR_SEC                                                  0x80000000
#define MASK_REG_FW1_AON_WTLCP_DOZE_SLEEP_CNT_WR_SEC                                                  0x40000000
#define MASK_REG_FW1_AON_AP_DOZE_SLEEP_CNT_WR_SEC                                                     0x20000000
#define MASK_REG_FW1_AON_APCPU_TOP_LIGHT_SLEEP_CNT_WR_SEC                                             0x10000000
#define MASK_REG_FW1_AON_APCPU_TOP_DEEP_SLEEP_CNT_WR_SEC                                              0x8000000
#define MASK_REG_FW1_AON_PD_APCPU_C7_SHUTDOWN_MARK_STATUS_WR_SEC                                      0x4000000
#define MASK_REG_FW1_AON_DDR_SLP_CTRL_STATE_WR_SEC                                                    0x2000000
#define MASK_REG_FW1_AON_EIC_SYS_SEL_WR_SEC                                                           0x1000000
#define MASK_REG_FW1_AON_PD_AP_SYS_DBG_SHUTDOWN_EN_WR_SEC                                             0x800000
#define MASK_REG_FW1_AON_CSI_DSI_PWR_CNT_DONE_WR_SEC                                                  0x400000
#define MASK_REG_FW1_AON_REG_SYS_DDR_PWR_HS_ACK_WR_SEC                                                0x200000
#define MASK_REG_FW1_AON_SOFT_RST_SEL_WR_SEC                                                          0x100000
#define MASK_REG_FW1_AON_REG_SYS_SRST_FRC_LP_ACK_WR_SEC                                               0x80000
#define MASK_REG_FW1_AON_SYS_SOFT_RST_BUSY_WR_SEC                                                     0x40000
#define MASK_REG_FW1_AON_AON_SYS_LIGHT_SLEEP_CNT_WR_SEC                                               0x20000
#define MASK_REG_FW1_AON_AUDCP_SYS_LIGHT_SLEEP_CNT_WR_SEC                                             0x10000
#define MASK_REG_FW1_AON_PUBCP_LIGHT_SLEEP_CNT_WR_SEC                                                 0x8000
#define MASK_REG_FW1_AON_WTLCP_LIGHT_SLEEP_CNT_WR_SEC                                                 0x4000
#define MASK_REG_FW1_AON_AP_LIGHT_SLEEP_CNT_WR_SEC                                                    0x2000
#define MASK_REG_FW1_AON_PUB_SYS_DEEP_SLEEP_CNT_WR_SEC                                                0x1000
#define MASK_REG_FW1_AON_AUDCP_SYS_DEEP_SLEEP_CNT_WR_SEC                                              0x800
#define MASK_REG_FW1_AON_PUBCP_DEEP_SLEEP_CNT_WR_SEC                                                  0x400
#define MASK_REG_FW1_AON_WTLCP_DEEP_SLEEP_CNT_WR_SEC                                                  0x200
#define MASK_REG_FW1_AON_SP_SYS_DEEP_SLEEP_CNT_WR_SEC                                                 0x100
#define MASK_REG_FW1_AON_AP_DEEP_SLEEP_CNT_WR_SEC                                                     0x80
#define MASK_REG_FW1_AON_PUB_SYS_LIGHT_SLEEP_CNT_WR_SEC                                               0x40
#define MASK_REG_FW1_AON_AUDCP_SYS_SLEEP_CNT_WR_SEC                                                   0x20
#define MASK_REG_FW1_AON_PUBCP_SYS_SLEEP_CNT_WR_SEC                                                   0x10
#define MASK_REG_FW1_AON_WTLCP_SYS_SLEEP_CNT_WR_SEC                                                   0x8
#define MASK_REG_FW1_AON_AP_SYS_SLEEP_CNT_WR_SEC                                                      0x4
#define MASK_REG_FW1_AON_APCPU_TOP_SLEEP_CNT_WR_SEC                                                   0x2
#define MASK_REG_FW1_AON_PD_GPU_RGX_DUST_SHUTDOWN_MARK_STATUS_WR_SEC                                  0x1
#define MASK_REG_FW1_AON_AUDCP_DOZE_SLEEP_CNT_WR_SEC                                                  0x1
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY0                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY1                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY2                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY3                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY4                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY5                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY6                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY7                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY8                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY9                                                         0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY10                                                        0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY11                                                        0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY12                                                        0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY13                                                        0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY14                                                        0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ADDR_ARRAY15                                                        0xffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY0                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY1                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY2                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY3                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY4                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY5                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY6                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY7                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY8                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY9                                                              0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY10                                                             0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY11                                                             0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY12                                                             0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY13                                                             0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY14                                                             0xffffffff
#define MASK_REG_FW1_AON_BIT_CTRL_ARRAY15                                                             0xffffffff
#define MASK_REG_FW0_AON_AON_CHIP_ID_RD_SEC                                                           0x80000000
#define MASK_REG_FW0_AON_AON_VER_ID_RD_SEC                                                            0x40000000
#define MASK_REG_FW0_AON_AON_MFT_ID_RD_SEC                                                            0x20000000
#define MASK_REG_FW0_AON_AON_IMPL_ID_RD_SEC                                                           0x10000000
#define MASK_REG_FW0_AON_AON_PLAT_ID1_RD_SEC                                                          0x8000000
#define MASK_REG_FW0_AON_AON_PLAT_ID0_RD_SEC                                                          0x4000000
#define MASK_REG_FW0_AON_AON_CHIP_ID1_RD_SEC                                                          0x2000000
#define MASK_REG_FW0_AON_AON_CHIP_ID0_RD_SEC                                                          0x1000000
#define MASK_REG_FW0_AON_AP_AXI_CTRL_RD_SEC                                                           0x800000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL1_RD_SEC                                                       0x400000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL0_RD_SEC                                                       0x200000
#define MASK_REG_FW0_AON_MDAR_SYS_HSDL_CFG_RD_SEC                                                     0x100000
#define MASK_REG_FW0_AON_CM4_SYS_SOFT_RST_RD_SEC                                                      0x80000
#define MASK_REG_FW0_AON_USER_RSV_FLAG1_RD_SEC                                                        0x40000
#define MASK_REG_FW0_AON_DAP_DJTAG_SEL_RD_SEC                                                         0x20000
#define MASK_REG_FW0_AON_AON_APB_CLK_SEL_RD_SEC                                                       0x10000
#define MASK_REG_FW0_AON_AON_REG_PROT_RD_SEC                                                          0x8000
#define MASK_REG_FW0_AON_AUDCP_BOOT_PROT_RD_SEC                                                       0x4000
#define MASK_REG_FW0_AON_DCXO_LC_REG1_RD_SEC                                                          0x2000
#define MASK_REG_FW0_AON_DCXO_LC_REG0_RD_SEC                                                          0x1000
#define MASK_REG_FW0_AON_CP_ARM_JTAG_CTRL_RD_SEC                                                      0x800
#define MASK_REG_FW0_AON_BB_BG_CTRL_RD_SEC                                                            0x400
#define MASK_REG_FW0_AON_BOOT_MODE_RD_SEC                                                             0x200
#define MASK_REG_FW0_AON_TS_CFG_RD_SEC                                                                0x100
#define MASK_REG_FW0_AON_PWR_CTRL_RD_SEC                                                              0x80
#define MASK_REG_FW0_AON_APB_RTC_EB0_RD_SEC                                                           0x40
#define MASK_REG_FW0_AON_APB_RST2_RD_SEC                                                              0x20
#define MASK_REG_FW0_AON_APB_RST1_RD_SEC                                                              0x10
#define MASK_REG_FW0_AON_APB_RST0_RD_SEC                                                              0x8
#define MASK_REG_FW0_AON_APB_EB2_RD_SEC                                                               0x4
#define MASK_REG_FW0_AON_APB_EB1_RD_SEC                                                               0x2
#define MASK_REG_FW0_AON_APB_EB0_RD_SEC                                                               0x1
#define MASK_REG_FW0_AON_OTG_PHY_TUNE_RD_SEC                                                          0x80000000
#define MASK_REG_FW0_AON_MBIST_EFUSE_CTRL_RD_SEC                                                      0x40000000
#define MASK_REG_FW0_AON_DBG_DJTAG_CTRL_RD_SEC                                                        0x20000000
#define MASK_REG_FW0_AON_EB_AON_ADD1_RD_SEC                                                           0x10000000
#define MASK_REG_FW0_AON_VDSP_INT_CTRL_RD_SEC                                                         0x8000000
#define MASK_REG_FW0_AON_SOFT_RST_AON_ADD1_RD_SEC                                                     0x4000000
#define MASK_REG_FW0_AON_AON_SOC_USB_CTRL_RD_SEC                                                      0x2000000
#define MASK_REG_FW0_AON_PUBCP_LPC_CTRL_RD_SEC                                                        0x1000000
#define MASK_REG_FW0_AON_WTLCP_LPC_CTRL_RD_SEC                                                        0x800000
#define MASK_REG_FW0_AON_PUBCP_CTRL_RD_SEC                                                            0x400000
#define MASK_REG_FW0_AON_PCP_SOFT_RST_RD_SEC                                                          0x200000
#define MASK_REG_FW0_AON_PCP_AON_EB_RD_SEC                                                            0x100000
#define MASK_REG_FW0_AON_WTL_WCDMA_EB_RD_SEC                                                          0x80000
#define MASK_REG_FW0_AON_WTLCP_CTRL_RD_SEC                                                            0x40000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL1_RD_SEC                                                      0x20000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL0_RD_SEC                                                      0x10000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL1_RD_SEC                                                      0x8000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL0_RD_SEC                                                      0x4000
#define MASK_REG_FW0_AON_AUDCP_CTRL_RD_SEC                                                            0x2000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL1_RD_SEC                                                       0x1000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL0_RD_SEC                                                       0x800
#define MASK_REG_FW0_AON_CGM_CLK_TOP_REG1_RD_SEC                                                      0x400
#define MASK_REG_FW0_AON_CGM_REG1_RD_SEC                                                              0x200
#define MASK_REG_FW0_AON_RC100M_CFG_RD_SEC                                                            0x100
#define MASK_REG_FW0_AON_APB_RST3_RD_SEC                                                              0x80
#define MASK_REG_FW0_AON_SP_CFG_BUS_RD_SEC                                                            0x40
#define MASK_REG_FW0_AON_APCPU_CLK_CTRL0_RD_SEC                                                       0x20
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL3_RD_SEC                                                       0x10
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL2_RD_SEC                                                       0x8
#define MASK_REG_FW0_AON_LVDSDIS_SEL_RD_SEC                                                           0x4
#define MASK_REG_FW0_AON_PLL_BG_CFG_RD_SEC                                                            0x2
#define MASK_REG_FW0_AON_CCIR_RCVR_CFG_RD_SEC                                                         0x1
#define MASK_REG_FW0_AON_APCPU_TOP_MTX_M0_LPC_CTRL_RD_SEC                                             0x80000000
#define MASK_REG_FW0_AON_APCPU_DBG_BLK_LPC_CTRL_RD_SEC                                                0x40000000
#define MASK_REG_FW0_AON_APCPU_GIC600_GIC_LPC_CTRL_RD_SEC                                             0x20000000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_GIC_LPC_CTRL_RD_SEC                                            0x10000000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_APB_LPC_CTRL_RD_SEC                                            0x8000000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_ATB_LPC_CTRL_RD_SEC                                            0x4000000
#define MASK_REG_FW0_AON_APCPU_GIC_COL_LP_CTRL_RD_SEC                                                 0x2000000
#define MASK_REG_FW0_AON_APCPU_DEBUG_PWR_LP_CTRL_RD_SEC                                               0x1000000
#define MASK_REG_FW0_AON_APCPU_MONITOR_STATUS_RD_SEC                                                  0x800000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL9_RD_SEC                                                      0x400000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL8_RD_SEC                                                      0x200000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL7_RD_SEC                                                      0x100000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL6_RD_SEC                                                      0x80000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL5_RD_SEC                                                      0x40000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL4_RD_SEC                                                      0x20000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL3_RD_SEC                                                      0x10000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL2_RD_SEC                                                      0x8000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL1_RD_SEC                                                      0x4000
#define MASK_REG_FW0_AON_AP_SIM_TOP_CTRL_RD_SEC                                                       0x2000
#define MASK_REG_FW0_AON_PUBCP_SIM3_TOP_CTRL_RD_SEC                                                   0x1000
#define MASK_REG_FW0_AON_PUBCP_SIM2_TOP_CTRL_RD_SEC                                                   0x800
#define MASK_REG_FW0_AON_PUBCP_SIM1_TOP_CTRL_RD_SEC                                                   0x400
#define MASK_REG_FW0_AON_OVERHEAT_CTRL_RD_SEC                                                         0x200
#define MASK_REG_FW0_AON_THM2_CTRL_RD_SEC                                                             0x100
#define MASK_REG_FW0_AON_THM1_CTRL_RD_SEC                                                             0x80
#define MASK_REG_FW0_AON_THM0_CTRL_RD_SEC                                                             0x40
#define MASK_REG_FW0_AON_LVDSRF_CTRL_RD_SEC                                                           0x20
#define MASK_REG_FW0_AON_USB_CLK_REF_SEL_RD_SEC                                                       0x10
#define MASK_REG_FW0_AON_OTG_CTRL1_RD_SEC                                                             0x8
#define MASK_REG_FW0_AON_OTG_CTRL0_RD_SEC                                                             0x4
#define MASK_REG_FW0_AON_OTG_PHY_CTRL_RD_SEC                                                          0x2
#define MASK_REG_FW0_AON_OTG_PHY_TEST_RD_SEC                                                          0x1
#define MASK_REG_FW0_AON_AP2MM_SLI_LPC_CTRL_RD_SEC                                                    0x80000000
#define MASK_REG_FW0_AON_AP2GPU_SLI_LPC_CTRL_RD_SEC                                                   0x40000000
#define MASK_REG_FW0_AON_AON_MTX_S9_LPC_CTRL_RD_SEC                                                   0x20000000
#define MASK_REG_FW0_AON_AON_MTX_S8_LPC_CTRL_RD_SEC                                                   0x10000000
#define MASK_REG_FW0_AON_AON_MTX_S7_LPC_CTRL_RD_SEC                                                   0x8000000
#define MASK_REG_FW0_AON_AON_MTX_S6_LPC_CTRL_RD_SEC                                                   0x4000000
#define MASK_REG_FW0_AON_AON_MTX_S5_LPC_CTRL_RD_SEC                                                   0x2000000
#define MASK_REG_FW0_AON_AON_MTX_S4_LPC_CTRL_RD_SEC                                                   0x1000000
#define MASK_REG_FW0_AON_AON_MTX_S3_LPC_CTRL_RD_SEC                                                   0x800000
#define MASK_REG_FW0_AON_AON_MTX_S2_LPC_CTRL_RD_SEC                                                   0x400000
#define MASK_REG_FW0_AON_AON_MTX_S1_LPC_CTRL_RD_SEC                                                   0x200000
#define MASK_REG_FW0_AON_AON_MTX_S0_LPC_CTRL_RD_SEC                                                   0x100000
#define MASK_REG_FW0_AON_AON_MTX_M6_LPC_CTRL_RD_SEC                                                   0x80000
#define MASK_REG_FW0_AON_AON_MTX_M5_LPC_CTRL_RD_SEC                                                   0x40000
#define MASK_REG_FW0_AON_AON_MTX_M4_LPC_CTRL_RD_SEC                                                   0x20000
#define MASK_REG_FW0_AON_AON_MTX_M3_LPC_CTRL_RD_SEC                                                   0x10000
#define MASK_REG_FW0_AON_AON_MTX_M2_LPC_CTRL_RD_SEC                                                   0x8000
#define MASK_REG_FW0_AON_AON_MTX_M1_LPC_CTRL_RD_SEC                                                   0x4000
#define MASK_REG_FW0_AON_AON_MTX_M0_LPC_CTRL_RD_SEC                                                   0x2000
#define MASK_REG_FW0_AON_AON_MTX_MAIN_LPC_CTRL_RD_SEC                                                 0x1000
#define MASK_REG_FW0_AON_CM42AON_LPC_CTRL_RD_SEC                                                      0x800
#define MASK_REG_FW0_AON_PUBCP2WTL_ASYNC_BRIDGE_LPC_CTRL_RD_SEC                                       0x400
#define MASK_REG_FW0_AON_DDRPHY_VREP_RD_SEC                                                           0x200
#define MASK_REG_FW0_AON_PUB_CLK_GATING_CTRL_RD_SEC                                                   0x100
#define MASK_REG_FW0_AON_DPLL_CTRL_RD_SEC                                                             0x80
#define MASK_REG_FW0_AON_MPLL2_CTRL_RD_SEC                                                            0x40
#define MASK_REG_FW0_AON_MPLL1_CTRL_RD_SEC                                                            0x20
#define MASK_REG_FW0_AON_MPLL0_CTRL_RD_SEC                                                            0x10
#define MASK_REG_FW0_AON_APCPU_QOS_CTRL_RD_SEC                                                        0x8
#define MASK_REG_FW0_AON_APCPU_DDR_AB_LPC_CTRL_RD_SEC                                                 0x4
#define MASK_REG_FW0_AON_APCPU_CLUSTER_SCU_LPC_CTRL_RD_SEC                                            0x2
#define MASK_REG_FW0_AON_APCPU_PU_NUM_CTRL_RD_SEC                                                     0x1
#define MASK_REG_FW0_AON_RES_REG3_RD_SEC                                                              0x80000000
#define MASK_REG_FW0_AON_RES_REG2_RD_SEC                                                              0x40000000
#define MASK_REG_FW0_AON_RES_REG1_RD_SEC                                                              0x20000000
#define MASK_REG_FW0_AON_RES_REG0_RD_SEC                                                              0x10000000
#define MASK_REG_FW0_AON_DEVICE_LIFE_CYCLE_RD_SEC                                                     0x8000000
#define MASK_REG_FW0_AON_BOND_OPT0_RD_SEC                                                             0x4000000
#define MASK_REG_FW0_AON_WDG_RST_FLAG_RD_SEC                                                          0x2000000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL5_RD_SEC                                                0x1000000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL4_RD_SEC                                                0x800000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL3_RD_SEC                                                0x400000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL2_RD_SEC                                                0x200000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL1_RD_SEC                                                0x100000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL0_RD_SEC                                                0x80000
#define MASK_REG_FW0_AON_PUBCP_SDIO0_PHY_CTRL_RD_SEC                                                  0x40000
#define MASK_REG_FW0_AON_AP_SDIO2_PHY_CTRL_RD_SEC                                                     0x20000
#define MASK_REG_FW0_AON_AP_SDIO1_PHY_CTRL_RD_SEC                                                     0x10000
#define MASK_REG_FW0_AON_AP_SDIO0_PHY_CTRL_RD_SEC                                                     0x8000
#define MASK_REG_FW0_AON_AP_EMMC_PHY_CTRL_RD_SEC                                                      0x4000
#define MASK_REG_FW0_AON_SINDRV_POWER_CTRL_RD_SEC                                                     0x2000
#define MASK_REG_FW0_AON_MIPI_CSI_POWER_CTRL_RD_SEC                                                   0x1000
#define MASK_REG_FW0_AON_AON_APB_FREQ_CTRL_RD_SEC                                                     0x800
#define MASK_REG_FW0_AON_AP2DDR_SLI_LPC_CTRL_RD_SEC                                                   0x400
#define MASK_REG_FW0_AON_ISP2DDR_SLI_LPC_CTRL_RD_SEC                                                  0x200
#define MASK_REG_FW0_AON_GPU2DDR_SLI_LPC_CTRL_RD_SEC                                                  0x100
#define MASK_REG_FW0_AON_DPU2DDR_SLI_LPC_CTRL_RD_SEC                                                  0x80
#define MASK_REG_FW0_AON_DCAM2DDR_SLI_LPC_CTRL_RD_SEC                                                 0x40
#define MASK_REG_FW0_AON_PUBCP2WTLCP_SLI_LPC_CTRL_RD_SEC                                              0x20
#define MASK_REG_FW0_AON_AON2DDR_BRG_LPC_CTRL_RD_SEC                                                  0x10
#define MASK_REG_FW0_AON_APCPU2DDR_SLI_LPC_CTRL_RD_SEC                                                0x8
#define MASK_REG_FW0_AON_AUDCP2DDR_SLI_LPC_CTRL_RD_SEC                                                0x4
#define MASK_REG_FW0_AON_APCPU2AP_SLI_LPC_CTRL_RD_SEC                                                 0x2
#define MASK_REG_FW0_AON_WTLCP2DDR_SLI_LPC_CTRL_RD_SEC                                                0x1
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_1_RD_SEC                                                       0x400000
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_0_RD_SEC                                                       0x200000
#define MASK_REG_FW0_AON_SCC_DBG_BUS_RD_SEC                                                           0x100000
#define MASK_REG_FW0_AON_DBG_BUS_DATA_AUDCP_RD_SEC                                                    0x80000
#define MASK_REG_FW0_AON_DBG_BUS_DATA_PUBCP_RD_SEC                                                    0x40000
#define MASK_REG_FW0_AON_DBG_BUS_DATA_WTLCP_RD_SEC                                                    0x20000
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN2_RD_SEC                                                    0x10000
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN1_RD_SEC                                                    0x8000
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN0_RD_SEC                                                    0x4000
#define MASK_REG_FW0_AON_AON_SDIO_RD_SEC                                                              0x2000
#define MASK_REG_FW0_AON_CGM_RESCUE_RD_SEC                                                            0x1000
#define MASK_REG_FW0_AON_FUNC_TEST_BOOT_ADDR_RD_SEC                                                   0x800
#define MASK_REG_FW0_AON_LEAKAGE_SWITCH_RD_SEC                                                        0x400
#define MASK_REG_FW0_AON_LEAKAGE_MAGIC_WORD_RD_SEC                                                    0x200
#define MASK_REG_FW0_AON_PUBCP2WTL_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                       0x100
#define MASK_REG_FW0_AON_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                         0x80
#define MASK_REG_FW0_AON_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                         0x40
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_LIST_RD_SEC                                      0x20
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_W_RD_SEC                                         0x10
#define MASK_REG_FW0_AON_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R_RD_SEC                                         0x8
#define MASK_REG_FW0_AON_PLL_LOCK_OUT_SEL_RD_SEC                                                      0x4
#define MASK_REG_FW0_AON_AON_MTX_PROT_CFG_RD_SEC                                                      0x2
#define MASK_REG_FW0_AON_RES_REG4_RD_SEC                                                              0x1
#define MASK_REG_FW0_AON_AON_CHIP_ID_WR_SEC                                                           0x80000000
#define MASK_REG_FW0_AON_AON_VER_ID_WR_SEC                                                            0x40000000
#define MASK_REG_FW0_AON_AON_MFT_ID_WR_SEC                                                            0x20000000
#define MASK_REG_FW0_AON_AON_IMPL_ID_WR_SEC                                                           0x10000000
#define MASK_REG_FW0_AON_AON_PLAT_ID1_WR_SEC                                                          0x8000000
#define MASK_REG_FW0_AON_AON_PLAT_ID0_WR_SEC                                                          0x4000000
#define MASK_REG_FW0_AON_AON_CHIP_ID1_WR_SEC                                                          0x2000000
#define MASK_REG_FW0_AON_AON_CHIP_ID0_WR_SEC                                                          0x1000000
#define MASK_REG_FW0_AON_AP_AXI_CTRL_WR_SEC                                                           0x800000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL1_WR_SEC                                                       0x400000
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL0_WR_SEC                                                       0x200000
#define MASK_REG_FW0_AON_MDAR_SYS_HSDL_CFG_WR_SEC                                                     0x100000
#define MASK_REG_FW0_AON_CM4_SYS_SOFT_RST_WR_SEC                                                      0x80000
#define MASK_REG_FW0_AON_USER_RSV_FLAG1_WR_SEC                                                        0x40000
#define MASK_REG_FW0_AON_DAP_DJTAG_SEL_WR_SEC                                                         0x20000
#define MASK_REG_FW0_AON_AON_APB_CLK_SEL_WR_SEC                                                       0x10000
#define MASK_REG_FW0_AON_AON_REG_PROT_WR_SEC                                                          0x8000
#define MASK_REG_FW0_AON_AUDCP_BOOT_PROT_WR_SEC                                                       0x4000
#define MASK_REG_FW0_AON_DCXO_LC_REG1_WR_SEC                                                          0x2000
#define MASK_REG_FW0_AON_DCXO_LC_REG0_WR_SEC                                                          0x1000
#define MASK_REG_FW0_AON_CP_ARM_JTAG_CTRL_WR_SEC                                                      0x800
#define MASK_REG_FW0_AON_BB_BG_CTRL_WR_SEC                                                            0x400
#define MASK_REG_FW0_AON_BOOT_MODE_WR_SEC                                                             0x200
#define MASK_REG_FW0_AON_TS_CFG_WR_SEC                                                                0x100
#define MASK_REG_FW0_AON_PWR_CTRL_WR_SEC                                                              0x80
#define MASK_REG_FW0_AON_APB_RTC_EB0_WR_SEC                                                           0x40
#define MASK_REG_FW0_AON_APB_RST2_WR_SEC                                                              0x20
#define MASK_REG_FW0_AON_APB_RST1_WR_SEC                                                              0x10
#define MASK_REG_FW0_AON_APB_RST0_WR_SEC                                                              0x8
#define MASK_REG_FW0_AON_APB_EB2_WR_SEC                                                               0x4
#define MASK_REG_FW0_AON_APB_EB1_WR_SEC                                                               0x2
#define MASK_REG_FW0_AON_APB_EB0_WR_SEC                                                               0x1
#define MASK_REG_FW0_AON_OTG_PHY_TUNE_WR_SEC                                                          0x80000000
#define MASK_REG_FW0_AON_MBIST_EFUSE_CTRL_WR_SEC                                                      0x40000000
#define MASK_REG_FW0_AON_DBG_DJTAG_CTRL_WR_SEC                                                        0x20000000
#define MASK_REG_FW0_AON_EB_AON_ADD1_WR_SEC                                                           0x10000000
#define MASK_REG_FW0_AON_VDSP_INT_CTRL_WR_SEC                                                         0x8000000
#define MASK_REG_FW0_AON_SOFT_RST_AON_ADD1_WR_SEC                                                     0x4000000
#define MASK_REG_FW0_AON_AON_SOC_USB_CTRL_WR_SEC                                                      0x2000000
#define MASK_REG_FW0_AON_PUBCP_LPC_CTRL_WR_SEC                                                        0x1000000
#define MASK_REG_FW0_AON_WTLCP_LPC_CTRL_WR_SEC                                                        0x800000
#define MASK_REG_FW0_AON_PUBCP_CTRL_WR_SEC                                                            0x400000
#define MASK_REG_FW0_AON_PCP_SOFT_RST_WR_SEC                                                          0x200000
#define MASK_REG_FW0_AON_PCP_AON_EB_WR_SEC                                                            0x100000
#define MASK_REG_FW0_AON_WTL_WCDMA_EB_WR_SEC                                                          0x80000
#define MASK_REG_FW0_AON_WTLCP_CTRL_WR_SEC                                                            0x40000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL1_WR_SEC                                                      0x20000
#define MASK_REG_FW0_AON_WTLCP_TDSP_CTRL0_WR_SEC                                                      0x10000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL1_WR_SEC                                                      0x8000
#define MASK_REG_FW0_AON_WTLCP_LDSP_CTRL0_WR_SEC                                                      0x4000
#define MASK_REG_FW0_AON_AUDCP_CTRL_WR_SEC                                                            0x2000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL1_WR_SEC                                                       0x1000
#define MASK_REG_FW0_AON_AUDCP_DSP_CTRL0_WR_SEC                                                       0x800
#define MASK_REG_FW0_AON_CGM_CLK_TOP_REG1_WR_SEC                                                      0x400
#define MASK_REG_FW0_AON_CGM_REG1_WR_SEC                                                              0x200
#define MASK_REG_FW0_AON_RC100M_CFG_WR_SEC                                                            0x100
#define MASK_REG_FW0_AON_APB_RST3_WR_SEC                                                              0x80
#define MASK_REG_FW0_AON_SP_CFG_BUS_WR_SEC                                                            0x40
#define MASK_REG_FW0_AON_APCPU_CLK_CTRL0_WR_SEC                                                       0x20
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL3_WR_SEC                                                       0x10
#define MASK_REG_FW0_AON_AUTO_GATE_CTRL2_WR_SEC                                                       0x8
#define MASK_REG_FW0_AON_LVDSDIS_SEL_WR_SEC                                                           0x4
#define MASK_REG_FW0_AON_PLL_BG_CFG_WR_SEC                                                            0x2
#define MASK_REG_FW0_AON_CCIR_RCVR_CFG_WR_SEC                                                         0x1
#define MASK_REG_FW0_AON_APCPU_TOP_MTX_M0_LPC_CTRL_WR_SEC                                             0x80000000
#define MASK_REG_FW0_AON_APCPU_DBG_BLK_LPC_CTRL_WR_SEC                                                0x40000000
#define MASK_REG_FW0_AON_APCPU_GIC600_GIC_LPC_CTRL_WR_SEC                                             0x20000000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_GIC_LPC_CTRL_WR_SEC                                            0x10000000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_APB_LPC_CTRL_WR_SEC                                            0x8000000
#define MASK_REG_FW0_AON_APCPU_CLUSTER_ATB_LPC_CTRL_WR_SEC                                            0x4000000
#define MASK_REG_FW0_AON_APCPU_GIC_COL_LP_CTRL_WR_SEC                                                 0x2000000
#define MASK_REG_FW0_AON_APCPU_DEBUG_PWR_LP_CTRL_WR_SEC                                               0x1000000
#define MASK_REG_FW0_AON_APCPU_MONITOR_STATUS_WR_SEC                                                  0x800000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL9_WR_SEC                                                      0x400000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL8_WR_SEC                                                      0x200000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL7_WR_SEC                                                      0x100000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL6_WR_SEC                                                      0x80000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL5_WR_SEC                                                      0x40000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL4_WR_SEC                                                      0x20000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL3_WR_SEC                                                      0x10000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL2_WR_SEC                                                      0x8000
#define MASK_REG_FW0_AON_TOP_PU_NUM_CTRL1_WR_SEC                                                      0x4000
#define MASK_REG_FW0_AON_AP_SIM_TOP_CTRL_WR_SEC                                                       0x2000
#define MASK_REG_FW0_AON_PUBCP_SIM3_TOP_CTRL_WR_SEC                                                   0x1000
#define MASK_REG_FW0_AON_PUBCP_SIM2_TOP_CTRL_WR_SEC                                                   0x800
#define MASK_REG_FW0_AON_PUBCP_SIM1_TOP_CTRL_WR_SEC                                                   0x400
#define MASK_REG_FW0_AON_OVERHEAT_CTRL_WR_SEC                                                         0x200
#define MASK_REG_FW0_AON_THM2_CTRL_WR_SEC                                                             0x100
#define MASK_REG_FW0_AON_THM1_CTRL_WR_SEC                                                             0x80
#define MASK_REG_FW0_AON_THM0_CTRL_WR_SEC                                                             0x40
#define MASK_REG_FW0_AON_LVDSRF_CTRL_WR_SEC                                                           0x20
#define MASK_REG_FW0_AON_USB_CLK_REF_SEL_WR_SEC                                                       0x10
#define MASK_REG_FW0_AON_OTG_CTRL1_WR_SEC                                                             0x8
#define MASK_REG_FW0_AON_OTG_CTRL0_WR_SEC                                                             0x4
#define MASK_REG_FW0_AON_OTG_PHY_CTRL_WR_SEC                                                          0x2
#define MASK_REG_FW0_AON_OTG_PHY_TEST_WR_SEC                                                          0x1
#define MASK_REG_FW0_AON_AP2MM_SLI_LPC_CTRL_WR_SEC                                                    0x80000000
#define MASK_REG_FW0_AON_AP2GPU_SLI_LPC_CTRL_WR_SEC                                                   0x40000000
#define MASK_REG_FW0_AON_AON_MTX_S9_LPC_CTRL_WR_SEC                                                   0x20000000
#define MASK_REG_FW0_AON_AON_MTX_S8_LPC_CTRL_WR_SEC                                                   0x10000000
#define MASK_REG_FW0_AON_AON_MTX_S7_LPC_CTRL_WR_SEC                                                   0x8000000
#define MASK_REG_FW0_AON_AON_MTX_S6_LPC_CTRL_WR_SEC                                                   0x4000000
#define MASK_REG_FW0_AON_AON_MTX_S5_LPC_CTRL_WR_SEC                                                   0x2000000
#define MASK_REG_FW0_AON_AON_MTX_S4_LPC_CTRL_WR_SEC                                                   0x1000000
#define MASK_REG_FW0_AON_AON_MTX_S3_LPC_CTRL_WR_SEC                                                   0x800000
#define MASK_REG_FW0_AON_AON_MTX_S2_LPC_CTRL_WR_SEC                                                   0x400000
#define MASK_REG_FW0_AON_AON_MTX_S1_LPC_CTRL_WR_SEC                                                   0x200000
#define MASK_REG_FW0_AON_AON_MTX_S0_LPC_CTRL_WR_SEC                                                   0x100000
#define MASK_REG_FW0_AON_AON_MTX_M6_LPC_CTRL_WR_SEC                                                   0x80000
#define MASK_REG_FW0_AON_AON_MTX_M5_LPC_CTRL_WR_SEC                                                   0x40000
#define MASK_REG_FW0_AON_AON_MTX_M4_LPC_CTRL_WR_SEC                                                   0x20000
#define MASK_REG_FW0_AON_AON_MTX_M3_LPC_CTRL_WR_SEC                                                   0x10000
#define MASK_REG_FW0_AON_AON_MTX_M2_LPC_CTRL_WR_SEC                                                   0x8000
#define MASK_REG_FW0_AON_AON_MTX_M1_LPC_CTRL_WR_SEC                                                   0x4000
#define MASK_REG_FW0_AON_AON_MTX_M0_LPC_CTRL_WR_SEC                                                   0x2000
#define MASK_REG_FW0_AON_AON_MTX_MAIN_LPC_CTRL_WR_SEC                                                 0x1000
#define MASK_REG_FW0_AON_CM42AON_LPC_CTRL_WR_SEC                                                      0x800
#define MASK_REG_FW0_AON_PUBCP2WTL_ASYNC_BRIDGE_LPC_CTRL_WR_SEC                                       0x400
#define MASK_REG_FW0_AON_DDRPHY_VREP_WR_SEC                                                           0x200
#define MASK_REG_FW0_AON_PUB_CLK_GATING_CTRL_WR_SEC                                                   0x100
#define MASK_REG_FW0_AON_DPLL_CTRL_WR_SEC                                                             0x80
#define MASK_REG_FW0_AON_MPLL2_CTRL_WR_SEC                                                            0x40
#define MASK_REG_FW0_AON_MPLL1_CTRL_WR_SEC                                                            0x20
#define MASK_REG_FW0_AON_MPLL0_CTRL_WR_SEC                                                            0x10
#define MASK_REG_FW0_AON_APCPU_QOS_CTRL_WR_SEC                                                        0x8
#define MASK_REG_FW0_AON_APCPU_DDR_AB_LPC_CTRL_WR_SEC                                                 0x4
#define MASK_REG_FW0_AON_APCPU_CLUSTER_SCU_LPC_CTRL_WR_SEC                                            0x2
#define MASK_REG_FW0_AON_APCPU_PU_NUM_CTRL_WR_SEC                                                     0x1
#define MASK_REG_FW0_AON_RES_REG3_WR_SEC                                                              0x80000000
#define MASK_REG_FW0_AON_RES_REG2_WR_SEC                                                              0x40000000
#define MASK_REG_FW0_AON_RES_REG1_WR_SEC                                                              0x20000000
#define MASK_REG_FW0_AON_RES_REG0_WR_SEC                                                              0x10000000
#define MASK_REG_FW0_AON_DEVICE_LIFE_CYCLE_WR_SEC                                                     0x8000000
#define MASK_REG_FW0_AON_BOND_OPT0_WR_SEC                                                             0x4000000
#define MASK_REG_FW0_AON_WDG_RST_FLAG_WR_SEC                                                          0x2000000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL5_WR_SEC                                                0x1000000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL4_WR_SEC                                                0x800000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL3_WR_SEC                                                0x400000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL2_WR_SEC                                                0x200000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL1_WR_SEC                                                0x100000
#define MASK_REG_FW0_AON_APCPU_INT_ENABLE_CTRL0_WR_SEC                                                0x80000
#define MASK_REG_FW0_AON_PUBCP_SDIO0_PHY_CTRL_WR_SEC                                                  0x40000
#define MASK_REG_FW0_AON_AP_SDIO2_PHY_CTRL_WR_SEC                                                     0x20000
#define MASK_REG_FW0_AON_AP_SDIO1_PHY_CTRL_WR_SEC                                                     0x10000
#define MASK_REG_FW0_AON_AP_SDIO0_PHY_CTRL_WR_SEC                                                     0x8000
#define MASK_REG_FW0_AON_AP_EMMC_PHY_CTRL_WR_SEC                                                      0x4000
#define MASK_REG_FW0_AON_SINDRV_POWER_CTRL_WR_SEC                                                     0x2000
#define MASK_REG_FW0_AON_MIPI_CSI_POWER_CTRL_WR_SEC                                                   0x1000
#define MASK_REG_FW0_AON_AON_APB_FREQ_CTRL_WR_SEC                                                     0x800
#define MASK_REG_FW0_AON_AP2DDR_SLI_LPC_CTRL_WR_SEC                                                   0x400
#define MASK_REG_FW0_AON_ISP2DDR_SLI_LPC_CTRL_WR_SEC                                                  0x200
#define MASK_REG_FW0_AON_GPU2DDR_SLI_LPC_CTRL_WR_SEC                                                  0x100
#define MASK_REG_FW0_AON_DPU2DDR_SLI_LPC_CTRL_WR_SEC                                                  0x80
#define MASK_REG_FW0_AON_DCAM2DDR_SLI_LPC_CTRL_WR_SEC                                                 0x40
#define MASK_REG_FW0_AON_PUBCP2WTLCP_SLI_LPC_CTRL_WR_SEC                                              0x20
#define MASK_REG_FW0_AON_AON2DDR_BRG_LPC_CTRL_WR_SEC                                                  0x10
#define MASK_REG_FW0_AON_APCPU2DDR_SLI_LPC_CTRL_WR_SEC                                                0x8
#define MASK_REG_FW0_AON_AUDCP2DDR_SLI_LPC_CTRL_WR_SEC                                                0x4
#define MASK_REG_FW0_AON_APCPU2AP_SLI_LPC_CTRL_WR_SEC                                                 0x2
#define MASK_REG_FW0_AON_WTLCP2DDR_SLI_LPC_CTRL_WR_SEC                                                0x1
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_1_WR_SEC                                                       0x400000
#define MASK_REG_FW0_AON_AON_FUNC_CTRL_0_WR_SEC                                                       0x200000
#define MASK_REG_FW0_AON_SCC_DBG_BUS_WR_SEC                                                           0x100000
#define MASK_REG_FW0_AON_DBG_BUS_DATA_AUDCP_WR_SEC                                                    0x80000
#define MASK_REG_FW0_AON_DBG_BUS_DATA_PUBCP_WR_SEC                                                    0x40000
#define MASK_REG_FW0_AON_DBG_BUS_DATA_WTLCP_WR_SEC                                                    0x20000
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN2_WR_SEC                                                    0x10000
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN1_WR_SEC                                                    0x8000
#define MASK_REG_FW0_AON_SP_WAKEUP_MASK_EN0_WR_SEC                                                    0x4000
#define MASK_REG_FW0_AON_AON_SDIO_WR_SEC                                                              0x2000
#define MASK_REG_FW0_AON_CGM_RESCUE_WR_SEC                                                            0x1000
#define MASK_REG_FW0_AON_FUNC_TEST_BOOT_ADDR_WR_SEC                                                   0x800
#define MASK_REG_FW0_AON_LEAKAGE_SWITCH_WR_SEC                                                        0x400
#define MASK_REG_FW0_AON_LEAKAGE_MAGIC_WORD_WR_SEC                                                    0x200
#define MASK_REG_FW0_AON_PUBCP2WTL_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                       0x100
#define MASK_REG_FW0_AON_WTL2DDR_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                         0x80
#define MASK_REG_FW0_AON_AUD2DDR_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                         0x40
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_LIST_WR_SEC                                      0x20
#define MASK_REG_FW0_AON_AON2DDR_BRIDGE_DEBUG_SIGNAL_W_WR_SEC                                         0x10
#define MASK_REG_FW0_AON_CPU2DDR_BRIDGE_DEBUG_SIGNAL_R_WR_SEC                                         0x8
#define MASK_REG_FW0_AON_PLL_LOCK_OUT_SEL_WR_SEC                                                      0x4
#define MASK_REG_FW0_AON_AON_MTX_PROT_CFG_WR_SEC                                                      0x2
#define MASK_REG_FW0_AON_RES_REG4_WR_SEC                                                              0x1
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY0                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY1                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY2                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY3                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY4                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY5                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY6                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY7                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY8                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY9                                                         0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY10                                                        0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY11                                                        0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY12                                                        0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY13                                                        0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY14                                                        0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ADDR_ARRAY15                                                        0xffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY0                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY1                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY2                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY3                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY4                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY5                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY6                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY7                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY8                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY9                                                              0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY10                                                             0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY11                                                             0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY12                                                             0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY13                                                             0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY14                                                             0xffffffff
#define MASK_REG_FW0_AON_BIT_CTRL_ARRAY15                                                             0xffffffff
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_GPLL_SOFT_CNT_DONE                                    0x100000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_ISPPLL_SOFT_CNT_DONE                                  0x80000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_1536M_SOFT_CNT_DONE                             0x40000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_768M_SOFT_CNT_DONE                              0x20000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_512M_SOFT_CNT_DONE                              0x10000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_TWPLL_307M_SOFT_CNT_DONE                              0x8000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_1228M_SOFT_CNT_DONE                            0x4000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_614M_SOFT_CNT_DONE                             0x2000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_409M_SOFT_CNT_DONE                             0x1000
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_LTEPLL_245M_SOFT_CNT_DONE                             0x800
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_XBUF0_SOFT_CNT_DONE                                   0x400
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_XBUF1_SOFT_CNT_DONE                                   0x200
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RPLL_390M_SOFT_CNT_DONE                               0x100
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RPLL_26M_SOFT_CNT_DONE                                0x80
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_RCO_SOFT_CNT_DONE                                     0x40
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_MPLL0_SOFT_CNT_DONE                                   0x20
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_MPLL1_SOFT_CNT_DONE                                   0x10
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_MPLL2_SOFT_CNT_DONE                                   0x8
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_DPLL0_SOFT_CNT_DONE                                   0x4
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_CPLL_511M_SOFT_CNT_DONE                               0x2
#define MASK_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG_CPLL_78M_SOFT_CNT_DONE                                0x1
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_GPLL_WAIT_AUTO_GATE_SEL                                0x100000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_ISPPLL_WAIT_AUTO_GATE_SEL                              0x80000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_1536M_WAIT_AUTO_GATE_SEL                         0x40000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_768M_WAIT_AUTO_GATE_SEL                          0x20000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_512M_WAIT_AUTO_GATE_SEL                          0x10000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_TWPLL_307M_WAIT_AUTO_GATE_SEL                          0x8000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_1228M_WAIT_AUTO_GATE_SEL                        0x4000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_614M_WAIT_AUTO_GATE_SEL                         0x2000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_409M_WAIT_AUTO_GATE_SEL                         0x1000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_LTEPLL_245M_WAIT_AUTO_GATE_SEL                         0x800
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_XBUF0_WAIT_AUTO_GATE_SEL                               0x400
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_XBUF1_WAIT_AUTO_GATE_SEL                               0x200
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RPLL_390M_WAIT_AUTO_GATE_SEL                           0x100
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RPLL_26M_WAIT_AUTO_GATE_SEL                            0x80
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_RCO_WAIT_AUTO_GATE_SEL                                 0x40
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_MPLL0_WAIT_AUTO_GATE_SEL                               0x20
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_MPLL1_WAIT_AUTO_GATE_SEL                               0x10
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_MPLL2_WAIT_AUTO_GATE_SEL                               0x8
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_DPLL0_WAIT_AUTO_GATE_SEL                               0x4
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_CPLL_511M_WAIT_AUTO_GATE_SEL                           0x2
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG_CPLL_78M_WAIT_AUTO_GATE_SEL                            0x1
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_GPLL_WAIT_FORCE_EN                                  0x100000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_ISPPLL_WAIT_FORCE_EN                                0x80000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_1536M_WAIT_FORCE_EN                           0x40000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_768M_WAIT_FORCE_EN                            0x20000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_512M_WAIT_FORCE_EN                            0x10000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_TWPLL_307M_WAIT_FORCE_EN                            0x8000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_1228M_WAIT_FORCE_EN                          0x4000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_614M_WAIT_FORCE_EN                           0x2000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_409M_WAIT_FORCE_EN                           0x1000
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_LTEPLL_245M_WAIT_FORCE_EN                           0x800
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_XBUF0_WAIT_FORCE_EN                                 0x400
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_XBUF1_WAIT_FORCE_EN                                 0x200
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RPLL_390M_WAIT_FORCE_EN                             0x100
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RPLL_26M_WAIT_FORCE_EN                              0x80
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_RCO_WAIT_FORCE_EN                                   0x40
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL0_WAIT_FORCE_EN                                 0x20
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL1_WAIT_FORCE_EN                                 0x10
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_MPLL2_WAIT_FORCE_EN                                 0x8
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_DPLL0_WAIT_FORCE_EN                                 0x4
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_CPLL_511M_WAIT_FORCE_EN                             0x2
#define MASK_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG_CPLL_78M_WAIT_FORCE_EN                              0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_GPLL_DIV_40M_AUTO_GATE_SEL                               0x80000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_ISPPLL_DIV_29M2_AUTO_GATE_SEL                            0x40000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_ISPPLL_DIV_78M_AUTO_GATE_SEL                             0x20000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_122M9_AUTO_GATE_SEL                      0x10000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_61M4_AUTO_GATE_SEL                       0x8000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_30M7_AUTO_GATE_SEL                       0x4000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_49M2_AUTO_GATE_SEL                       0x2000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_245M_24M6_AUTO_GATE_SEL                       0x1000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_409M_204M8_AUTO_GATE_SEL                      0x800000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_409M_102M4_AUTO_GATE_SEL                      0x400000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_614M_307M2_AUTO_GATE_SEL                      0x200000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_LTEPLL_DIV_614M_153M6_AUTO_GATE_SEL                      0x100000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_4M_AUTO_GATE_SEL                                 0x80000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_2M_AUTO_GATE_SEL                                 0x40000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RCO_DIV_25M_AUTO_GATE_SEL                                0x20000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_130M_AUTO_GATE_SEL                         0x10000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_43M3_AUTO_GATE_SEL                         0x8000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_78M_AUTO_GATE_SEL                          0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RPLL_DIV_390M_55M7_AUTO_GATE_SEL                         0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RTC_DIV_3K_AUTO_GATE_SEL                                 0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_RTC_DIV_1K_AUTO_GATE_SEL                                 0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_153M6_AUTO_GATE_SEL                       0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_76M8_AUTO_GATE_SEL                        0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_38M4_AUTO_GATE_SEL                        0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_102M4_AUTO_GATE_SEL                       0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_307M_51M2_AUTO_GATE_SEL                        0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_256M_AUTO_GATE_SEL                        0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_128M_AUTO_GATE_SEL                        0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_64M_AUTO_GATE_SEL                         0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_170M7_AUTO_GATE_SEL                       0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_512M_85M3_AUTO_GATE_SEL                        0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG_TWPLL_DIV_768M_384M_AUTO_GATE_SEL                        0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_192M_AUTO_GATE_SEL                        0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_96M_AUTO_GATE_SEL                         0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_48M_AUTO_GATE_SEL                         0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_TWPLL_DIV_768M_12M_AUTO_GATE_SEL                         0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_2M_AUTO_GATE_SEL                               0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_1M_AUTO_GATE_SEL                               0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_250K_AUTO_GATE_SEL                             0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_13M_AUTO_GATE_SEL                              0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_6M5_AUTO_GATE_SEL                              0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_8M7_AUTO_GATE_SEL                              0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG_XBUF0_DIV_4M3_AUTO_GATE_SEL                              0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_GPLL_DIV_40M_FORCE_EN                                 0x80000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_ISPPLL_DIV_29M2_FORCE_EN                              0x40000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_ISPPLL_DIV_78M_FORCE_EN                               0x20000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_122M9_FORCE_EN                        0x10000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_61M4_FORCE_EN                         0x8000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_30M7_FORCE_EN                         0x4000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_49M2_FORCE_EN                         0x2000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_245M_24M6_FORCE_EN                         0x1000000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_409M_204M8_FORCE_EN                        0x800000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_409M_102M4_FORCE_EN                        0x400000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_614M_307M2_FORCE_EN                        0x200000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_LTEPLL_DIV_614M_153M6_FORCE_EN                        0x100000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_4M_FORCE_EN                                   0x80000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_2M_FORCE_EN                                   0x40000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RCO_DIV_25M_FORCE_EN                                  0x20000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_130M_FORCE_EN                           0x10000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_43M3_FORCE_EN                           0x8000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_78M_FORCE_EN                            0x4000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RPLL_DIV_390M_55M7_FORCE_EN                           0x2000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RTC_DIV_3K_FORCE_EN                                   0x1000
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_RTC_DIV_1K_FORCE_EN                                   0x800
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_153M6_FORCE_EN                         0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_76M8_FORCE_EN                          0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_38M4_FORCE_EN                          0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_102M4_FORCE_EN                         0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_307M_51M2_FORCE_EN                          0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_256M_FORCE_EN                          0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_128M_FORCE_EN                          0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_64M_FORCE_EN                           0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_170M7_FORCE_EN                         0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_512M_85M3_FORCE_EN                          0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG_TWPLL_DIV_768M_384M_FORCE_EN                          0x1
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_192M_FORCE_EN                          0x400
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_96M_FORCE_EN                           0x200
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_48M_FORCE_EN                           0x100
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_TWPLL_DIV_768M_12M_FORCE_EN                           0x80
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_2M_FORCE_EN                                 0x40
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_1M_FORCE_EN                                 0x20
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_250K_FORCE_EN                               0x10
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_13M_FORCE_EN                                0x8
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_6M5_FORCE_EN                                0x4
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_8M7_FORCE_EN                                0x2
#define MASK_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG_XBUF0_DIV_4M3_FORCE_EN                                0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_26M_APCPU_AUTO_GATE_SEL                         0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_1228M8_APCPU_AUTO_GATE_SEL                   0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_1536M_APCPU_AUTO_GATE_SEL                     0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_768M_APCPU_AUTO_GATE_SEL                      0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_512M_APCPU_AUTO_GATE_SEL                      0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_APCPU_AUTO_GATE_SEL                      0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_APCPU_AUTO_GATE_SEL                     0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_26M_AP_AUTO_GATE_SEL                            0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_1M_AP_AUTO_GATE_SEL                             0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_AP_AUTO_GATE_SEL                         0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_307M2_AP_AUTO_GATE_SEL                        0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_256M_AP_AUTO_GATE_SEL                         0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_AP_AUTO_GATE_SEL                         0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_AP_AUTO_GATE_SEL                        0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_128M_AP_AUTO_GATE_SEL                         0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_96M_AP_AUTO_GATE_SEL                          0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_76M8_AP_AUTO_GATE_SEL                         0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_64M_AP_AUTO_GATE_SEL                          0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_51M2_AP_AUTO_GATE_SEL                         0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_48M_AP_AUTO_GATE_SEL                          0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_409M6_AP_AUTO_GATE_SEL                       0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_LTEPLL_204M8_AP_AUTO_GATE_SEL                       0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_RPLL_390M_AP_AUTO_GATE_SEL                          0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_384M_DISP_AP_AUTO_GATE_SEL                    0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_307M2_DISP_AP_AUTO_GATE_SEL                   0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_256M_DISP_AP_AUTO_GATE_SEL                    0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_192M_DISP_AP_AUTO_GATE_SEL                    0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_153M6_DISP_AP_AUTO_GATE_SEL                   0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_128M_DISP_AP_AUTO_GATE_SEL                    0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_TWPLL_96M_DISP_AP_AUTO_GATE_SEL                     0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_XTL_26M_GPU_AUTO_GATE_SEL                           0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG_CGM_GPLL_800M_GPU_AUTO_GATE_SEL                         0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_LTEPLL_614M4_GPU_AUTO_GATE_SEL                      0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_768M_GPU_AUTO_GATE_SEL                        0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_512M_GPU_AUTO_GATE_SEL                        0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_GPU_AUTO_GATE_SEL                        0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_XTL_26M_PUB_AUTO_GATE_SEL                           0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_PUB_AUTO_GATE_SEL                        0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_XTL_26M_MM_AUTO_GATE_SEL                            0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_ISPPLL_468M_MM_AUTO_GATE_SEL                        0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_MM_AUTO_GATE_SEL                         0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_307M2_MM_AUTO_GATE_SEL                        0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_256M_MM_AUTO_GATE_SEL                         0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_192M_MM_AUTO_GATE_SEL                         0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_153M6_MM_AUTO_GATE_SEL                        0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_MM_AUTO_GATE_SEL                         0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_96M_MM_AUTO_GATE_SEL                          0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_76M8_MM_AUTO_GATE_SEL                         0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_48M_MM_AUTO_GATE_SEL                          0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_LTEPLL_204M8_MM_AUTO_GATE_SEL                       0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_512M_WTLCP_AUTO_GATE_SEL                      0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_384M_WTLCP_AUTO_GATE_SEL                      0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_307M2_WTLCP_AUTO_GATE_SEL                     0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_256M_WTLCP_AUTO_GATE_SEL                      0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_192M_WTLCP_AUTO_GATE_SEL                      0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_153M6_WTLCP_AUTO_GATE_SEL                     0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_128M_WTLCP_AUTO_GATE_SEL                      0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_102M4_WTLCP_AUTO_GATE_SEL                     0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_96M_WTLCP_AUTO_GATE_SEL                       0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_85M3_WTLCP_AUTO_GATE_SEL                      0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_76M8_WTLCP_AUTO_GATE_SEL                      0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_64M_WTLCP_AUTO_GATE_SEL                       0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_51M2_WTLCP_AUTO_GATE_SEL                      0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG_CGM_TWPLL_48M_WTLCP_AUTO_GATE_SEL                       0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_614M4_WTLCP_AUTO_GATE_SEL                    0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_307M2_WTLCP_AUTO_GATE_SEL                    0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_245M76_WTLCP_AUTO_GATE_SEL                   0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_204M8_WTLCP_AUTO_GATE_SEL                    0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_153M6_WTLCP_AUTO_GATE_SEL                    0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_122M88_WTLCP_AUTO_GATE_SEL                   0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_102M4_WTLCP_AUTO_GATE_SEL                    0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_LTEPLL_61M44_WTLCP_AUTO_GATE_SEL                    0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_RPLL_26M_WTLCP_AUTO_GATE_SEL                        0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_CPLL_511M18_CDMA_AUTO_GATE_SEL                      0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_CPLL_78M64_CDMA_AUTO_GATE_SEL                       0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_RPLL_26M_CDMA_AUTO_GATE_SEL                         0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_512M_PUBCP_AUTO_GATE_SEL                      0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_384M_PUBCP_AUTO_GATE_SEL                      0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_307M2_PUBCP_AUTO_GATE_SEL                     0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_256M_PUBCP_AUTO_GATE_SEL                      0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_192M_PUBCP_AUTO_GATE_SEL                      0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_153M6_PUBCP_AUTO_GATE_SEL                     0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_128M_PUBCP_AUTO_GATE_SEL                      0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_96M_PUBCP_AUTO_GATE_SEL                       0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_64M_PUBCP_AUTO_GATE_SEL                       0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_51M2_PUBCP_AUTO_GATE_SEL                      0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_48M_PUBCP_AUTO_GATE_SEL                       0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_XTL_26M_PUBCP_AUTO_GATE_SEL                         0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_512M_AUDCP_AUTO_GATE_SEL                      0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_384M_AUDCP_AUTO_GATE_SEL                      0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_307M2_AUDCP_AUTO_GATE_SEL                     0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_256M_AUDCP_AUTO_GATE_SEL                      0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_192M_AUDCP_AUTO_GATE_SEL                      0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_153M6_AUDCP_AUTO_GATE_SEL                     0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_128M_AUDCP_AUTO_GATE_SEL                      0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG_CGM_TWPLL_96M_AUDCP_AUTO_GATE_SEL                       0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_64M_AUDCP_AUTO_GATE_SEL                       0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_51M2_AUDCP_AUTO_GATE_SEL                      0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_48M_AUDCP_AUTO_GATE_SEL                       0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_38M4_AUDCP_AUTO_GATE_SEL                      0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_LTEPLL_614M4_AUDCP_AUTO_GATE_SEL                    0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_LTEPLL_24M576_AUDCP_AUTO_GATE_SEL                   0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_AUD_26M_AUDCP_AUTO_GATE_SEL                         0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RPLL_26M_AON_AUTO_GATE_SEL                          0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RPLL_390M_AON_AUTO_GATE_SEL                         0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_26M_AON_AUTO_GATE_SEL                           0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_13M_AON_AUTO_GATE_SEL                           0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_6M5_AON_AUTO_GATE_SEL                           0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_4M_AON_AUTO_GATE_SEL                            0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_2M_AON_AUTO_GATE_SEL                            0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_1M_AON_AUTO_GATE_SEL                            0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_XTL_250K_AON_AUTO_GATE_SEL                          0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_AUD_26M_AON_AUTO_GATE_SEL                           0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_100M_AON_AUTO_GATE_SEL                          0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_25M_AON_AUTO_GATE_SEL                           0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_4M_AON_AUTO_GATE_SEL                            0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_RCO_2M_AON_AUTO_GATE_SEL                            0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_GPLL_40M_AON_AUTO_GATE_SEL                          0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_ISPPLL_29M25_AON_AUTO_GATE_SEL                      0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_ISPPLL_78M_AON_AUTO_GATE_SEL                        0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_768M_AON_AUTO_GATE_SEL                        0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_512M_AON_AUTO_GATE_SEL                        0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_384M_AON_AUTO_GATE_SEL                        0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_307M2_AON_AUTO_GATE_SEL                       0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_256M_AON_AUTO_GATE_SEL                        0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_192M_AON_AUTO_GATE_SEL                        0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_153M6_AON_AUTO_GATE_SEL                       0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG_CGM_TWPLL_128M_AON_AUTO_GATE_SEL                        0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_96M_AON_AUTO_GATE_SEL                         0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_76M8_AON_AUTO_GATE_SEL                        0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_64M_AON_AUTO_GATE_SEL                         0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_51M2_AON_AUTO_GATE_SEL                        0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_48M_AON_AUTO_GATE_SEL                         0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_38M4_AON_AUTO_GATE_SEL                        0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_TWPLL_12M_AON_AUTO_GATE_SEL                         0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_LTEPLL_409M6_AON_AUTO_GATE_SEL                      0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_LTEPLL_30M72_AON_AUTO_GATE_SEL                      0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_MPLL0_56M25_AON_AUTO_GATE_SEL                       0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_MPLL1_62M5_AON_AUTO_GATE_SEL                        0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_MPLL2_46M88_AON_AUTO_GATE_SEL                       0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SEL4_CFG_CGM_DPLL0_50M_AON_AUTO_GATE_SEL                         0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_26M_APCPU_FORCE_EN                           0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_1228M8_APCPU_FORCE_EN                     0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_1536M_APCPU_FORCE_EN                       0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_768M_APCPU_FORCE_EN                        0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_512M_APCPU_FORCE_EN                        0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_APCPU_FORCE_EN                        0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_APCPU_FORCE_EN                       0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_26M_AP_FORCE_EN                              0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_1M_AP_FORCE_EN                               0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_AP_FORCE_EN                           0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_307M2_AP_FORCE_EN                          0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_256M_AP_FORCE_EN                           0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_AP_FORCE_EN                           0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_AP_FORCE_EN                          0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_128M_AP_FORCE_EN                           0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_96M_AP_FORCE_EN                            0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_76M8_AP_FORCE_EN                           0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_64M_AP_FORCE_EN                            0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_51M2_AP_FORCE_EN                           0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_48M_AP_FORCE_EN                            0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_409M6_AP_FORCE_EN                         0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_LTEPLL_204M8_AP_FORCE_EN                         0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_RPLL_390M_AP_FORCE_EN                            0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_384M_DISP_AP_FORCE_EN                      0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_307M2_DISP_AP_FORCE_EN                     0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_256M_DISP_AP_FORCE_EN                      0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_192M_DISP_AP_FORCE_EN                      0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_153M6_DISP_AP_FORCE_EN                     0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_128M_DISP_AP_FORCE_EN                      0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_TWPLL_96M_DISP_AP_FORCE_EN                       0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_XTL_26M_GPU_FORCE_EN                             0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG_CGM_GPLL_800M_GPU_FORCE_EN                           0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_LTEPLL_614M4_GPU_FORCE_EN                        0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_768M_GPU_FORCE_EN                          0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_512M_GPU_FORCE_EN                          0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_GPU_FORCE_EN                          0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_XTL_26M_PUB_FORCE_EN                             0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_PUB_FORCE_EN                          0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_XTL_26M_MM_FORCE_EN                              0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_ISPPLL_468M_MM_FORCE_EN                          0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_MM_FORCE_EN                           0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_307M2_MM_FORCE_EN                          0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_256M_MM_FORCE_EN                           0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_192M_MM_FORCE_EN                           0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_153M6_MM_FORCE_EN                          0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_MM_FORCE_EN                           0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_96M_MM_FORCE_EN                            0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_76M8_MM_FORCE_EN                           0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_48M_MM_FORCE_EN                            0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_LTEPLL_204M8_MM_FORCE_EN                         0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_512M_WTLCP_FORCE_EN                        0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_384M_WTLCP_FORCE_EN                        0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_307M2_WTLCP_FORCE_EN                       0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_256M_WTLCP_FORCE_EN                        0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_192M_WTLCP_FORCE_EN                        0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_153M6_WTLCP_FORCE_EN                       0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_128M_WTLCP_FORCE_EN                        0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_102M4_WTLCP_FORCE_EN                       0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_96M_WTLCP_FORCE_EN                         0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_85M3_WTLCP_FORCE_EN                        0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_76M8_WTLCP_FORCE_EN                        0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_64M_WTLCP_FORCE_EN                         0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_51M2_WTLCP_FORCE_EN                        0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG_CGM_TWPLL_48M_WTLCP_FORCE_EN                         0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_614M4_WTLCP_FORCE_EN                      0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_307M2_WTLCP_FORCE_EN                      0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_245M76_WTLCP_FORCE_EN                     0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_204M8_WTLCP_FORCE_EN                      0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_153M6_WTLCP_FORCE_EN                      0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_122M88_WTLCP_FORCE_EN                     0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_102M4_WTLCP_FORCE_EN                      0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_LTEPLL_61M44_WTLCP_FORCE_EN                      0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_RPLL_26M_WTLCP_FORCE_EN                          0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_CPLL_511M18_CDMA_FORCE_EN                        0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_CPLL_78M64_CDMA_FORCE_EN                         0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_RPLL_26M_CDMA_FORCE_EN                           0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_512M_PUBCP_FORCE_EN                        0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_384M_PUBCP_FORCE_EN                        0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_307M2_PUBCP_FORCE_EN                       0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_256M_PUBCP_FORCE_EN                        0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_192M_PUBCP_FORCE_EN                        0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_153M6_PUBCP_FORCE_EN                       0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_128M_PUBCP_FORCE_EN                        0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_96M_PUBCP_FORCE_EN                         0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_64M_PUBCP_FORCE_EN                         0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_51M2_PUBCP_FORCE_EN                        0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_48M_PUBCP_FORCE_EN                         0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_XTL_26M_PUBCP_FORCE_EN                           0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_512M_AUDCP_FORCE_EN                        0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_384M_AUDCP_FORCE_EN                        0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_307M2_AUDCP_FORCE_EN                       0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_256M_AUDCP_FORCE_EN                        0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_192M_AUDCP_FORCE_EN                        0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_153M6_AUDCP_FORCE_EN                       0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_128M_AUDCP_FORCE_EN                        0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG_CGM_TWPLL_96M_AUDCP_FORCE_EN                         0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_64M_AUDCP_FORCE_EN                         0x80000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_51M2_AUDCP_FORCE_EN                        0x40000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_48M_AUDCP_FORCE_EN                         0x20000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_38M4_AUDCP_FORCE_EN                        0x10000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_LTEPLL_614M4_AUDCP_FORCE_EN                      0x8000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_LTEPLL_24M576_AUDCP_FORCE_EN                     0x4000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_AUD_26M_AUDCP_FORCE_EN                           0x2000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RPLL_26M_AON_FORCE_EN                            0x1000000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RPLL_390M_AON_FORCE_EN                           0x800000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_26M_AON_FORCE_EN                             0x400000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_13M_AON_FORCE_EN                             0x200000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_6M5_AON_FORCE_EN                             0x100000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_4M_AON_FORCE_EN                              0x80000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_2M_AON_FORCE_EN                              0x40000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_1M_AON_FORCE_EN                              0x20000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_XTL_250K_AON_FORCE_EN                            0x10000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_AUD_26M_AON_FORCE_EN                             0x8000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_100M_AON_FORCE_EN                            0x4000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_25M_AON_FORCE_EN                             0x2000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_4M_AON_FORCE_EN                              0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_RCO_2M_AON_FORCE_EN                              0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_GPLL_40M_AON_FORCE_EN                            0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_ISPPLL_29M25_AON_FORCE_EN                        0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_ISPPLL_78M_AON_FORCE_EN                          0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_768M_AON_FORCE_EN                          0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_512M_AON_FORCE_EN                          0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_384M_AON_FORCE_EN                          0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_307M2_AON_FORCE_EN                         0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_256M_AON_FORCE_EN                          0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_192M_AON_FORCE_EN                          0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_153M6_AON_FORCE_EN                         0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG_CGM_TWPLL_128M_AON_FORCE_EN                          0x1
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_96M_AON_FORCE_EN                           0x1000
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_76M8_AON_FORCE_EN                          0x800
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_64M_AON_FORCE_EN                           0x400
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_51M2_AON_FORCE_EN                          0x200
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_48M_AON_FORCE_EN                           0x100
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_38M4_AON_FORCE_EN                          0x80
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_TWPLL_12M_AON_FORCE_EN                           0x40
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_LTEPLL_409M6_AON_FORCE_EN                        0x20
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_LTEPLL_30M72_AON_FORCE_EN                        0x10
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_MPLL0_56M25_AON_FORCE_EN                         0x8
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_MPLL1_62M5_AON_FORCE_EN                          0x4
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_MPLL2_46M88_AON_FORCE_EN                         0x2
#define MASK_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL4_CFG_CGM_DPLL0_50M_AON_FORCE_EN                           0x1
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AP_SEL                          0x10000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AP_SEL                           0x8000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AP_SEL                           0x4000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AP_SEL                           0x2000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_DISP_AP_SEL                     0x1000000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_DISP_AP_SEL                      0x800000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_MM_SEL                          0x400000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_MM_SEL                           0x200000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_MM_SEL                           0x100000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_WTLCP_SEL                       0x80000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_WTLCP_SEL                        0x40000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_WTLCP_SEL                        0x20000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_WTLCP_SEL                        0x10000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_RPLL_26M_WTLCP_SEL                         0x8000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_CPLL_511M18_CDMA_SEL                       0x4000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_RPLL_26M_CDMA_SEL                          0x2000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_PUBCP_SEL                       0x1000
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_PUBCP_SEL                        0x800
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_PUBCP_SEL                        0x400
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_PUBCP_SEL                        0x200
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AUDCP_SEL                       0x100
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AUDCP_SEL                        0x80
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AUDCP_SEL                        0x40
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AUDCP_SEL                        0x20
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_AUD_26M_AUDCP_SEL                          0x10
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_192M_AON_SEL                         0x8
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_96M_AON_SEL                          0x4
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_64M_AON_SEL                          0x2
#define MASK_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG_CGM_TWPLL_48M_AON_SEL                          0x1
#define MASK_PRE_DIV_CLK_GEN_MONITOR_WAIT_EN_STATUS0_CFG_MONITOR_WAIT_EN_STATUS                       0x1fffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS00_CFG_MONITOR_DIV_AUTO_EN_STATUS0             0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS10_CFG_MONITOR_DIV_AUTO_EN_STATUS1             0x7ff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS00_CFG_MONITOR_GATE_AUTO_EN_STATUS0           0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS10_CFG_MONITOR_GATE_AUTO_EN_STATUS1           0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS20_CFG_MONITOR_GATE_AUTO_EN_STATUS2           0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS30_CFG_MONITOR_GATE_AUTO_EN_STATUS3           0xffffffff
#define MASK_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS40_CFG_MONITOR_GATE_AUTO_EN_STATUS4           0x1fff
#define MASK_AP_AHB_CKG_EB                                                                            0x80
#define MASK_AP_AHB_DMA_EB                                                                            0x20
#define MASK_AP_AHB_DMA_ENABLE                                                                        0x10
#define MASK_AP_AHB_VSP_EB                                                                            0x4
#define MASK_AP_AHB_DISPC_EB                                                                          0x2
#define MASK_AP_AHB_DSI_EB                                                                            0x1
#define MASK_AP_AHB_VSP_SOFT_RST                                                                      0x2000
#define MASK_AP_AHB_VPP_SOFT_RST                                                                      0x1000
#define MASK_AP_AHB_VSP_GLOBAL_SOFT_RST                                                               0x800
#define MASK_AP_AHB_DMA_SOFT_RST                                                                      0x100
#define MASK_AP_AHB_DISPC_SOFT_RST                                                                    0x2
#define MASK_AP_AHB_DSI_SOFT_RST                                                                      0x1
#define MASK_AP_AHB_AXI_LP_CTRL_DISABLE                                                               0x8
#define MASK_AP_AHB_PERI_FORCE_ON                                                                     0x4
#define MASK_AP_AHB_PERI_FORCE_OFF                                                                    0x2
#define MASK_AP_AHB_CGM_CLK_AP_AXI_AUTO_GATE_EN                                                       0x1
#define MASK_AP_AHB_AP_MAINMTX_LP_DISABLE                                                             0x40
#define MASK_AP_AHB_AP_AHB_AUTO_GATE_EN                                                               0x20
#define MASK_AP_AHB_AP_EMC_AUTO_GATE_EN                                                               0x10
#define MASK_AP_AHB_HOLDING_PEN                                                                       0xffffffff
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO2                                                      0x200
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO1                                                      0x100
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_SDIO0                                                      0x80
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_EMMC                                                       0x40
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_APCPU                                                      0x20
#define MASK_AP_AHB_AP_AXI_BUS_IDLE_BYPASS_DMA                                                        0x10
#define MASK_AP_AHB_AP_APB_AUTO_CONTROL_SEL                                                           0x8
#define MASK_AP_AHB_AP_APB_AUTO_MUX_SEL                                                               0x6
#define MASK_AP_AHB_AP_APB_AUTO_MUX_EN                                                                0x1
#define MASK_AP_AHB_VSP_FRC_OFF                                                                       0x10000000
#define MASK_AP_AHB_SIM0_32K_FRC_OFF                                                                  0x8000000
#define MASK_AP_AHB_SDIO2_32K_FRC_OFF                                                                 0x4000000
#define MASK_AP_AHB_SDIO1_32K_FRC_OFF                                                                 0x2000000
#define MASK_AP_AHB_SDIO0_32K_FRC_OFF                                                                 0x1000000
#define MASK_AP_AHB_EMMC_32K_FRC_OFF                                                                  0x800000
#define MASK_AP_AHB_CE_FRC_OFF                                                                        0x400000
#define MASK_AP_AHB_IIS2_FRC_OFF                                                                      0x200000
#define MASK_AP_AHB_IIS1_FRC_OFF                                                                      0x100000
#define MASK_AP_AHB_IIS0_FRC_OFF                                                                      0x80000
#define MASK_AP_AHB_SPI3_FRC_OFF                                                                      0x40000
#define MASK_AP_AHB_SPI2_FRC_OFF                                                                      0x20000
#define MASK_AP_AHB_SPI1_FRC_OFF                                                                      0x10000
#define MASK_AP_AHB_SPI0_FRC_OFF                                                                      0x8000
#define MASK_AP_AHB_I2C4_FRC_OFF                                                                      0x4000
#define MASK_AP_AHB_I2C3_FRC_OFF                                                                      0x2000
#define MASK_AP_AHB_I2C2_FRC_OFF                                                                      0x1000
#define MASK_AP_AHB_I2C1_FRC_OFF                                                                      0x800
#define MASK_AP_AHB_I2C0_FRC_OFF                                                                      0x400
#define MASK_AP_AHB_UART2_FRC_OFF                                                                     0x200
#define MASK_AP_AHB_UART1_FRC_OFF                                                                     0x100
#define MASK_AP_AHB_UART0_FRC_OFF                                                                     0x80
#define MASK_AP_AHB_AP_APB_FRC_OFF                                                                    0x40
#define MASK_AP_AHB_EMMC_1X_FRC_OFF                                                                   0x20
#define MASK_AP_AHB_EMMC_2X_FRC_OFF                                                                   0x10
#define MASK_AP_AHB_SDIO1_1X_FRC_OFF                                                                  0x8
#define MASK_AP_AHB_SDIO1_2X_FRC_OFF                                                                  0x4
#define MASK_AP_AHB_SDIO0_1X_FRC_OFF                                                                  0x2
#define MASK_AP_AHB_SDIO0_2X_FRC_OFF                                                                  0x1
#define MASK_AP_AHB_SIM_FRC_OFF                                                                       0x20
#define MASK_AP_AHB_DSI_APB_FRC_OFF                                                                   0x10
#define MASK_AP_AHB_DPHY_CFG_FRC_OFF                                                                  0x8
#define MASK_AP_AHB_DPHY_REF_FRC_OFF                                                                  0x4
#define MASK_AP_AHB_DISP_DPI_FRC_OFF                                                                  0x2
#define MASK_AP_AHB_DISP_FRC_OFF                                                                      0x1
#define MASK_AP_AHB_VSP_FRC_ON                                                                        0x10000000
#define MASK_AP_AHB_SIM0_32K_FRC_ON                                                                   0x8000000
#define MASK_AP_AHB_SDIO2_32K_FRC_ON                                                                  0x4000000
#define MASK_AP_AHB_SDIO1_32K_FRC_ON                                                                  0x2000000
#define MASK_AP_AHB_SDIO0_32K_FRC_ON                                                                  0x1000000
#define MASK_AP_AHB_EMMC_32K_FRC_ON                                                                   0x800000
#define MASK_AP_AHB_CE_FRC_ON                                                                         0x400000
#define MASK_AP_AHB_IIS2_FRC_ON                                                                       0x200000
#define MASK_AP_AHB_IIS1_FRC_ON                                                                       0x100000
#define MASK_AP_AHB_IIS0_FRC_ON                                                                       0x80000
#define MASK_AP_AHB_SPI3_FRC_ON                                                                       0x40000
#define MASK_AP_AHB_SPI2_FRC_ON                                                                       0x20000
#define MASK_AP_AHB_SPI1_FRC_ON                                                                       0x10000
#define MASK_AP_AHB_SPI0_FRC_ON                                                                       0x8000
#define MASK_AP_AHB_I2C4_FRC_ON                                                                       0x4000
#define MASK_AP_AHB_I2C3_FRC_ON                                                                       0x2000
#define MASK_AP_AHB_I2C2_FRC_ON                                                                       0x1000
#define MASK_AP_AHB_I2C1_FRC_ON                                                                       0x800
#define MASK_AP_AHB_I2C0_FRC_ON                                                                       0x400
#define MASK_AP_AHB_UART2_FRC_ON                                                                      0x200
#define MASK_AP_AHB_UART1_FRC_ON                                                                      0x100
#define MASK_AP_AHB_UART0_FRC_ON                                                                      0x80
#define MASK_AP_AHB_AP_APB_FRC_ON                                                                     0x40
#define MASK_AP_AHB_EMMC_1X_FRC_ON                                                                    0x20
#define MASK_AP_AHB_EMMC_2X_FRC_ON                                                                    0x10
#define MASK_AP_AHB_SDIO1_1X_FRC_ON                                                                   0x8
#define MASK_AP_AHB_SDIO1_2X_FRC_ON                                                                   0x4
#define MASK_AP_AHB_SDIO0_1X_FRC_ON                                                                   0x2
#define MASK_AP_AHB_SDIO0_2X_FRC_ON                                                                   0x1
#define MASK_AP_AHB_SIM_FRC_ON                                                                        0x20
#define MASK_AP_AHB_DSI_APB_FRC_ON                                                                    0x10
#define MASK_AP_AHB_DPHY_CFG_FRC_ON                                                                   0x8
#define MASK_AP_AHB_DPHY_REF_FRC_ON                                                                   0x4
#define MASK_AP_AHB_DISP_DPI_FRC_ON                                                                   0x2
#define MASK_AP_AHB_DISP_FRC_ON                                                                       0x1
#define MASK_AP_AHB_DPHY_REF_CKG_EN                                                                   0x2
#define MASK_AP_AHB_DPHY_CFG_CKG_EN                                                                   0x1
#define MASK_AP_AHB_DISP_CSYSACK_SYNC_SEL                                                             0x40000
#define MASK_AP_AHB_DISP_CACTIVE_SYNC_SEL                                                             0x20000
#define MASK_AP_AHB_DISP_ASYNC_BRG_LP_NUM                                                             0x1fffe
#define MASK_AP_AHB_DISP_ASYNC_BRG_LP_EB                                                              0x1
#define MASK_AP_AHB_CGM_MTX_S6_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S6_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S6_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_CGM_MTX_S5_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S5_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S5_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_AP_ASYNC_BRG_LP_NUM                                                               0x1fffe
#define MASK_AP_AHB_AP_ASYNC_BRG_LP_EB                                                                0x1
#define MASK_AP_AHB_MAIN_M0_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M0_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MAIN_M1_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M1_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MAIN_M2_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M2_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MAIN_M3_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M3_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MAIN_M4_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M4_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MAIN_M5_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M5_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MAIN_M6_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_M6_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_CGM_MATRIX_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_LP_EB                                                                        0x10000
#define MASK_AP_AHB_MAIN_LP_NUM                                                                       0xffff
#define MASK_AP_AHB_CGM_MTX_S0_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S0_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S0_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_CGM_MTX_S1_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S1_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S1_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_CGM_MTX_S2_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S2_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S2_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_CGM_MTX_S3_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S3_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S3_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_CGM_MTX_S4_AUTO_GATE_EN                                                           0x20000
#define MASK_AP_AHB_MAIN_S4_LP_EB                                                                     0x10000
#define MASK_AP_AHB_MAIN_S4_LP_NUM                                                                    0xffff
#define MASK_AP_AHB_MERGE_M0_LP_EB                                                                    0x10000
#define MASK_AP_AHB_MERGE_M0_LP_NUM                                                                   0xffff
#define MASK_AP_AHB_MERGE_M1_LP_EB                                                                    0x10000
#define MASK_AP_AHB_MERGE_M1_LP_NUM                                                                   0xffff
#define MASK_AP_AHB_CGM_MERGE_S0_AUTO_GATE_EN                                                         0x20000
#define MASK_AP_AHB_MERGE_S0_LP_EB                                                                    0x10000
#define MASK_AP_AHB_MERGE_S0_LP_NUM                                                                   0xffff
#define MASK_AP_AHB_ARQOS_CE                                                                          0xf00000
#define MASK_AP_AHB_AWQOS_CE                                                                          0xf0000
#define MASK_AP_AHB_ARQOS_DMA                                                                         0xf000
#define MASK_AP_AHB_AWQOS_DMA                                                                         0xf00
#define MASK_AP_AHB_ARQOS_SDIO0                                                                       0xf0000000
#define MASK_AP_AHB_AWQOS_SDIO0                                                                       0xf000000
#define MASK_AP_AHB_ARQOS_SDIO1                                                                       0xf00000
#define MASK_AP_AHB_AWQOS_SDIO1                                                                       0xf0000
#define MASK_AP_AHB_ARQOS_SDIO2                                                                       0xf000
#define MASK_AP_AHB_AWQOS_SDIO2                                                                       0xf00
#define MASK_AP_AHB_ARQOS_EMMC                                                                        0xf0
#define MASK_AP_AHB_AWQOS_EMMC                                                                        0xf
#define MASK_AP_AHB_ARQOS_THRESHHOLD_MAIN                                                             0xf00000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_MAIN                                                             0xf0000
#define MASK_AP_AHB_ARQOS_THRESHHOLD_MERGE                                                            0xf000
#define MASK_AP_AHB_AWQOS_THRESHHOLD_MERGE                                                            0xf00
#define MASK_AP_AHB_ARQOS_THRESHHOLD_DISP                                                             0xf0
#define MASK_AP_AHB_AWQOS_THRESHHOLD_DISP                                                             0xf
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_AP                                                          0x20
#define MASK_AP_AHB_AXI_DETECTOR_OVERFLOW_DISP                                                        0x10
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_AP                                                              0x4
#define MASK_AP_AHB_BRIDGE_TRANS_IDLE_DISP                                                            0x2
#define MASK_AP_AHB_DISP_BRIDGE_DEBUG_SIGNAL_W                                                        0xffffffff
#define MASK_AP_AHB_AP_BRIDGE_DEBUG_SIGNAL_W                                                          0xffffffff
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_GSP                                                              0x4
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_DISP                                                             0x2
#define MASK_AP_AHB_SYS_SOFT_RST_REQ_VSP                                                              0x1
#define MASK_AP_AHB_ARCACHE_SDIO2                                                                     0xf0000000
#define MASK_AP_AHB_AWCACHE_SDIO2                                                                     0xf000000
#define MASK_AP_AHB_ARCACHE_SDIO1                                                                     0xf00000
#define MASK_AP_AHB_AWCACHE_SDIO1                                                                     0xf0000
#define MASK_AP_AHB_ARCACHE_SDIO0                                                                     0xf000
#define MASK_AP_AHB_AWCACHE_SDIO0                                                                     0xf00
#define MASK_AP_AHB_ARCACHE_EMMC                                                                      0xf0
#define MASK_AP_AHB_AWCACHE_EMMC                                                                      0xf
#define MASK_AP_AHB_DISP_FRAME_LINE_SEL_FOR_DDR_DFS                                                   0x200
#define MASK_AP_AHB_DISP_FRAME_LINE_SEL_FOR_DVFS                                                      0x100
#define MASK_AP_AHB_MIPI_DSI_RESERVED                                                                 0x1fffe00
#define MASK_AP_AHB_MIPI_DSI_TX_RCTL                                                                  0x1e0
#define MASK_AP_AHB_MIPI_DSI_TRIMBG                                                                   0x1e
#define MASK_AP_AHB_MIPI_DSI_IF_SEL                                                                   0x1
#define MASK_AP_AHB_CHIP_ID                                                                           0xffffffff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                                     0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                          0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                                      0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATECLK                                       0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ULPSACTIVENOTCLK                                   0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                                  0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                                     0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                                        0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                                       0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                                     0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                                       0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_0                                       0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                                  0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                                     0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_1                                        0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                                       0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_1                                     0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_1                                       0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_1                                       0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                                  0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                                     0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_2                                        0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                                       0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_2                                     0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_2                                       0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_2                                       0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                                  0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                                     0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_3                                        0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                                        0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                                       0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_3                                     0x3c
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_3                                       0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXREADYESC_3                                       0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                                        0xff000000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_1                                        0xff0000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_2                                        0xff00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_3                                        0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_0                                        0x800000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_0                                     0x780000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_0                                       0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_1                                        0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_1                                     0x1e000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_1                                       0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_2                                        0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_2                                     0x780
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_2                                       0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXLPDTESC_3                                        0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXTRIGGERESC_3                                     0x1e
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RXVALIDESC_3                                       0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_0                                           0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_0                                       0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_0                                       0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_0                                 0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_0                                 0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_1                                           0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_1                                       0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_1                                       0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_1                                 0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_1                                 0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_2                                           0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_2                                       0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_2                                       0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_2                                 0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_2                                 0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRESC_3                                           0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRSYNCESC_3                                       0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTROL_3                                       0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP0_3                                 0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ERRCONTENTIONLP1_3                                 0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                            0x200000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                            0x100000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                          0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                               0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                           0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                           0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                           0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                           0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                          0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                           0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_PLLLOCK                                            0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_BISTON                                             0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_BISTDONE                                           0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_IF_SEL                                             0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TRIMBG                                             0xf0
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TX_RCTL                                            0xf
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RESERVED                                           0xff00
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_RESERVEDO                                          0xff
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                            0x7f800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TESTDOUT                                           0x7f8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                             0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                            0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                            0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                                      0x400000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_0                                        0x200000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_0                                      0x100000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_0                                      0x80000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_0                                  0x40000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_0                                    0x20000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_1                                      0x10000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_1                                      0x8000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_1                                      0x4000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_1                                  0x2000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_1                                    0x1000
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_2                                      0x800
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_2                                        0x400
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_2                                      0x200
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_2                                      0x100
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_2                                  0x80
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_2                                    0x40
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_3                                      0x20
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_DIRECTION_3                                        0x10
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TURNDISABLE_3                                      0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCERXMODE_3                                      0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_FORCETXSTOPMODE_3                                  0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_STOPSTATEDATA_3                                    0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_0                                      0x8
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_1                                      0x4
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_2                                      0x2
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_3                                      0x1
#define MASK_ANLG_PHY_G1_ANALOG_MIPI_DSI_4LANE_DSI_ISO_SW_EN                                          0x1
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTHSCLK                             0x80000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSCLK                                  0x40000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXITCLK                              0x20000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_0                          0x10000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_0                             0x8000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXLPDTESC_0                                0x4000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_0                                0x2000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_0                               0x1000000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXTRIGGERESC_0                             0x800000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXVALIDESC_0                               0x400000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_1                          0x200000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_1                             0x100000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_1                                0x80000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_1                               0x40000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_2                          0x20000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_2                             0x10000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_2                                0x8000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_2                               0x4000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTDATAHS_3                          0x2000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXREQUESTESC_3                             0x1000
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSESC_3                                0x800
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXULPSEXIT_3                               0x400
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXDATAESC_0                                0x200
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_S                                    0x100
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_PS_PD_L                                    0x80
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_SHUTDOWNZ                                  0x40
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_RSTZ                                       0x20
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_0                                   0x10
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_1                                   0x8
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_2                                   0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLE_3                                   0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ENABLECLK                                  0x1
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_FORCEPLL                                   0x400
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTDIN                                    0x200
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTEN                                     0x100
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLK                                    0x80
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TESTCLR                                    0x40
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TURNREQUEST_0                              0x20
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_0                              0x10
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_1                              0x8
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_2                              0x4
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_TXSKEWCALHS_3                              0x2
#define MASK_ANLG_PHY_G1_DBG_SEL_ANALOG_MIPI_DSI_4LANE_DSI_ISO_SW_EN                                  0x1
