# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/mkotlarz/cpre381/proj/proj2hw
vlib work
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:01 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 10:14:01 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/dffgSync.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/dffgSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffgSync
# -- Compiling architecture mixed of dffgSync
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/EX_MEM.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/EX_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EX_MEM
# -- Compiling architecture structural of EX_MEM
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/ID_EX.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/ID_EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ID_EX
# -- Compiling architecture structural of ID_EX
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/IF_ID.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IF_ID
# -- Compiling architecture structural of IF_ID
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/MEM_WB.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/MEM_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MEM_WB
# -- Compiling architecture structural of MEM_WB
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/RegFile.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/RegFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegFile
# -- Compiling architecture structural of RegFile
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/RegFileSync.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/RegFileSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegFileSync
# -- Compiling architecture mixed of RegFileSync
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_IF_ID.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_IF_ID.vhd(17): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_IF_ID
# -- Compiling architecture mixed of tb_IF_ID
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_ID_EX.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:02 on Apr 25,2024
# vcom -reportprogress 30 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_ID_EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_ID_EX.vhd(17): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_ID_EX
# -- Compiling architecture mixed of tb_ID_EX
# End time: 10:14:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:04 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:14:04 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:14:05 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:14:05 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:14:14 on Apr 25,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall \
sim:/tb_pipelines/s_EX_PC4 \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall \
sim:/tb_pipelines/s_ID_PC4 \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_PC4 \
sim:/tb_pipelines/s_MEM_PC4 \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:17:50 on Apr 25,2024, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:17:54 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:17:54 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:18:03 on Apr 25,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall \
sim:/tb_pipelines/s_EX_PC4 \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall \
sim:/tb_pipelines/s_ID_PC4 \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_PC4 \
sim:/tb_pipelines/s_MEM_PC4 \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall \
sim:/tb_pipelines/s_WB_PC4
run 1000
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 10:19:28 on Apr 25,2024, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:19:34 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:19:34 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:20:20 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:20:20 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:20:26 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall \
sim:/tb_pipelines/s_EX_PC4 \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall \
sim:/tb_pipelines/s_ID_PC4 \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_PC4 \
sim:/tb_pipelines/s_MEM_PC4 \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:22:02 on Apr 25,2024, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:22:05 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:22:05 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:22:11 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall \
sim:/tb_pipelines/s_EX_PC4 \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall \
sim:/tb_pipelines/s_ID_PC4 \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_PC4 \
sim:/tb_pipelines/s_MEM_PC4 \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:26:38 on Apr 25,2024, Elapsed time: 0:04:27
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:26:42 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:26:43 on Apr 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:26:48 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_PC4
run 1000
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK
quit -sim
# End time: 10:29:11 on Apr 25,2024, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:29:14 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:29:14 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:29:19 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:30:49 on Apr 25,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:30:51 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:30:51 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:30:58 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
run 1000
quit -sim
# End time: 10:33:59 on Apr 25,2024, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:34:01 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:34:01 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:34:08 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:35:50 on Apr 25,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:35:58 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:35:58 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:36:04 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_WD
run 1000
quit -sim
# End time: 10:36:59 on Apr 25,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:37:02 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:37:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:37:08 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK \
sim:/tb_pipelines/s_EX_A \
sim:/tb_pipelines/s_EX_B \
sim:/tb_pipelines/s_EX_Final \
sim:/tb_pipelines/s_EX_Halt \
sim:/tb_pipelines/s_EX_HoB \
sim:/tb_pipelines/s_EX_INSTRUCTION \
sim:/tb_pipelines/s_EX_Link \
sim:/tb_pipelines/s_EX_Lw \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall \
sim:/tb_pipelines/s_EX_MemtoReg \
sim:/tb_pipelines/s_EX_MemWrite \
sim:/tb_pipelines/s_EX_PC4 \
sim:/tb_pipelines/s_EX_r2 \
sim:/tb_pipelines/s_EX_RegWrite \
sim:/tb_pipelines/s_EX_sign \
sim:/tb_pipelines/s_EX_WA \
sim:/tb_pipelines/s_ID_A \
sim:/tb_pipelines/s_ID_ALUnAddSub \
sim:/tb_pipelines/s_ID_ALUout \
sim:/tb_pipelines/s_ID_B \
sim:/tb_pipelines/s_ID_branch \
sim:/tb_pipelines/s_ID_BranchNE \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall \
sim:/tb_pipelines/s_ID_Halt \
sim:/tb_pipelines/s_ID_HoB \
sim:/tb_pipelines/s_ID_INSTRUCTION \
sim:/tb_pipelines/s_ID_Jump \
sim:/tb_pipelines/s_ID_Link \
sim:/tb_pipelines/s_ID_Lui \
sim:/tb_pipelines/s_ID_Lw \
sim:/tb_pipelines/s_ID_MemtoReg \
sim:/tb_pipelines/s_ID_MemWrite \
sim:/tb_pipelines/s_ID_PC4 \
sim:/tb_pipelines/s_ID_r2 \
sim:/tb_pipelines/s_ID_RegWrite \
sim:/tb_pipelines/s_ID_return \
sim:/tb_pipelines/s_ID_ShiftArithmetic \
sim:/tb_pipelines/s_ID_ShiftLorR \
sim:/tb_pipelines/s_ID_sign \
sim:/tb_pipelines/s_ID_unsigned \
sim:/tb_pipelines/s_ID_WA \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall \
sim:/tb_pipelines/s_IF_INSTRUCTION \
sim:/tb_pipelines/s_IF_PC4 \
sim:/tb_pipelines/s_MEM_B \
sim:/tb_pipelines/s_MEM_Final \
sim:/tb_pipelines/s_MEM_Halt \
sim:/tb_pipelines/s_MEM_INSTRUCTION \
sim:/tb_pipelines/s_MEM_Link \
sim:/tb_pipelines/s_MEM_PC4 \
sim:/tb_pipelines/s_MEM_r2 \
sim:/tb_pipelines/s_MEM_RegWrite \
sim:/tb_pipelines/s_MEM_WA \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall \
sim:/tb_pipelines/s_WB_INSTRUCTION \
sim:/tb_pipelines/s_WB_PC4 \
sim:/tb_pipelines/s_WB_WD
run 1000
quit -sim
# End time: 10:37:44 on Apr 25,2024, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:38:31 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:38:31 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:38:37 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:39:58 on Apr 25,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 10:40:02 on Apr 25,2024
# vcom -reportprogress 300 -work work /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/mkotlarz/cpre381/proj/proj2hw/Pipelines/tb_pipelines.vhd(5): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_pipelines
# -- Compiling architecture mixed of tb_pipelines
# End time: 10:40:02 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.tb_pipelines
# vsim work.tb_pipelines 
# Start time: 10:40:08 on Apr 25,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.regfilesync(mixed)#1
add wave -position insertpoint  \
sim:/tb_pipelines/gCLK_HPER \
sim:/tb_pipelines/CLK
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_IF_ID_Flush \
sim:/tb_pipelines/s_IF_ID_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_ID_EX_Flush \
sim:/tb_pipelines/s_ID_EX_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_EX_MEM_Flush \
sim:/tb_pipelines/s_EX_MEM_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_PC4
add wave -position insertpoint  \
sim:/tb_pipelines/s_MEM_WB_Flush \
sim:/tb_pipelines/s_MEM_WB_Stall
add wave -position insertpoint  \
sim:/tb_pipelines/s_WB_PC4
run 1000
quit -sim
# End time: 10:50:47 on Apr 25,2024, Elapsed time: 0:10:39
# Errors: 0, Warnings: 0
