m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
valtera_up_altpll
!s110 1591017512
!i10b 1
!s100 3PZe942kH7SOdRl<kU04K3
ISTfZkHLX=:dUFA4N0fYak2
VDg1SIo80bB@j0V0VzS_@n1
d/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
w1591017494
8./../disenyo_qsys_tb/simulation/submodules/altera_up_altpll.v
F./../disenyo_qsys_tb/simulation/submodules/altera_up_altpll.v
L0 29
OV;L;10.5b;63
r1
!s85 0
31
!s108 1591017512.000000
!s107 ./../disenyo_qsys_tb/simulation/submodules/altera_up_altpll.v|
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_up_altpll.v|-work|sys_pll|
!i113 1
o-work sys_pll
tCvgOpt 0
