using System.Numerics;
using RP2040.Core.Cpu;
using RP2040.Core.Memory;

namespace RP2040.Peripherals.Ppb;

/// <summary>
/// Private Peripheral Bus (PPB) — NVIC, SysTick, and System Control Block (SCB).
/// Base address: 0xE000E000. Register with BusInterconnect via MapDevice(0xE, ppb).
/// Addresses received from the bus are already masked (address &amp; 0x0FFFFFFF),
/// so 0xE000Exyz arrives as 0x0000Exyz; local offset = address &amp; 0xFFF.
/// </summary>
public sealed class PpbPeripheral : IMemoryMappedDevice, ITickable
{
    // ── SysTick offsets ──────────────────────────────────────────────
    private const uint SYST_CSR   = 0x010;  // Control / Status
    private const uint SYST_RVR   = 0x014;  // Reload Value
    private const uint SYST_CVR   = 0x018;  // Current Value (write clears)
    private const uint SYST_CALIB = 0x01C;  // Calibration (RO, no data)

    // ── NVIC offsets ─────────────────────────────────────────────────
    private const uint NVIC_ISER  = 0x100;  // Set-Enable
    private const uint NVIC_ICER  = 0x180;  // Clear-Enable
    private const uint NVIC_ISPR  = 0x200;  // Set-Pending
    private const uint NVIC_ICPR  = 0x280;  // Clear-Pending
    private const uint NVIC_IPR0  = 0x400;  // Priority R0 (IPR0-IPR7)
    private const uint NVIC_IPR7  = 0x41C;  // Priority R7

    // ── SCB offsets ──────────────────────────────────────────────────
    private const uint SCB_CPUID  = 0xD00;  // Processor ID (RO)
    private const uint SCB_ICSR   = 0xD04;  // Interrupt Control / State
    private const uint SCB_VTOR   = 0xD08;  // Vector Table Offset
    private const uint SCB_AIRCR  = 0xD0C;  // Application Interrupt / Reset Control
    private const uint SCB_SHPR2  = 0xD1C;  // System Handler Priority 2 (SVC bits 31:24)
    private const uint SCB_SHPR3  = 0xD20;  // System Handler Priority 3 (PendSV[23:16] / SysTick[31:24])

    private readonly CortexM0Plus _cpu;

    // SysTick state
    private uint _systCsr;
    private uint _systRvr;
    private long _systCvr;   // kept as long to handle large delta gracefully

    // NVIC priority registers — 8 × uint → 32 IRQs, 2 priority bits each (bits 7:6)
    private readonly uint[] _nvicIpr = new uint[8];

    public uint Size => 0x1000;

    public PpbPeripheral(CortexM0Plus cpu)
    {
        _cpu = cpu;
    }

    // ── ITickable ────────────────────────────────────────────────────

    /// <summary>Advance SysTick by <paramref name="deltaCycles"/> cycles.</summary>
    public void Tick(long deltaCycles)
    {
        if ((_systCsr & 1) == 0) return;   // SysTick not enabled

        _systCvr -= deltaCycles;

        // Handle one or more rollovers (usually 0 or 1 per Tick call)
        while (_systCvr <= 0)
        {
            _systCsr |= 1u << 16;   // COUNTFLAG

            long reload = _systRvr > 0 ? (long)_systRvr : 0xFFFFFF;
            _systCvr += reload;

            if ((_systCsr & 2) != 0)   // TICKINT
                _cpu.TriggerSysTick();
        }
    }

    // ── IMemoryMappedDevice — reads ──────────────────────────────────

    public uint ReadWord(uint address)
    {
        var offset = address & 0xFFF;

        if (offset >= NVIC_IPR0 && offset <= NVIC_IPR7)
            return _nvicIpr[(offset - NVIC_IPR0) >> 2];

        return offset switch
        {
            SYST_CSR   => _systCsr,
            SYST_RVR   => _systRvr,
            SYST_CVR   => (uint)(_systCvr & 0xFFFFFF),
            SYST_CALIB => 0,
            NVIC_ISER  => _cpu.Registers.EnabledInterrupts,
            NVIC_ICER  => _cpu.Registers.EnabledInterrupts,
            NVIC_ISPR  => _cpu.Registers.PendingInterrupts,
            NVIC_ICPR  => _cpu.Registers.PendingInterrupts,
            SCB_CPUID  => 0x410CC601,   // Cortex-M0+, r0p1
            SCB_ICSR   => BuildIcsr(),
            SCB_VTOR   => _cpu.Registers.VTOR,
            SCB_AIRCR  => 0xFA050000,   // VECTKEY read value, no reset pending
            SCB_SHPR2  => _cpu.Registers.SHPR2,
            SCB_SHPR3  => _cpu.Registers.SHPR3,
            _ => 0,
        };
    }

    public ushort ReadHalfWord(uint address) =>
        (ushort)(ReadWord(address & ~3u) >> (int)((address & 2) << 3));

    public byte ReadByte(uint address) =>
        (byte)(ReadWord(address & ~3u) >> (int)((address & 3) << 3));

    // ── IMemoryMappedDevice — writes ─────────────────────────────────

    public void WriteWord(uint address, uint value)
    {
        var offset = address & 0xFFF;

        if (offset >= NVIC_IPR0 && offset <= NVIC_IPR7)
        {
            var idx = (int)((offset - NVIC_IPR0) >> 2);
            _nvicIpr[idx] = value & 0xC0C0C0C0;   // only top 2 bits per byte
            UpdatePriorityBucket(idx, _nvicIpr[idx]);
            return;
        }

        switch (offset)
        {
            case SYST_CSR:
                _systCsr = value & 0x7;   // ENABLE | TICKINT | CLKSOURCE
                break;

            case SYST_RVR:
                _systRvr = value & 0x00FFFFFF;
                break;

            case SYST_CVR:
                _systCvr = 0;
                _systCsr &= ~(1u << 16);   // clear COUNTFLAG
                break;

            case NVIC_ISER:
                _cpu.Registers.EnabledInterrupts |= value;
                _cpu.Registers.InterruptsUpdated = true;
                break;

            case NVIC_ICER:
                _cpu.Registers.EnabledInterrupts &= ~value;
                break;

            case NVIC_ISPR:
                SetPendingBits(value & 0x3FFFFFF);
                break;

            case NVIC_ICPR:
                _cpu.Registers.PendingInterrupts &= ~value;
                break;

            case SCB_ICSR:
                if ((value & (1u << 31)) != 0) _cpu.TriggerNmi();
                if ((value & (1u << 28)) != 0) _cpu.TriggerPendSv();
                if ((value & (1u << 27)) != 0)
                {
                    _cpu.Registers.PendingPendSV = false;
                    _cpu.Registers.InterruptsUpdated = true;
                }
                if ((value & (1u << 26)) != 0) _cpu.TriggerSysTick();
                if ((value & (1u << 25)) != 0)
                {
                    _cpu.Registers.PendingSystick = false;
                    _cpu.Registers.InterruptsUpdated = true;
                }
                break;

            case SCB_VTOR:
                _cpu.Registers.VTOR = value & 0xFFFFFF00;
                break;

            case SCB_AIRCR:
                // SYSRESETREQ (bit2) could trigger board-level reset; ignored here
                break;

            case SCB_SHPR2:
                _cpu.Registers.SHPR2 = value;
                break;

            case SCB_SHPR3:
                _cpu.Registers.SHPR3 = value;
                break;
        }
    }

    public void WriteHalfWord(uint address, ushort value)
    {
        var aligned = address & ~3u;
        var shift = (int)((address & 2) << 3);
        var current = ReadWord(aligned);
        WriteWord(aligned, (current & ~(0xFFFFu << shift)) | ((uint)value << shift));
    }

    public void WriteByte(uint address, byte value)
    {
        var aligned = address & ~3u;
        var shift = (int)((address & 3) << 3);
        var current = ReadWord(aligned);
        WriteWord(aligned, (current & ~(0xFFu << shift)) | ((uint)value << shift));
    }

    // ── Private helpers ──────────────────────────────────────────────

    private uint BuildIcsr()
    {
        ref readonly var regs = ref _cpu.Registers;
        var icsr = regs.IPSR & 0x3Fu;
        if (regs.PendingNMI)     icsr |= 1u << 31;
        if (regs.PendingPendSV)  icsr |= 1u << 28;
        if (regs.PendingSystick) icsr |= 1u << 26;
        return icsr;
    }

    private void SetPendingBits(uint mask)
    {
        while (mask != 0)
        {
            var irq = BitOperations.TrailingZeroCount(mask);
            _cpu.SetInterrupt(irq, true);
            mask &= mask - 1;   // clear lowest set bit
        }
    }

    private void UpdatePriorityBucket(int iprIdx, uint iprValue)
    {
        // Each InterruptPrioritiesN field holds 8 priority bytes (2 IPR registers).
        // iprIdx 0-1 → InterruptPriorities0, 2-3 → InterruptPriorities1, etc.
        var inBucket = (iprIdx & 1) << 4;   // 0 or 16 bit shift within the 32-bit bucket
        var mask = 0xFFFFu << inBucket;
        var twoBytes = (iprValue & 0xC0C0u) << inBucket;

        if (iprIdx < 2)
            _cpu.Registers.InterruptPriorities0 = (_cpu.Registers.InterruptPriorities0 & ~(uint)mask) | (uint)twoBytes;
        else if (iprIdx < 4)
            _cpu.Registers.InterruptPriorities1 = (_cpu.Registers.InterruptPriorities1 & ~(uint)mask) | (uint)twoBytes;
        else if (iprIdx < 6)
            _cpu.Registers.InterruptPriorities2 = (_cpu.Registers.InterruptPriorities2 & ~(uint)mask) | (uint)twoBytes;
        else
            _cpu.Registers.InterruptPriorities3 = (_cpu.Registers.InterruptPriorities3 & ~(uint)mask) | (uint)twoBytes;
    }
}
