$date
	Thu Apr 19 18:11:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_CacheModel $end
$scope module uut $end
$var wire 8 ! address [7:0] $end
$var wire 1 " clk $end
$var wire 1 # l1d_write_en $end
$var wire 32 $ l1i_write_data [31:0] $end
$var wire 1 % l1i_write_en $end
$var wire 1 & l2_write_en $end
$var wire 1 ' mm_read_en $end
$var wire 1 ( mm_write_en $end
$var wire 1 ) report $end
$var wire 1 * rst $end
$var wire 32 + write_data [31:0] $end
$var wire 1 , write_en $end
$var wire 32 - read_data [31:0] $end
$var wire 32 . mm_read_data [31:0] $end
$var wire 32 / l2_write_data [31:0] $end
$var wire 32 0 l2_read_data [31:0] $end
$var wire 1 1 l2_hit $end
$var wire 32 2 l1i_read_data [31:0] $end
$var wire 1 3 l1i_hit $end
$var wire 32 4 l1d_write_data [31:0] $end
$var wire 32 5 l1d_read_data [31:0] $end
$var wire 1 6 l1d_hit $end
$scope module l1dcache $end
$var wire 8 7 address [7:0] $end
$var wire 1 " clk $end
$var wire 1 6 hit $end
$var wire 32 8 read_data [31:0] $end
$var wire 1 * rst $end
$var wire 32 9 write_data [31:0] $end
$var wire 1 # write_en $end
$var wire 5 : tag [4:0] $end
$var wire 2 ; index [1:0] $end
$var wire 1 < block_offset $end
$var reg 4 = valid [3:0] $end
$upscope $end
$scope module l1icache $end
$var wire 8 > address [7:0] $end
$var wire 1 " clk $end
$var wire 1 3 hit $end
$var wire 32 ? read_data [31:0] $end
$var wire 1 * rst $end
$var wire 32 @ write_data [31:0] $end
$var wire 1 % write_en $end
$var wire 5 A tag [4:0] $end
$var wire 2 B index [1:0] $end
$var wire 1 C block_offset $end
$var reg 4 D valid [3:0] $end
$upscope $end
$scope module l2cache $end
$var wire 8 E address [7:0] $end
$var wire 1 " clk $end
$var wire 1 1 hit $end
$var wire 32 F read_data [31:0] $end
$var wire 1 * rst $end
$var wire 32 G write_data [31:0] $end
$var wire 1 & write_en $end
$var wire 4 H tag [3:0] $end
$var wire 3 I index [2:0] $end
$var wire 1 J block_offset $end
$var reg 8 K valid [7:0] $end
$upscope $end
$scope module main_memory $end
$var wire 1 " clock $end
$var wire 8 L readAddress [7:0] $end
$var wire 1 ' readEnable $end
$var wire 1 ) report $end
$var wire 1 * reset $end
$var wire 8 M writeAddress [7:0] $end
$var wire 32 N writeData [31:0] $end
$var wire 1 , writeEnable $end
$var wire 32 O readData [31:0] $end
$var reg 32 P cycles [31:0] $end
$scope begin RAM_WRITE $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l1dcache $end
$var reg 32 Q \cachemem[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l1dcache $end
$var reg 32 R \cachemem[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l2cache $end
$var reg 32 S \cachemem[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l2cache $end
$var reg 32 T \cachemem[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l2cache $end
$var reg 32 U \cachemem[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l2cache $end
$var reg 32 V \cachemem[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l1dcache $end
$var reg 5 W \tags[0] [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l1dcache $end
$var reg 5 X \tags[1] [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l2cache $end
$var reg 4 Y \tags[0] [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module tb_CacheModel $end
$scope module uut $end
$scope module l2cache $end
$var reg 4 Z \tags[1] [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
b0 P
b111010010011 O
b101010111100110111101111 N
b100000 M
b100000 L
b0 K
0J
b0 I
b10 H
b111010010011 G
bx F
b100000 E
b0 D
0C
b0 B
b100 A
bz @
bx ?
b100000 >
b0 =
0<
b0 ;
b100 :
b111010010011 9
bx 8
b100000 7
06
bx 5
b111010010011 4
03
bx 2
01
bx 0
b111010010011 /
b111010010011 .
b111010010011 -
0,
b101010111100110111101111 +
1*
0)
0(
1'
0&
z%
bz $
0#
1"
b100000 !
$end
#1
0"
#2
1"
#3
0"
#4
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
#10
b1 P
1#
1&
1"
0*
#11
0"
#12
0#
0&
b101010111100110111101111 4
b101010111100110111101111 9
b101010111100110111101111 /
b101010111100110111101111 G
16
11
b1 =
b100 W
b111010010011 Q
b111010010011 5
b111010010011 8
b1 K
b10 Y
b111010010011 S
b111010010011 0
b111010010011 F
b10 P
1"
#13
0"
#14
b11 P
1#
1&
b101010010011 4
b101010010011 9
b101010010011 /
b101010010011 G
b101010010011 -
06
01
b11 :
b11 A
b1 H
bx 0
bx F
b100 I
b101010010011 .
b101010010011 O
1"
b11000 !
b11000 7
b11000 >
b11000 E
b11000 L
b11000 M
#15
0"
#16
0#
0&
b101010111100110111101111 4
b101010111100110111101111 9
b101010111100110111101111 /
b101010111100110111101111 G
16
11
b11 W
b101010010011 Q
b101010010011 5
b101010010011 8
b10001 K
b101010010011 U
b101010010011 0
b101010010011 F
b100 P
1"
#17
0"
#18
b101 P
1#
1&
b10011 4
b10011 9
b10011 /
b10011 G
b10011 -
06
01
b110 :
b110 A
b11 H
b111010010011 0
b111010010011 F
b0 I
b10011 .
b10011 O
1"
b110000 !
b110000 7
b110000 >
b110000 E
b110000 L
b110000 M
#19
0"
#20
0#
0&
b101010111100110111101111 4
b101010111100110111101111 9
b101010111100110111101111 /
b101010111100110111101111 G
16
11
b101 W
b10011 Q
b10011 5
b10011 8
b10011 U
b110 P
b101 :
b101 A
b10 H
b10011 0
b10011 F
b100 I
1"
b101000 !
b101000 7
b101000 >
b101000 E
b101000 L
b101000 M
#21
0"
#22
b111 P
1"
#23
0"
#24
b1000 P
1"
#25
0"
#26
b1001 P
1"
#27
0"
#28
b1010 P
1"
#29
0"
#30
b1011 P
b101010111100110111101111 .
b101010111100110111101111 O
1#
1&
1(
1"
1,
#31
0"
#32
b101010111100110111101111 -
b101 W
b101010111100110111101111 Q
b101010111100110111101111 5
b101010111100110111101111 8
b101010111100110111101111 U
b101010111100110111101111 0
b101010111100110111101111 F
b1100 P
1"
#33
0"
#34
b1101 P
b101010111100110111101111 U
b101 W
b101010111100110111101111 Q
1"
#35
0"
#36
b101 W
b101010111100110111101111 Q
b101010111100110111101111 U
b1110 P
1"
#37
0"
#38
b1111 P
b101010111100110111101111 U
b101 W
b101010111100110111101111 Q
1"
#39
0"
#40
b101 W
b101010111100110111101111 Q
b101010111100110111101111 U
b10000 P
0#
0&
0(
1"
0,
#41
0"
#42
b10001 P
1"
#43
0"
#44
b10010 P
1"
#45
0"
#46
b10011 P
1"
#47
0"
#48
b10100 P
1"
#49
0"
#50
01
06
b0 P
b0 K
b0 =
1"
1*
#51
0"
#52
1"
