/*
 * demo_all_insn.c — VMP 全指令覆盖测试
 *
 * 覆盖 translator.go translateOne() 支持的所有 ARM64 指令。
 * 单一 check_all_insn() 函数，内部调用各子测试。
 * 每个子测试函数使用 __attribute__((noinline)) + NOP padding > 72B。
 *
 * 编译: aarch64-linux-gnu-gcc -static -O0 -march=armv8-a demo/demo_all_insn.c -o build/demo_all_insn
 * 保护: build/vmpacker.exe -func check_all_insn -v -o build/demo_all_insn.vmp build/demo_all_insn
 */
#include <stdio.h>
#include <stdint.h>
#include <string.h>

static int g_pass = 0, g_fail = 0;

#define CHK(name, cond) do { \
    if (cond) { printf("  PASS: %s\n", name); g_pass++; } \
    else      { printf("  FAIL: %s\n", name); g_fail++; } \
} while(0)

/* NOP sled for inline asm blocks — ensures function > 72 bytes */
#define NOPS "nop\n nop\n nop\n nop\n nop\n nop\n nop\n nop\n" \
             "nop\n nop\n nop\n nop\n nop\n nop\n nop\n nop\n" \
             "nop\n nop\n nop\n nop\n"

/* ============================================================
 * 1. ALU 寄存器: ADD SUB MUL EOR AND ORR LSL LSR ASR MVN ROR UMULH
 * ============================================================ */
__attribute__((noinline))
uint64_t test_alu_reg(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x9,  #40\n"
        "mov x10, #2\n"
        "mov x11, #0\n"         /* error count */

        /* ADD: 40+2=42 */
        "add x12, x9, x10\n"
        "cmp x12, #42\n"
        "b.eq 1f\n" "add x11, x11, #1\n" "1:\n"

        /* SUB: 40-2=38 */
        "sub x12, x9, x10\n"
        "cmp x12, #38\n"
        "b.eq 2f\n" "add x11, x11, #1\n" "2:\n"

        /* MUL: 40*2=80 */
        "mul x12, x9, x10\n"
        "cmp x12, #80\n"
        "b.eq 3f\n" "add x11, x11, #1\n" "3:\n"

        /* EOR: 0xFF ^ 0x0F = 0xF0 */
        "mov x13, #0xFF\n"
        "mov x14, #0x0F\n"
        "eor x12, x13, x14\n"
        "cmp x12, #0xF0\n"
        "b.eq 4f\n" "add x11, x11, #1\n" "4:\n"

        /* AND: 0xFF & 0x0F = 0x0F */
        "and x12, x13, x14\n"
        "cmp x12, #0x0F\n"
        "b.eq 5f\n" "add x11, x11, #1\n" "5:\n"

        /* ORR: 0xA0 | 0x05 = 0xA5 */
        "mov x13, #0xA0\n"
        "mov x14, #0x05\n"
        "orr x12, x13, x14\n"
        "cmp x12, #0xA5\n"
        "b.eq 6f\n" "add x11, x11, #1\n" "6:\n"

        /* LSL: 1<<4 = 16 */
        "mov x13, #1\n"
        "mov x14, #4\n"
        "lsl x12, x13, x14\n"
        "cmp x12, #16\n"
        "b.eq 7f\n" "add x11, x11, #1\n" "7:\n"

        /* LSR: 64>>3 = 8 */
        "mov x13, #64\n"
        "mov x14, #3\n"
        "lsr x12, x13, x14\n"
        "cmp x12, #8\n"
        "b.eq 8f\n" "add x11, x11, #1\n" "8:\n"

        /* ASR: -128 >> 2 = -32 */
        "mov x13, #0\n"
        "sub x13, x13, #128\n"
        "mov x14, #2\n"
        "asr x12, x13, x14\n"
        "cmn x12, #32\n"        /* cmn x12, #32 = cmp x12, -32 */
        "b.eq 9f\n" "add x11, x11, #1\n" "9:\n"

        /* MVN: ~0 != 0 */
        "mov x13, #0\n"
        "mvn x12, x13\n"
        "cmp x12, #0\n"
        "b.ne 10f\n" "add x11, x11, #1\n" "10:\n"

        /* ROR: ror(1,1) = 0x8000000000000000 */
        "mov x13, #1\n"
        "mov x14, #1\n"
        "ror x12, x13, x14\n"
        "movz x15, #0x8000, lsl #48\n"
        "cmp x12, x15\n"
        "b.eq 11f\n" "add x11, x11, #1\n" "11:\n"

        /* UMULH: UINT64_MAX * 2 → high=1 */
        "mov x13, #0xFFFF\n"
        "movk x13, #0xFFFF, lsl #16\n"
        "movk x13, #0xFFFF, lsl #32\n"
        "movk x13, #0xFFFF, lsl #48\n"
        "mov x14, #2\n"
        "umulh x12, x13, x14\n"
        "cmp x12, #1\n"
        "b.eq 12f\n" "add x11, x11, #1\n" "12:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","x13","x14","x15","memory","cc"
    );
    return r; /* 0 = all pass */
}

/* ============================================================
 * 2. ALU 立即数: ADD_IMM SUB_IMM AND_IMM ORR_IMM EOR_IMM
 *    MUL_IMM(via MADD) SHL_IMM SHR_IMM ASR_IMM
 *    + ADDS_IMM(CMP) SUBS_IMM(CMP) ANDS_IMM(TST)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_alu_imm(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* ADD_IMM: 100+23=123 */
        "mov x9, #100\n"
        "add x12, x9, #23\n"
        "cmp x12, #123\n"
        "b.eq 20f\n" "add x11, x11, #1\n" "20:\n"

        /* SUB_IMM: 100-23=77 */
        "sub x12, x9, #23\n"
        "cmp x12, #77\n"
        "b.eq 21f\n" "add x11, x11, #1\n" "21:\n"

        /* AND_IMM: 0xFF & 0x0F = 0x0F */
        "mov x9, #0xFF\n"
        "and x12, x9, #0x0F\n"
        "cmp x12, #0x0F\n"
        "b.eq 22f\n" "add x11, x11, #1\n" "22:\n"

        /* ORR_IMM: 0xA0 | 0x0F = 0xAF */
        "mov x9, #0xA0\n"
        "orr x12, x9, #0x0F\n"
        "cmp x12, #0xAF\n"
        "b.eq 23f\n" "add x11, x11, #1\n" "23:\n"

        /* EOR_IMM: 0xFF ^ 0x0F = 0xF0 */
        "mov x9, #0xFF\n"
        "eor x12, x9, #0x0F\n"
        "cmp x12, #0xF0\n"
        "b.eq 24f\n" "add x11, x11, #1\n" "24:\n"

        /* LSL_IMM (UBFM): 1<<8 = 256 */
        "mov x9, #1\n"
        "lsl x12, x9, #8\n"
        "cmp x12, #256\n"
        "b.eq 25f\n" "add x11, x11, #1\n" "25:\n"

        /* LSR_IMM (UBFM): 256>>4 = 16 */
        "mov x9, #256\n"
        "lsr x12, x9, #4\n"
        "cmp x12, #16\n"
        "b.eq 26f\n" "add x11, x11, #1\n" "26:\n"

        /* ASR_IMM (SBFM): -64 >> 1 = -32 */
        "mov x9, #0\n"
        "sub x9, x9, #64\n"
        "asr x12, x9, #1\n"
        "cmn x12, #32\n"
        "b.eq 27f\n" "add x11, x11, #1\n" "27:\n"

        /* SUBS_IMM → CMP: 50 vs 50 → Z=1 */
        "mov x9, #50\n"
        "cmp x9, #50\n"
        "b.eq 28f\n" "add x11, x11, #1\n" "28:\n"

        /* ADDS_IMM → CMN: -50 + 50 = 0 → Z=1 */
        "mov x9, #0\n"
        "sub x9, x9, #50\n"
        "cmn x9, #50\n"
        "b.eq 29f\n" "add x11, x11, #1\n" "29:\n"

        /* ANDS_IMM → TST: 0xFF & 0x100 = 0 → Z=1 */
        "mov x9, #0xFF\n"
        "tst x9, #0x100\n"
        "b.eq 30f\n" "add x11, x11, #1\n" "30:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x11","x12","memory","cc"
    );
    return r;
}

/* ============================================================
 * 3. MOV 系列: MOVZ MOVK MOVN
 * ============================================================ */
__attribute__((noinline))
uint64_t test_mov(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* MOVZ: x9 = 0x1234 */
        "movz x9, #0x1234\n"
        "mov x10, #0x1234\n"
        "cmp x9, x10\n"
        "b.eq 40f\n" "add x11, x11, #1\n" "40:\n"

        /* MOVK: x9 = 0x5678_1234 */
        "movk x9, #0x5678, lsl #16\n"
        "mov x10, #0x1234\n"
        "movk x10, #0x5678, lsl #16\n"
        "cmp x9, x10\n"
        "b.eq 41f\n" "add x11, x11, #1\n" "41:\n"

        /* MOVN: x9 = ~0 = -1 */
        "movn x9, #0\n"
        "cmn x9, #1\n"          /* x9 == -1 */
        "b.eq 42f\n" "add x11, x11, #1\n" "42:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","memory","cc"
    );
    return r;
}

/* ============================================================
 * 4. 加载/存储: LDR STR LDRB STRB LDRH STRH LDRSB LDRSH LDRSW
 *    STP LDP
 * ============================================================ */
__attribute__((noinline))
uint64_t test_load_store(void) {
    uint64_t r;
    /* stack buffer for load/store tests */
    __asm__ volatile(
        "mov x11, #0\n"
        "sub sp, sp, #128\n"

        /* STR/LDR 64-bit */
        "mov x9, #0xBEEF\n"
        "str x9, [sp, #0]\n"
        "ldr x10, [sp, #0]\n"
        "cmp x10, x9\n"
        "b.eq 50f\n" "add x11, x11, #1\n" "50:\n"

        /* STRB/LDRB 8-bit */
        "mov x9, #0x42\n"
        "strb w9, [sp, #16]\n"
        "ldrb w10, [sp, #16]\n"
        "cmp x10, #0x42\n"
        "b.eq 51f\n" "add x11, x11, #1\n" "51:\n"

        /* STRH/LDRH 16-bit */
        "mov x9, #0xCAFE\n"
        "strh w9, [sp, #24]\n"
        "ldrh w10, [sp, #24]\n"
        "cmp x10, x9\n"
        "b.eq 52f\n" "add x11, x11, #1\n" "52:\n"

        /* STR/LDR 32-bit (w reg) */
        "mov w9, #0x55\n"
        "str w9, [sp, #32]\n"
        "ldr w10, [sp, #32]\n"
        "cmp w10, #0x55\n"
        "b.eq 53f\n" "add x11, x11, #1\n" "53:\n"

        /* LDRSB: sign-extend byte 0xFF → -1 */
        "mov x9, #0xFF\n"
        "strb w9, [sp, #40]\n"
        "ldrsb x10, [sp, #40]\n"
        "cmn x10, #1\n"
        "b.eq 54f\n" "add x11, x11, #1\n" "54:\n"

        /* LDRSH: sign-extend halfword 0xFFFF → -1 */
        "mov x9, #0xFFFF\n"
        "strh w9, [sp, #48]\n"
        "ldrsh x10, [sp, #48]\n"
        "cmn x10, #1\n"
        "b.eq 55f\n" "add x11, x11, #1\n" "55:\n"

        /* LDRSW: sign-extend word 0xFFFFFFFF → -1 */
        "mov w9, #0xFFFF\n"
        "movk w9, #0xFFFF, lsl #16\n"
        "str w9, [sp, #56]\n"
        "ldrsw x10, [sp, #56]\n"
        "cmn x10, #1\n"
        "b.eq 56f\n" "add x11, x11, #1\n" "56:\n"

        /* STP/LDP: store pair, load pair */
        "mov x9,  #111\n"
        "mov x10, #222\n"
        "stp x9, x10, [sp, #64]\n"
        "mov x9,  #0\n"
        "mov x10, #0\n"
        "ldp x9, x10, [sp, #64]\n"
        "cmp x9, #111\n"
        "b.ne 57f\n"
        "cmp x10, #222\n"
        "b.eq 58f\n"
        "57: add x11, x11, #1\n" "58:\n"

        "add sp, sp, #128\n"
        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","memory","cc"
    );
    return r;
}

/* ============================================================
 * 5. 寄存器偏移加载/存储: LDR_REG LDRB_REG STR_REG STRB_REG
 * ============================================================ */
__attribute__((noinline))
uint64_t test_load_store_reg(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"
        "sub sp, sp, #64\n"

        /* STR reg offset: str x9, [sp, x10] */
        "mov x9, #0xDEAD\n"
        "mov x10, #0\n"
        "str x9, [sp, x10]\n"
        "ldr x12, [sp, x10]\n"
        "cmp x12, x9\n"
        "b.eq 60f\n" "add x11, x11, #1\n" "60:\n"

        /* STRB reg offset */
        "mov x9, #0x42\n"
        "mov x10, #16\n"
        "strb w9, [sp, x10]\n"
        "ldrb w12, [sp, x10]\n"
        "cmp x12, #0x42\n"
        "b.eq 61f\n" "add x11, x11, #1\n" "61:\n"

        "add sp, sp, #64\n"
        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","memory","cc"
    );
    return r;
}

/* ============================================================
 * 6. 分支: B B.cond CBZ CBNZ (BL/BLR/BR/RET tested implicitly)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_branch(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* B (unconditional) */
        "b 70f\n"
        "add x11, x11, #1\n"   /* should be skipped */
        "70:\n"

        /* B.cond: B.EQ after CMP equal */
        "mov x9, #5\n"
        "cmp x9, #5\n"
        "b.eq 71f\n"
        "add x11, x11, #1\n"
        "71:\n"

        /* B.NE after CMP not equal */
        "cmp x9, #6\n"
        "b.ne 72f\n"
        "add x11, x11, #1\n"
        "72:\n"

        /* B.LT / B.GE / B.GT / B.LE */
        "mov x9, #3\n"
        "cmp x9, #5\n"
        "b.lt 73f\n"           /* 3 < 5 → taken */
        "add x11, x11, #1\n"
        "73:\n"

        "cmp x9, #3\n"
        "b.ge 74f\n"           /* 3 >= 3 → taken */
        "add x11, x11, #1\n"
        "74:\n"

        "mov x9, #10\n"
        "cmp x9, #5\n"
        "b.gt 75f\n"           /* 10 > 5 → taken */
        "add x11, x11, #1\n"
        "75:\n"

        "mov x9, #5\n"
        "cmp x9, #5\n"
        "b.le 76f\n"           /* 5 <= 5 → taken */
        "add x11, x11, #1\n"
        "76:\n"

        /* B.LO / B.HS (unsigned) */
        "mov x9, #3\n"
        "cmp x9, #5\n"
        "b.lo 77f\n"           /* 3 < 5 unsigned → taken */
        "add x11, x11, #1\n"
        "77:\n"

        "mov x9, #5\n"
        "cmp x9, #5\n"
        "b.hs 78f\n"           /* 5 >= 5 unsigned → taken */
        "add x11, x11, #1\n"
        "78:\n"

        /* CBZ: branch if zero */
        "mov x9, #0\n"
        "cbz x9, 79f\n"
        "add x11, x11, #1\n"
        "79:\n"

        /* CBNZ: branch if not zero */
        "mov x9, #1\n"
        "cbnz x9, 80f\n"
        "add x11, x11, #1\n"
        "80:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x11","memory","cc"
    );
    return r;
}

/* ============================================================
 * 7. 条件选择: CSEL CSINC CSINV CSNEG
 * ============================================================ */
__attribute__((noinline))
uint64_t test_csel(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* CSEL: if eq → x9, else x10 */
        "mov x9,  #100\n"
        "mov x10, #200\n"
        "cmp x9, #100\n"        /* Z=1 */
        "csel x12, x9, x10, eq\n"  /* x12 = 100 */
        "cmp x12, #100\n"
        "b.eq 90f\n" "add x11, x11, #1\n" "90:\n"

        /* CSINC: if ne → x9, else x10+1 */
        "cmp x9, #100\n"        /* Z=1, so NE=false */
        "csinc x12, x9, x10, ne\n" /* cond false → x12 = x10+1 = 201 */
        "cmp x12, #201\n"
        "b.eq 91f\n" "add x11, x11, #1\n" "91:\n"

        /* CSINV: if ne → x9, else ~x10 */
        "cmp x9, #100\n"        /* Z=1, NE=false */
        "csinv x12, x9, x10, ne\n" /* cond false → x12 = ~200 */
        "mvn x13, x10\n"
        "cmp x12, x13\n"
        "b.eq 92f\n" "add x11, x11, #1\n" "92:\n"

        /* CSNEG: if ne → x9, else -x10 */
        "cmp x9, #100\n"
        "csneg x12, x9, x10, ne\n" /* cond false → x12 = -200 */
        "neg x13, x10\n"
        "cmp x12, x13\n"
        "b.eq 93f\n" "add x11, x11, #1\n" "93:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","x13","memory","cc"
    );
    return r;
}

/* ============================================================
 * 8. MADD / MSUB
 * ============================================================ */
__attribute__((noinline))
uint64_t test_madd_msub(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* MADD: x12 = x13 + x9*x10 = 10 + 3*7 = 31 */
        "mov x9,  #3\n"
        "mov x10, #7\n"
        "mov x13, #10\n"
        "madd x12, x9, x10, x13\n"
        "cmp x12, #31\n"
        "b.eq 100f\n" "add x11, x11, #1\n" "100:\n"

        /* MSUB: x12 = x13 - x9*x10 = 100 - 3*7 = 79 */
        "mov x13, #100\n"
        "msub x12, x9, x10, x13\n"
        "cmp x12, #79\n"
        "b.eq 101f\n" "add x11, x11, #1\n" "101:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","x13","memory","cc"
    );
    return r;
}

/* ============================================================
 * 9. 位域: UBFM(LSL/LSR/UBFX/UXTB/UXTH) SBFM(ASR/SBFX/SXTB/SXTH/SXTW)
 *    EXTR
 * ============================================================ */
__attribute__((noinline))
uint64_t test_bitfield(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* UBFX: extract bits [4:7] from 0xFF0 → 0xFF */
        "mov x9, #0xFF0\n"
        "ubfx x12, x9, #4, #8\n"
        "cmp x12, #0xFF\n"
        "b.eq 110f\n" "add x11, x11, #1\n" "110:\n"

        /* UXTB: zero-extend byte */
        "mov x9, #0x1AB\n"
        "uxtb w12, w9\n"
        "cmp x12, #0xAB\n"
        "b.eq 111f\n" "add x11, x11, #1\n" "111:\n"

        /* UXTH: zero-extend halfword */
        "mov x9, #0xCAFE\n"
        "movk x9, #0x1, lsl #16\n"  /* x9 = 0x1CAFE */
        "uxth w12, w9\n"
        "mov x13, #0xCAFE\n"
        "cmp x12, x13\n"
        "b.eq 112f\n" "add x11, x11, #1\n" "112:\n"

        /* SBFX: sign-extend bits */
        "mov x9, #0xFF\n"       /* bits[0:7] = 0xFF */
        "sbfx x12, x9, #0, #8\n" /* sign-extend 8-bit → -1 */
        "cmn x12, #1\n"
        "b.eq 113f\n" "add x11, x11, #1\n" "113:\n"

        /* SXTB: sign-extend byte */
        "mov x9, #0x80\n"
        "sxtb x12, w9\n"
        "cmn x12, #128\n"
        "b.eq 114f\n" "add x11, x11, #1\n" "114:\n"

        /* SXTH: sign-extend halfword */
        "mov x9, #0x8000\n"
        "sxth x12, w9\n"
        "mov x13, #0\n"
        "sub x13, x13, #0x8000\n"  /* x13 = -0x8000 */
        "cmp x12, x13\n"
        "b.eq 115f\n" "add x11, x11, #1\n" "115:\n"

        /* SXTW: sign-extend word */
        "mov w9, #0xFFFF\n"
        "movk w9, #0xFFFF, lsl #16\n"  /* w9 = 0xFFFFFFFF */
        "sxtw x12, w9\n"
        "cmn x12, #1\n"
        "b.eq 116f\n" "add x11, x11, #1\n" "116:\n"

        /* EXTR: extract from pair */
        "mov x9,  #0xAB\n"
        "mov x10, #0xCD\n"
        "extr x12, x9, x10, #4\n"
        /* EXTR Xd, Xn, Xm, #lsb: Xd = (Xn:Xm) >> lsb
         * = (0xAB << 64 | 0xCD) >> 4
         * low bits: 0xCD >> 4 = 0xC, high bits from 0xAB << 60
         * x12 = 0xB00000000000000C */
        "mov x13, #0x000C\n"
        "movk x13, #0, lsl #16\n"
        "movk x13, #0, lsl #32\n"
        "movk x13, #0xB000, lsl #48\n"
        "cmp x12, x13\n"
        "b.eq 117f\n" "add x11, x11, #1\n" "117:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","x13","memory","cc"
    );
    return r;
}

/* ============================================================
 * 10. 扩展寄存器加减: ADD_EXT SUB_EXT ADDS_EXT SUBS_EXT
 * ============================================================ */
__attribute__((noinline))
uint64_t test_add_sub_ext(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* ADD_EXT: add x12, x9, w10, uxtb */
        "mov x9,  #100\n"
        "mov x10, #0x1FF\n"     /* w10 low byte = 0xFF */
        "add x12, x9, w10, uxtb\n"  /* 100 + 0xFF = 355 */
        "cmp x12, #355\n"
        "b.eq 120f\n" "add x11, x11, #1\n" "120:\n"

        /* SUB_EXT: sub x12, x9, w10, uxtb */
        "mov x9, #300\n"
        "sub x12, x9, w10, uxtb\n"  /* 300 - 0xFF = 45 */
        "cmp x12, #45\n"
        "b.eq 121f\n" "add x11, x11, #1\n" "121:\n"

        /* SUBS_EXT (CMP ext): cmp x9, w10, uxtb */
        "mov x9, #0xFF\n"
        "cmp x9, w10, uxtb\n"   /* 0xFF - 0xFF = 0 → Z=1 */
        "b.eq 122f\n" "add x11, x11, #1\n" "122:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","memory","cc"
    );
    return r;
}

/* ============================================================
 * 11. EON (exclusive OR NOT)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_eon(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* EON: x12 = x9 ^ ~x10 */
        "mov x9,  #0xFF\n"
        "mov x10, #0xFF\n"
        "eon x12, x9, x10\n"    /* 0xFF ^ ~0xFF = 0xFF ^ 0xFFFFFFFFFFFFFF00 = 0xFFFFFFFFFFFFFF00 ^ 0xFF... */
        /* Actually: EON Xd, Xn, Xm = Xn EOR NOT(Xm)
         * = 0xFF ^ ~0xFF = 0xFF ^ 0xFFFFFFFFFFFFFF00 = 0xFFFFFFFFFFFFFFFF
         * Wait: ~0xFF = 0xFFFFFFFFFFFFFF00, 0xFF ^ 0xFFFFFFFFFFFFFF00 = 0xFFFFFFFFFFFFFFFF */
        "cmn x12, #1\n"         /* x12 == -1 == 0xFFFFFFFFFFFFFFFF */
        "b.eq 130f\n" "add x11, x11, #1\n" "130:\n"

        /* EON with different values */
        "mov x9,  #0\n"
        "mov x10, #0\n"
        "eon x12, x9, x10\n"    /* 0 ^ ~0 = ~0 = -1 */
        "cmn x12, #1\n"
        "b.eq 131f\n" "add x11, x11, #1\n" "131:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","memory","cc"
    );
    return r;
}

/* ============================================================
 * 12. TBZ / TBNZ
 * ============================================================ */
__attribute__((noinline))
uint64_t test_tbz_tbnz(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* TBZ: bit0=0 → taken */
        "mov x9, #2\n"          /* bit0 = 0 */
        "tbz x9, #0, 140f\n"
        "add x11, x11, #1\n"   /* should be skipped */
        "140:\n"

        /* TBZ: bit0=1 → not taken */
        "mov x9, #3\n"          /* bit0 = 1 */
        "mov x10, #0\n"
        "tbz x9, #0, 141f\n"
        "mov x10, #1\n"         /* should execute */
        "141:\n"
        "cmp x10, #1\n"
        "b.eq 142f\n" "add x11, x11, #1\n" "142:\n"

        /* TBNZ: bit0=1 → taken */
        "mov x9, #3\n"
        "tbnz x9, #0, 143f\n"
        "add x11, x11, #1\n"
        "143:\n"

        /* TBZ bit33: x9=(1<<33), bit33=1 → not taken */
        "mov x9, #2\n"
        "lsl x9, x9, #32\n"     /* 1<<33 */
        "mov x10, #0\n"
        "tbz x9, #33, 144f\n"
        "mov x10, #1\n"
        "144:\n"
        "cmp x10, #1\n"
        "b.eq 145f\n" "add x11, x11, #1\n" "145:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","memory","cc"
    );
    return r;
}

/* ============================================================
 * 13. CCMP / CCMN (reg + imm variants)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_ccmp_ccmn(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* CCMP reg: cond=EQ holds → real compare */
        "mov x9,  #10\n"
        "mov x10, #10\n"
        "cmp x9, x9\n"          /* Z=1 → EQ holds */
        "ccmp x9, x10, #0, eq\n" /* real compare: 10 vs 10 → Z=1 */
        "b.eq 150f\n" "add x11, x11, #1\n" "150:\n"

        /* CCMP reg: cond=EQ fails → nzcv=0 → Z=0 */
        "mov x10, #5\n"
        "cmp x9, x10\n"         /* Z=0 → EQ fails */
        "ccmp x9, x10, #0, eq\n" /* cond fails → nzcv=0 → Z=0 */
        "b.ne 151f\n" "add x11, x11, #1\n" "151:\n"

        /* CCMP imm: cond=NE holds → real compare */
        "cmp x9, x10\n"         /* Z=0 → NE holds */
        "ccmp x9, #10, #0, ne\n" /* real compare: 10 vs 10 → Z=1 */
        "b.eq 152f\n" "add x11, x11, #1\n" "152:\n"

        /* CCMN reg: cond=EQ holds → CMN(x9, x10) */
        "mov x9,  #0\n"
        "sub x9, x9, #5\n"      /* x9 = -5 */
        "mov x10, #5\n"
        "cmp x10, x10\n"        /* Z=1 → EQ holds */
        "ccmn x9, x10, #0, eq\n" /* CMN: -5 + 5 = 0 → Z=1 */
        "b.eq 153f\n" "add x11, x11, #1\n" "153:\n"

        /* CCMN imm: cond=NE holds → CMN(x9, #5) */
        "mov x9, #0\n"
        "sub x9, x9, #5\n"
        "mov x10, #99\n"
        "cmp x9, x10\n"         /* Z=0 → NE holds */
        "ccmn x9, #5, #0, ne\n" /* CMN: -5 + 5 = 0 → Z=1 */
        "b.eq 154f\n" "add x11, x11, #1\n" "154:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","memory","cc"
    );
    return r;
}

/* ============================================================
 * 14. ADRP / ADR (地址生成 — 通过全局变量间接测试)
 *     编译器访问全局变量时自动生成 ADRP+ADD/LDR
 * ============================================================ */
static volatile uint64_t g_adrp_val = 0x12345678ABCDEF00ULL;

__attribute__((noinline))
uint64_t test_adrp_adr(void) {
    /* 读写全局变量会触发 ADRP+ADD 序列 */
    uint64_t v = g_adrp_val;
    if (v != 0x12345678ABCDEF00ULL) return 1;
    g_adrp_val = 0xDEADBEEFCAFE0000ULL;
    if (g_adrp_val != 0xDEADBEEFCAFE0000ULL) return 2;
    g_adrp_val = 0x12345678ABCDEF00ULL; /* restore */
    __asm__ volatile(NOPS);
    return 0;
}

/* ============================================================
 * 15. SIMD: LD1/ST1 {Vn.16B} (OpVld16 / OpVst16)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_simd(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"
        "sub sp, sp, #64\n"

        /* 准备 16 字节数据 */
        "mov x9, #0x0807\n"
        "movk x9, #0x0605, lsl #16\n"
        "movk x9, #0x0403, lsl #32\n"
        "movk x9, #0x0201, lsl #48\n"
        "str x9, [sp, #0]\n"
        "mov x9, #0x100F\n"
        "movk x9, #0x0E0D, lsl #16\n"
        "movk x9, #0x0C0B, lsl #32\n"
        "movk x9, #0x0A09, lsl #48\n"
        "str x9, [sp, #8]\n"

        /* LD1 {v0.16b}, [sp] */
        "mov x9, sp\n"
        "ld1 {v0.16b}, [x9]\n"

        /* ST1 {v0.16b}, [sp+32] */
        "add x10, sp, #32\n"
        "st1 {v0.16b}, [x10]\n"

        /* 验证: 比较 [sp] 和 [sp+32] */
        "ldr x12, [sp, #0]\n"
        "ldr x13, [sp, #32]\n"
        "cmp x12, x13\n"
        "b.eq 160f\n" "add x11, x11, #1\n" "160:\n"

        "ldr x12, [sp, #8]\n"
        "ldr x13, [sp, #40]\n"
        "cmp x12, x13\n"
        "b.eq 161f\n" "add x11, x11, #1\n" "161:\n"

        "add sp, sp, #64\n"
        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","x13","v0","memory","cc"
    );
    return r;
}

/* ============================================================
 * 16. SVC (syscall) — write(2, "OK\n", 3)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_svc(void) {
    uint64_t r;
    __asm__ volatile(
        "sub sp, sp, #16\n"
        /* "OK\n" = 0x4F 0x4B 0x0A → little-endian u32: 0x000A4B4F */
        "mov x9, #0x4B4F\n"
        "movk x9, #0x000A, lsl #16\n"
        "str x9, [sp]\n"

        "mov x8, #64\n"          /* __NR_write */
        "mov x0, #2\n"           /* fd=stderr */
        "mov x1, sp\n"
        "mov x2, #3\n"
        "svc #0\n"

        "mov %[out], x0\n"
        "add sp, sp, #16\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x0","x1","x2","x8","x9","memory","cc"
    );
    return r; /* should be 3 (bytes written) */
}

/* ============================================================
 * 17. ADDS_REG / SUBS_REG (flag-setting register ops)
 *     + CMP reg (SUBS XZR) + CMN reg (ADDS XZR)
 *     + ANDS_REG / TST reg
 * ============================================================ */
__attribute__((noinline))
uint64_t test_flags_reg(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* ADDS: x12 = x9 + x10, set flags */
        "mov x9,  #100\n"
        "mov x10, #200\n"
        "adds x12, x9, x10\n"
        "cmp x12, #300\n"
        "b.eq 170f\n" "add x11, x11, #1\n" "170:\n"

        /* SUBS: x12 = x9 - x10, set flags */
        "mov x9,  #200\n"
        "mov x10, #50\n"
        "subs x12, x9, x10\n"
        "cmp x12, #150\n"
        "b.eq 171f\n" "add x11, x11, #1\n" "171:\n"

        /* CMP reg: SUBS XZR */
        "mov x9, #42\n"
        "mov x10, #42\n"
        "cmp x9, x10\n"
        "b.eq 172f\n" "add x11, x11, #1\n" "172:\n"

        /* CMN reg: ADDS XZR */
        "mov x9, #0\n"
        "sub x9, x9, #10\n"     /* -10 */
        "mov x10, #10\n"
        "cmn x9, x10\n"         /* -10 + 10 = 0 → Z=1 */
        "b.eq 173f\n" "add x11, x11, #1\n" "173:\n"

        /* TST (ANDS XZR): 0xFF & 0x01 != 0 → Z=0 */
        "mov x9, #0xFF\n"
        "mov x10, #0x01\n"
        "tst x9, x10\n"
        "b.ne 174f\n" "add x11, x11, #1\n" "174:\n"

        /* TST: 0xF0 & 0x0F = 0 → Z=1 */
        "mov x9, #0xF0\n"
        "mov x10, #0x0F\n"
        "tst x9, x10\n"
        "b.eq 175f\n" "add x11, x11, #1\n" "175:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","memory","cc"
    );
    return r;
}

/* ============================================================
 * 18. EOR shifted register (translator handles shift in trAluReg)
 * ============================================================ */
__attribute__((noinline))
uint64_t test_eor_shifted(void) {
    uint64_t r;
    __asm__ volatile(
        "mov x11, #0\n"

        /* EOR x12, x9, x10, LSL #4 */
        "mov x9,  #0xFF\n"
        "mov x10, #0x0F\n"
        "eor x12, x9, x10, lsl #4\n"  /* 0xFF ^ 0xF0 = 0x0F */
        "cmp x12, #0x0F\n"
        "b.eq 180f\n" "add x11, x11, #1\n" "180:\n"

        "mov %[out], x11\n"
        NOPS
        : [out] "=r" (r)
        :
        : "x9","x10","x11","x12","memory","cc"
    );
    return r;
}

/* ============================================================
 * 19. BL / BLR / BR / RET (函数调用 — 通过C函数调用间接测试)
 *     check_all_insn 调用各 test_xxx 就会产生 BL
 *     BLR/BR 通过函数指针测试
 * ============================================================ */
static uint64_t __attribute__((noinline)) helper_add(uint64_t a, uint64_t b) {
    __asm__ volatile(NOPS);
    return a + b;
}

__attribute__((noinline))
uint64_t test_bl_blr(void) {
    /* 直接调用 → BL, 函数指针调用 → BLR */
    uint64_t v1 = helper_add(10, 20);
    if (v1 != 30) return 1;

    uint64_t (*fp)(uint64_t, uint64_t) = helper_add;
    uint64_t v2 = fp(100, 200);
    if (v2 != 300) return 2;

    __asm__ volatile(NOPS);
    return 0;
}

/* ============================================================
 * 主测试入口 — VMP 保护此函数
 * ============================================================ */
__attribute__((noinline))
int check_all_insn(void) {
    g_pass = 0;
    g_fail = 0;

    printf("=== VMP 全指令覆盖测试 ===\n\n");

    printf("[1] ALU 寄存器 (ADD SUB MUL EOR AND ORR LSL LSR ASR MVN ROR UMULH)\n");
    CHK("ALU_REG", test_alu_reg() == 0);

    printf("[2] ALU 立即数 (ADD SUB AND ORR EOR LSL LSR ASR + CMP CMN TST)\n");
    CHK("ALU_IMM", test_alu_imm() == 0);

    printf("[3] MOV 系列 (MOVZ MOVK MOVN)\n");
    CHK("MOV", test_mov() == 0);

    printf("[4] 加载/存储 (LDR STR LDRB STRB LDRH STRH LDRSB LDRSH LDRSW STP LDP)\n");
    CHK("LOAD_STORE", test_load_store() == 0);

    printf("[5] 寄存器偏移加载/存储 (LDR_REG LDRB_REG STR_REG STRB_REG)\n");
    CHK("LOAD_STORE_REG", test_load_store_reg() == 0);

    printf("[6] 分支 (B B.cond CBZ CBNZ)\n");
    CHK("BRANCH", test_branch() == 0);

    printf("[7] 条件选择 (CSEL CSINC CSINV CSNEG)\n");
    CHK("CSEL", test_csel() == 0);

    printf("[8] MADD / MSUB\n");
    CHK("MADD_MSUB", test_madd_msub() == 0);

    printf("[9] 位域 (UBFM SBFM EXTR)\n");
    CHK("BITFIELD", test_bitfield() == 0);

    printf("[10] 扩展寄存器加减 (ADD_EXT SUB_EXT SUBS_EXT)\n");
    CHK("ADD_SUB_EXT", test_add_sub_ext() == 0);

    printf("[11] EON\n");
    CHK("EON", test_eon() == 0);

    printf("[12] TBZ / TBNZ\n");
    CHK("TBZ_TBNZ", test_tbz_tbnz() == 0);

    printf("[13] CCMP / CCMN\n");
    CHK("CCMP_CCMN", test_ccmp_ccmn() == 0);

    printf("[14] ADRP / ADR (全局变量访问)\n");
    CHK("ADRP_ADR", test_adrp_adr() == 0);

    printf("[15] SIMD LD1/ST1 16B\n");
    CHK("SIMD", test_simd() == 0);

    printf("[16] SVC (syscall write)\n");
    CHK("SVC", test_svc() == 3);

    printf("[17] ADDS/SUBS/CMP/CMN/TST 寄存器\n");
    CHK("FLAGS_REG", test_flags_reg() == 0);

    printf("[18] EOR shifted register\n");
    CHK("EOR_SHIFTED", test_eor_shifted() == 0);

    printf("[19] BL / BLR (函数调用)\n");
    CHK("BL_BLR", test_bl_blr() == 0);

    printf("\n=== 结果: %d PASS / %d FAIL (共 %d 项) ===\n",
           g_pass, g_fail, g_pass + g_fail);

    return g_fail;
}

int main(void) {
    int fail = check_all_insn();
    return fail;
}
