// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 31~0 - ap_return[31:0] (Read)
// 0x40 : Data signal of pin_attempt_V
//        bit 31~0 - pin_attempt_V[31:0] (Read/Write)
// 0x44 : Data signal of pin_attempt_V
//        bit 31~0 - pin_attempt_V[63:32] (Read/Write)
// 0x48 : Data signal of pin_attempt_V
//        bit 31~0 - pin_attempt_V[95:64] (Read/Write)
// 0x4c : Data signal of pin_attempt_V
//        bit 31~0 - pin_attempt_V[127:96] (Read/Write)
// 0x50 : Control signal of pin_attempt_V
//        bit 0  - pin_attempt_V_ap_vld (Read/Write/SC)
//        others - reserved
// 0x80 : Data signal of counter_in
//        bit 31~0 - counter_in[31:0] (Read/Write)
// 0x84 : Control signal of counter_in
//        bit 0  - counter_in_ap_vld (Read/Write/SC)
//        others - reserved
// 0x88 : Data signal of increment_counter
//        bit 31~0 - increment_counter[31:0] (Read)
// 0x8c : Control signal of increment_counter
//        bit 0  - increment_counter_ap_vld (Read/COR)
//        others - reserved
// 0x90 : Data signal of reset_counter
//        bit 31~0 - reset_counter[31:0] (Read)
// 0x94 : Control signal of reset_counter
//        bit 0  - reset_counter_ap_vld (Read/COR)
//        others - reserved
// 0x20 ~
// 0x3f : Memory 'secure_storage_in_V' (2 * 128b)
//        Word 4n   : bit [31:0] - secure_storage_in_V[n][31: 0]
//        Word 4n+1 : bit [31:0] - secure_storage_in_V[n][63:32]
//        Word 4n+2 : bit [31:0] - secure_storage_in_V[n][95:64]
//        Word 4n+3 : bit [31:0] - secure_storage_in_V[n][127:96]
// 0x60 ~
// 0x7f : Memory 'secure_storage_out_V' (2 * 128b)
//        Word 4n   : bit [31:0] - secure_storage_out_V[n][31: 0]
//        Word 4n+1 : bit [31:0] - secure_storage_out_V[n][63:32]
//        Word 4n+2 : bit [31:0] - secure_storage_out_V[n][95:64]
//        Word 4n+3 : bit [31:0] - secure_storage_out_V[n][127:96]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSECURE_ENCLAVE_AXILITES_ADDR_AP_CTRL                   0x00
#define XSECURE_ENCLAVE_AXILITES_ADDR_GIE                       0x04
#define XSECURE_ENCLAVE_AXILITES_ADDR_IER                       0x08
#define XSECURE_ENCLAVE_AXILITES_ADDR_ISR                       0x0c
#define XSECURE_ENCLAVE_AXILITES_ADDR_AP_RETURN                 0x10
#define XSECURE_ENCLAVE_AXILITES_BITS_AP_RETURN                 32
#define XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_DATA        0x40
#define XSECURE_ENCLAVE_AXILITES_BITS_PIN_ATTEMPT_V_DATA        128
#define XSECURE_ENCLAVE_AXILITES_ADDR_PIN_ATTEMPT_V_CTRL        0x50
#define XSECURE_ENCLAVE_AXILITES_ADDR_COUNTER_IN_DATA           0x80
#define XSECURE_ENCLAVE_AXILITES_BITS_COUNTER_IN_DATA           32
#define XSECURE_ENCLAVE_AXILITES_ADDR_COUNTER_IN_CTRL           0x84
#define XSECURE_ENCLAVE_AXILITES_ADDR_INCREMENT_COUNTER_DATA    0x88
#define XSECURE_ENCLAVE_AXILITES_BITS_INCREMENT_COUNTER_DATA    32
#define XSECURE_ENCLAVE_AXILITES_ADDR_INCREMENT_COUNTER_CTRL    0x8c
#define XSECURE_ENCLAVE_AXILITES_ADDR_RESET_COUNTER_DATA        0x90
#define XSECURE_ENCLAVE_AXILITES_BITS_RESET_COUNTER_DATA        32
#define XSECURE_ENCLAVE_AXILITES_ADDR_RESET_COUNTER_CTRL        0x94
#define XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_BASE  0x20
#define XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_IN_V_HIGH  0x3f
#define XSECURE_ENCLAVE_AXILITES_WIDTH_SECURE_STORAGE_IN_V      128
#define XSECURE_ENCLAVE_AXILITES_DEPTH_SECURE_STORAGE_IN_V      2
#define XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_BASE 0x60
#define XSECURE_ENCLAVE_AXILITES_ADDR_SECURE_STORAGE_OUT_V_HIGH 0x7f
#define XSECURE_ENCLAVE_AXILITES_WIDTH_SECURE_STORAGE_OUT_V     128
#define XSECURE_ENCLAVE_AXILITES_DEPTH_SECURE_STORAGE_OUT_V     2

