module top_module(
	output reg out);
	
	always @(*) begin
		out = 0;
	end
endmodule
