{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527947781832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527947781832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 21:56:21 2018 " "Processing started: Sat Jun 02 21:56:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527947781832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527947781832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fps_game -c fps_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off fps_game -c fps_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527947781832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1527947782473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fps_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fps_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fps_game-beh " "Found design unit 1: fps_game-beh" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783012 ""} { "Info" "ISGN_ENTITY_NAME" "1 fps_game " "Found entity 1: fps_game" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_controller-beh " "Found design unit 1: game_controller-beh" {  } { { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783012 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lib/data_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_lib/data_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_type " "Found design unit 1: data_type" {  } { { "my_lib/data_type.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/my_lib/data_type.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor-beh " "Found design unit 1: sensor-beh" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor " "Found entity 1: sensor" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_controller-bhv " "Found design unit 1: color_controller-bhv" {  } { { "color_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/color_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_controller " "Found entity 1: color_controller" {  } { { "color_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/color_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_converter-bhv " "Found design unit 1: led_converter-bhv" {  } { { "led_converter.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/led_converter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_converter " "Found entity 1: led_converter" {  } { { "led_converter.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/led_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-beh " "Found design unit 1: uart-beh" {  } { { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/randomnumber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file utils/randomnumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomNumber-struc " "Found design unit 1: RandomNumber-struc" {  } { { "utils/RandomNumber.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/utils/RandomNumber.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomNumber " "Found entity 1: RandomNumber" {  } { { "utils/RandomNumber.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/utils/RandomNumber.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixtyhzsignalgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixtyhzsignalgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixtyHzSignalGenerator-struc " "Found design unit 1: SixtyHzSignalGenerator-struc" {  } { { "SixtyHzSignalGenerator.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/SixtyHzSignalGenerator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixtyHzSignalGenerator " "Found entity 1: SixtyHzSignalGenerator" {  } { { "SixtyHzSignalGenerator.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/SixtyHzSignalGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_calc-bhv " "Found design unit 1: vga_calc-bhv" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_calc " "Found entity 1: vga_calc" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-behavior " "Found design unit 1: vga640480-behavior" {  } { { "vga640480.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga640480.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Found entity 1: vga640480" {  } { { "vga640480.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga640480.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_controller-bhv " "Found design unit 1: sram_controller-bhv" {  } { { "sram_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sram_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sram_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947783036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fps_game " "Elaborating entity \"fps_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527947783332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor sensor:post_sensor " "Elaborating entity \"sensor\" for hierarchy \"sensor:post_sensor\"" {  } { { "fps_game.vhd" "post_sensor" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart sensor:post_sensor\|uart:sensor_uart " "Elaborating entity \"uart\" for hierarchy \"sensor:post_sensor\|uart:sensor_uart\"" {  } { { "sensor.vhd" "sensor_uart" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_converter sensor:post_sensor\|led_converter:converter_x1 " "Elaborating entity \"led_converter\" for hierarchy \"sensor:post_sensor\|led_converter:converter_x1\"" {  } { { "sensor.vhd" "converter_x1" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:controller " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:controller\"" {  } { { "fps_game.vhd" "controller" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783356 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "game_over_stage game_controller.vhd(85) " "VHDL Process Statement warning at game_controller.vhd(85): inferring latch(es) for signal or variable \"game_over_stage\", which holds its previous value in one or more paths through the process" {  } { { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1527947783372 "|fps_game|game_controller:controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_stage game_controller.vhd(85) " "VHDL Process Statement warning at game_controller.vhd(85): inferring latch(es) for signal or variable \"start_stage\", which holds its previous value in one or more paths through the process" {  } { { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1527947783372 "|fps_game|game_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_stage game_controller.vhd(85) " "Inferred latch for \"start_stage\" at game_controller.vhd(85)" {  } { { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527947783372 "|fps_game|game_controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over_stage game_controller.vhd(85) " "Inferred latch for \"game_over_stage\" at game_controller.vhd(85)" {  } { { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527947783372 "|fps_game|game_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomNumber game_controller:controller\|RandomNumber:random_generator " "Elaborating entity \"RandomNumber\" for hierarchy \"game_controller:controller\|RandomNumber:random_generator\"" {  } { { "game_controller.vhd" "random_generator" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_controller color_controller:u1 " "Elaborating entity \"color_controller\" for hierarchy \"color_controller:u1\"" {  } { { "fps_game.vhd" "u1" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_calc color_controller:u1\|vga_calc:u1 " "Elaborating entity \"vga_calc\" for hierarchy \"color_controller:u1\|vga_calc:u1\"" {  } { { "color_controller.vhd" "u1" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/color_controller.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enemy_x vga_calc.vhd(99) " "Verilog HDL or VHDL warning at vga_calc.vhd(99): object \"enemy_x\" assigned a value but never read" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527947783387 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "medical_x vga_calc.vhd(99) " "Verilog HDL or VHDL warning at vga_calc.vhd(99): object \"medical_x\" assigned a value but never read" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527947783387 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gun_x vga_calc.vhd(99) " "Verilog HDL or VHDL warning at vga_calc.vhd(99): object \"gun_x\" assigned a value but never read" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527947783387 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enemy_y vga_calc.vhd(100) " "Verilog HDL or VHDL warning at vga_calc.vhd(100): object \"enemy_y\" assigned a value but never read" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527947783387 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "medical_y vga_calc.vhd(100) " "Verilog HDL or VHDL warning at vga_calc.vhd(100): object \"medical_y\" assigned a value but never read" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gun_y vga_calc.vhd(100) " "Verilog HDL or VHDL warning at vga_calc.vhd(100): object \"gun_y\" assigned a value but never read" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_wrote vga_calc.vhd(106) " "VHDL Signal Declaration warning at vga_calc.vhd(106): used implicit default value for signal \"data_wrote\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(142) " "VHDL Process Statement warning at vga_calc.vhd(142): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(142) " "VHDL Process Statement warning at vga_calc.vhd(142): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(151) " "VHDL Process Statement warning at vga_calc.vhd(151): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(151) " "VHDL Process Statement warning at vga_calc.vhd(151): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(152) " "VHDL Process Statement warning at vga_calc.vhd(152): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783395 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "my_hp vga_calc.vhd(152) " "VHDL Process Statement warning at vga_calc.vhd(152): signal \"my_hp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(164) " "VHDL Process Statement warning at vga_calc.vhd(164): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(164) " "VHDL Process Statement warning at vga_calc.vhd(164): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(165) " "VHDL Process Statement warning at vga_calc.vhd(165): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_num vga_calc.vhd(165) " "VHDL Process Statement warning at vga_calc.vhd(165): signal \"bullet_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "postX vga_calc.vhd(177) " "VHDL Process Statement warning at vga_calc.vhd(177): signal \"postX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(177) " "VHDL Process Statement warning at vga_calc.vhd(177): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "postY vga_calc.vhd(177) " "VHDL Process Statement warning at vga_calc.vhd(177): signal \"postY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(177) " "VHDL Process Statement warning at vga_calc.vhd(177): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_types vga_calc.vhd(191) " "VHDL Process Statement warning at vga_calc.vhd(191): signal \"object_types\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_xs vga_calc.vhd(193) " "VHDL Process Statement warning at vga_calc.vhd(193): signal \"object_xs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(193) " "VHDL Process Statement warning at vga_calc.vhd(193): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_ys vga_calc.vhd(193) " "VHDL Process Statement warning at vga_calc.vhd(193): signal \"object_ys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(193) " "VHDL Process Statement warning at vga_calc.vhd(193): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(194) " "VHDL Process Statement warning at vga_calc.vhd(194): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_xs vga_calc.vhd(194) " "VHDL Process Statement warning at vga_calc.vhd(194): signal \"object_xs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(195) " "VHDL Process Statement warning at vga_calc.vhd(195): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_ys vga_calc.vhd(195) " "VHDL Process Statement warning at vga_calc.vhd(195): signal \"object_ys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_xs vga_calc.vhd(200) " "VHDL Process Statement warning at vga_calc.vhd(200): signal \"object_xs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(200) " "VHDL Process Statement warning at vga_calc.vhd(200): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_ys vga_calc.vhd(200) " "VHDL Process Statement warning at vga_calc.vhd(200): signal \"object_ys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783418 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(200) " "VHDL Process Statement warning at vga_calc.vhd(200): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(201) " "VHDL Process Statement warning at vga_calc.vhd(201): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_xs vga_calc.vhd(201) " "VHDL Process Statement warning at vga_calc.vhd(201): signal \"object_xs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(202) " "VHDL Process Statement warning at vga_calc.vhd(202): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_ys vga_calc.vhd(202) " "VHDL Process Statement warning at vga_calc.vhd(202): signal \"object_ys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_xs vga_calc.vhd(207) " "VHDL Process Statement warning at vga_calc.vhd(207): signal \"object_xs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(207) " "VHDL Process Statement warning at vga_calc.vhd(207): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_ys vga_calc.vhd(207) " "VHDL Process Statement warning at vga_calc.vhd(207): signal \"object_ys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(207) " "VHDL Process Statement warning at vga_calc.vhd(207): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(208) " "VHDL Process Statement warning at vga_calc.vhd(208): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_xs vga_calc.vhd(208) " "VHDL Process Statement warning at vga_calc.vhd(208): signal \"object_xs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783457 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(209) " "VHDL Process Statement warning at vga_calc.vhd(209): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783465 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "object_ys vga_calc.vhd(209) " "VHDL Process Statement warning at vga_calc.vhd(209): signal \"object_ys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783465 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x vga_calc.vhd(220) " "VHDL Process Statement warning at vga_calc.vhd(220): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_y vga_calc.vhd(220) " "VHDL Process Statement warning at vga_calc.vhd(220): signal \"s_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameover vga_calc.vhd(229) " "VHDL Process Statement warning at vga_calc.vhd(229): signal \"gameover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gamestart vga_calc.vhd(238) " "VHDL Process Statement warning at vga_calc.vhd(238): signal \"gamestart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "backgroundOK vga_calc.vhd(297) " "VHDL Process Statement warning at vga_calc.vhd(297): signal \"backgroundOK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_background_calc vga_calc.vhd(298) " "VHDL Process Statement warning at vga_calc.vhd(298): signal \"q_background_calc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gamestart vga_calc.vhd(301) " "VHDL Process Statement warning at vga_calc.vhd(301): signal \"gamestart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gameover vga_calc.vhd(307) " "VHDL Process Statement warning at vga_calc.vhd(307): signal \"gameover\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gunOK vga_calc.vhd(320) " "VHDL Process Statement warning at vga_calc.vhd(320): signal \"gunOK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "medicalOK vga_calc.vhd(322) " "VHDL Process Statement warning at vga_calc.vhd(322): signal \"medicalOK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemyOK vga_calc.vhd(326) " "VHDL Process Statement warning at vga_calc.vhd(326): signal \"enemyOK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_background_calc vga_calc.vhd(329) " "VHDL Process Statement warning at vga_calc.vhd(329): signal \"q_background_calc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527947783489 "|fps_game|color_controller:u1|vga_calc:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640480 color_controller:u1\|vga_calc:u1\|vga640480:u1 " "Elaborating entity \"vga640480\" for hierarchy \"color_controller:u1\|vga_calc:u1\|vga640480:u1\"" {  } { { "vga_calc.vhd" "u1" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_controller color_controller:u1\|vga_calc:u1\|sram_controller:u2 " "Elaborating entity \"sram_controller\" for hierarchy \"color_controller:u1\|vga_calc:u1\|sram_controller:u2\"" {  } { { "vga_calc.vhd" "u2" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixtyHzSignalGenerator SixtyHzSignalGenerator:u2 " "Elaborating entity \"SixtyHzSignalGenerator\" for hierarchy \"SixtyHzSignalGenerator:u2\"" {  } { { "fps_game.vhd" "u2" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947783582 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Mod0\"" {  } { { "sensor.vhd" "Mod0" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Mod1\"" {  } { { "sensor.vhd" "Mod1" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Mod2\"" {  } { { "sensor.vhd" "Mod2" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div5\"" {  } { { "sensor.vhd" "Div5" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 148 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div6\"" {  } { { "sensor.vhd" "Div6" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div7\"" {  } { { "sensor.vhd" "Div7" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div0\"" {  } { { "sensor.vhd" "Div0" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div1\"" {  } { { "sensor.vhd" "Div1" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div2\"" {  } { { "sensor.vhd" "Div2" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_controller:u1\|vga_calc:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_controller:u1\|vga_calc:u1\|Mult0\"" {  } { { "vga_calc.vhd" "Mult0" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div3\"" {  } { { "sensor.vhd" "Div3" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensor:post_sensor\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensor:post_sensor\|Div4\"" {  } { { "sensor.vhd" "Div4" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947787950 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527947787950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:post_sensor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sensor:post_sensor\|lpm_divide:Mod0\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 151 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947788004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:post_sensor\|lpm_divide:Mod0 " "Instantiated megafunction \"sensor:post_sensor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788004 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 151 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527947788004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jo " "Found entity 1: lpm_divide_2jo" {  } { { "db/lpm_divide_2jo.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_divide_2jo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_cag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_cag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_cag " "Found entity 1: abs_divider_cag" {  } { { "db/abs_divider_cag.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/abs_divider_cag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kq9 " "Found entity 1: lpm_abs_kq9" {  } { { "db/lpm_abs_kq9.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_abs_kq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:post_sensor\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"sensor:post_sensor\|lpm_divide:Div5\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947788325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:post_sensor\|lpm_divide:Div5 " "Instantiated megafunction \"sensor:post_sensor\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788325 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527947788325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5so " "Found entity 1: lpm_divide_5so" {  } { { "db/lpm_divide_5so.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_divide_5so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_ibg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_ibg " "Found entity 1: abs_divider_ibg" {  } { { "db/abs_divider_ibg.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/abs_divider_ibg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_iq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_iq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_iq9 " "Found entity 1: lpm_abs_iq9" {  } { { "db/lpm_abs_iq9.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_abs_iq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_sr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_sr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_sr9 " "Found entity 1: lpm_abs_sr9" {  } { { "db/lpm_abs_sr9.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_abs_sr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:post_sensor\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sensor:post_sensor\|lpm_divide:Div0\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947788551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:post_sensor\|lpm_divide:Div0 " "Instantiated megafunction \"sensor:post_sensor\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788551 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527947788551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eso.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eso.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eso " "Found entity 1: lpm_divide_eso" {  } { { "db/lpm_divide_eso.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_divide_eso.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_rbg " "Found entity 1: abs_divider_rbg" {  } { { "db/abs_divider_rbg.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/abs_divider_rbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/alt_u_div_23f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_3s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_3s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_3s9 " "Found entity 1: lpm_abs_3s9" {  } { { "db/lpm_abs_3s9.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_abs_3s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Instantiated megafunction \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788809 ""}  } { { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527947788809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788879 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947788926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947788997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947788997 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947789090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947789090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|altshift:external_latency_ffs color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_controller:u1\|vga_calc:u1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga_calc.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga_calc.vhd" 152 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:post_sensor\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"sensor:post_sensor\|lpm_divide:Div3\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947789137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:post_sensor\|lpm_divide:Div3 " "Instantiated megafunction \"sensor:post_sensor\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789137 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527947789137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fso.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fso.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fso " "Found entity 1: lpm_divide_fso" {  } { { "db/lpm_divide_fso.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_divide_fso.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947789200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947789200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_sbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_sbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_sbg " "Found entity 1: abs_divider_sbg" {  } { { "db/abs_divider_sbg.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/abs_divider_sbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947789215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947789215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_33f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_33f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_33f " "Found entity 1: alt_u_div_33f" {  } { { "db/alt_u_div_33f.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/alt_u_div_33f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947789270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947789270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5s9 " "Found entity 1: lpm_abs_5s9" {  } { { "db/lpm_abs_5s9.tdf" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/db/lpm_abs_5s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527947789293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527947789293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensor:post_sensor\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"sensor:post_sensor\|lpm_divide:Div4\"" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947789301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensor:post_sensor\|lpm_divide:Div4 " "Instantiated megafunction \"sensor:post_sensor\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527947789301 ""}  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527947789301 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "120 " "Ignored 120 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "120 " "Ignored 120 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1527947790645 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1527947790645 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga640480.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/vga640480.vhd" 22 -1 0 } } { "game_controller.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/game_controller.vhd" 88 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/uart.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1527947790879 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1527947790879 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "base_sram_we VCC " "Pin \"base_sram_we\" is stuck at VCC" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527947794067 "|fps_game|base_sram_we"} { "Warning" "WMLS_MLS_STUCK_PIN" "base_sram_oe GND " "Pin \"base_sram_oe\" is stuck at GND" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527947794067 "|fps_game|base_sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "base_sram_ce GND " "Pin \"base_sram_ce\" is stuck at GND" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527947794067 "|fps_game|base_sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "base_sram_addr\[18\] GND " "Pin \"base_sram_addr\[18\]\" is stuck at GND" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527947794067 "|fps_game|base_sram_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "base_sram_addr\[19\] GND " "Pin \"base_sram_addr\[19\]\" is stuck at GND" {  } { { "fps_game.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/fps_game.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527947794067 "|fps_game|base_sram_addr[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527947794067 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angx\[8\] Low " "Register sensor:post_sensor\|angx\[8\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angx\[6\] Low " "Register sensor:post_sensor\|angx\[6\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angx\[3\] Low " "Register sensor:post_sensor\|angx\[3\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angx\[2\] Low " "Register sensor:post_sensor\|angx\[2\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angy\[8\] Low " "Register sensor:post_sensor\|angy\[8\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angy\[6\] Low " "Register sensor:post_sensor\|angy\[6\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angy\[3\] Low " "Register sensor:post_sensor\|angy\[3\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angy\[2\] Low " "Register sensor:post_sensor\|angy\[2\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angz\[8\] Low " "Register sensor:post_sensor\|angz\[8\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angz\[6\] Low " "Register sensor:post_sensor\|angz\[6\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angz\[3\] Low " "Register sensor:post_sensor\|angz\[3\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sensor:post_sensor\|angz\[2\] Low " "Register sensor:post_sensor\|angz\[2\] will power up to Low" {  } { { "sensor.vhd" "" { Text "C:/Users/Root Lee/Desktop/FPGA_FPS-master/sensor.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527947794114 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1527947794114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527947796559 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sensor:post_sensor\|lpm_divide:Div3\|lpm_divide_fso:auto_generated\|abs_divider_sbg:divider\|alt_u_div_33f:divider\|op_6~6 " "Logic cell \"sensor:post_sensor\|lpm_divide:Div3\|lpm_divide_fso:auto_generated\|abs_divider_sbg:divider\|alt_u_div_33f:divider\|op_6~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947796590 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1527947796590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527947797231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527947797231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6267 " "Implemented 6267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527947797692 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527947797692 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1527947797692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6155 " "Implemented 6155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527947797692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527947797692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527947797723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 21:56:37 2018 " "Processing ended: Sat Jun 02 21:56:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527947797723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527947797723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527947797723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527947797723 ""}
