-- VHDL data flow description generated from `drv_fp`
--		date : Fri Sep 24 16:47:10 1993


-- Entity Declaration

ENTITY drv_fp IS
  PORT (
  i : in BIT;	-- i
  o : out BIT;	-- o
  vdd : in BIT;	-- vdd
  vss : in BIT	-- vss
  );
END drv_fp;


-- Architecture Declaration

ARCHITECTURE behaviour_data_flow OF drv_fp IS

BEGIN

o <= i;
END;
