#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Mon Sep  1 01:05:24 2025
# Process ID: 3969942
# Current directory: /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: hacc-gpu1, OS: Linux, CPU Frequency: 2479.414 MHz, CPU Physical cores: 2, Host memory: 540928 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43563
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/new/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3974823
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3007.461 ; gain = 370.770 ; free physical = 321837 ; free virtual = 433052
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3972.844; parent = 3010.434; children = 962.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-3969942-hacc-gpu1/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-3969942-hacc-gpu1/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3077.398 ; gain = 440.707 ; free physical = 321630 ; free virtual = 432867
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4039.812; parent = 3077.402; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.273 ; gain = 452.582 ; free physical = 321511 ; free virtual = 432749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4051.688; parent = 3089.277; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.273 ; gain = 452.582 ; free physical = 321510 ; free virtual = 432749
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4051.688; parent = 3089.277; children = 962.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.273 ; gain = 0.000 ; free physical = 321597 ; free virtual = 432837
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/spmv.xdc]
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/spmv.xdc]
Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.148 ; gain = 0.000 ; free physical = 320074 ; free virtual = 431332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3168.148 ; gain = 0.000 ; free physical = 320063 ; free virtual = 431321
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/new/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 320794 ; free virtual = 432099
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 320736 ; free virtual = 432041
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 320750 ; free virtual = 432055
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 320605 ; free virtual = 431911
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 319646 ; free virtual = 430969
Synthesis current peak Physical Memory [PSS] (MB): peak = 2181.882; parent = 2058.118; children = 123.764
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 332864 ; free virtual = 444111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.948; parent = 2127.599; children = 125.350
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 332855 ; free virtual = 444102
Synthesis current peak Physical Memory [PSS] (MB): peak = 2253.002; parent = 2127.656; children = 125.350
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 332825 ; free virtual = 444072
Synthesis current peak Physical Memory [PSS] (MB): peak = 2253.291; parent = 2127.956; children = 125.350
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 334179 ; free virtual = 445375
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 334067 ; free virtual = 445263
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 333903 ; free virtual = 445100
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 333852 ; free virtual = 445049
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 333716 ; free virtual = 444913
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 333624 ; free virtual = 444820
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 333576 ; free virtual = 444772
Synthesis current peak Physical Memory [PSS] (MB): peak = 2256.772; parent = 2130.952; children = 125.820
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.547; parent = 3136.137; children = 962.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3168.148 ; gain = 452.582 ; free physical = 333447 ; free virtual = 444643
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3168.148 ; gain = 531.457 ; free physical = 333343 ; free virtual = 444538
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.148 ; gain = 0.000 ; free physical = 333329 ; free virtual = 444524
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3168.148 ; gain = 0.000 ; free physical = 332256 ; free virtual = 443452
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f5cbb155
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3168.148 ; gain = 1007.105 ; free physical = 332286 ; free virtual = 443482
INFO: [Common 17-1381] The checkpoint '/home/pengjin/HGBO-DSE/benchmark/MachSuite/spmv/crs/spmv_motpe_fl_prj_p8/solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  1 01:06:05 2025...
