Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Sep 26 11:44:55 2023
| Host         : 15ach6 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/SERIAL_CLOCK_0/inst/clk_1_16_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/debouncer_0/inst/BUTTONS_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.352        0.000                      0                  312        0.121        0.000                      0                  312        2.000        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_fpga_0                            {0.000 10.000}       20.000          50.000          
sys_clock                             {0.000 4.000}        8.000           125.000         
  clk_out_10MHz_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 17.352        0.000                      0                   20        0.268        0.000                      0                   20        9.500        0.000                       0                    21  
sys_clock                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out_10MHz_design_1_clk_wiz_0_0       91.442        0.000                      0                  292        0.121        0.000                      0                  292       48.750        0.000                       0                   127  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.352ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.806ns (76.725%)  route 0.548ns (23.275%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.015 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.349 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_6
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.533    22.712    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
                         clock pessimism              0.229    22.941    
                         clock uncertainty           -0.302    22.639    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.062    22.701    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                 17.352    

Slack (MET) :             17.373ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 1.785ns (76.515%)  route 0.548ns (23.485%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.015 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.328 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.328    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_4
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.533    22.712    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/C
                         clock pessimism              0.229    22.941    
                         clock uncertainty           -0.302    22.639    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.062    22.701    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                 17.373    

Slack (MET) :             17.447ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 1.711ns (75.746%)  route 0.548ns (24.254%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.015 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.254 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.254    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_5
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.533    22.712    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                         clock pessimism              0.229    22.941    
                         clock uncertainty           -0.302    22.639    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.062    22.701    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                 17.447    

Slack (MET) :             17.463ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.695ns (75.573%)  route 0.548ns (24.427%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 22.712 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.015 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.015    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_0
    SLICE_X80Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.238 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.238    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_7
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.533    22.712    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/C
                         clock pessimism              0.229    22.941    
                         clock uncertainty           -0.302    22.639    
    SLICE_X80Y78         FDRE (Setup_fdre_C_D)        0.062    22.701    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 17.463    

Slack (MET) :             17.464ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.692ns (75.540%)  route 0.548ns (24.460%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.235 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_6
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.531    22.710    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
                         clock pessimism              0.229    22.939    
                         clock uncertainty           -0.302    22.637    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.062    22.699    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 17.464    

Slack (MET) :             17.485ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 1.671ns (75.309%)  route 0.548ns (24.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.214 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.214    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_4
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.531    22.710    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
                         clock pessimism              0.229    22.939    
                         clock uncertainty           -0.302    22.637    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.062    22.699    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                 17.485    

Slack (MET) :             17.559ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 1.597ns (74.457%)  route 0.548ns (25.543%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.140 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.140    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_5
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.531    22.710    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                         clock pessimism              0.229    22.939    
                         clock uncertainty           -0.302    22.637    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.062    22.699    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 17.559    

Slack (MET) :             17.575ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 1.581ns (74.265%)  route 0.548ns (25.735%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.901 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.901    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_0
    SLICE_X80Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.124 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.124    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_7
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.531    22.710    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
                         clock pessimism              0.229    22.939    
                         clock uncertainty           -0.302    22.637    
    SLICE_X80Y77         FDRE (Setup_fdre_C_D)        0.062    22.699    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 17.575    

Slack (MET) :             17.577ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 1.578ns (74.229%)  route 0.548ns (25.771%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.121 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.121    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_6
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.530    22.709    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]/C
                         clock pessimism              0.229    22.938    
                         clock uncertainty           -0.302    22.636    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.062    22.698    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 17.577    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 1.557ns (73.971%)  route 0.548ns (26.029%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.701     2.995    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/Q
                         net (fo=1, routed)           0.539     3.990    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[1]
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.664 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.673    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.787 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.787    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.100 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.100    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_4
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          1.530    22.709    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
                         clock pessimism              0.229    22.938    
                         clock uncertainty           -0.302    22.636    
    SLICE_X80Y76         FDRE (Setup_fdre_C_D)        0.062    22.698    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                 17.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.573     0.909    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/Q
                         net (fo=1, routed)           0.121     1.171    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[14]
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.282 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.282    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_5
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.839     1.205    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                         clock pessimism             -0.296     0.909    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.105     1.014    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.570     0.906    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/Q
                         net (fo=1, routed)           0.121     1.168    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[6]
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.279 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.279    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_5
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.836     1.202    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
                         clock pessimism             -0.296     0.906    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.573     0.909    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/Q
                         net (fo=1, routed)           0.121     1.171    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[18]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.282 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.282    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_5
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.840     1.206    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.105     1.014    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.573     0.909    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/Q
                         net (fo=1, routed)           0.121     1.171    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[14]
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.315 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.315    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_4
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.839     1.205    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
                         clock pessimism             -0.296     0.909    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.105     1.014    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.570     0.906    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/Q
                         net (fo=1, routed)           0.121     1.168    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[6]
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.312 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.312    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_4
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.836     1.202    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/C
                         clock pessimism             -0.296     0.906    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.573     0.909    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[18]/Q
                         net (fo=1, routed)           0.121     1.171    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[18]
    SLICE_X80Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.315 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.315    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]_i_1_n_4
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.840     1.206    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y78         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X80Y78         FDRE (Hold_fdre_C_D)         0.105     1.014    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.571     0.907    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/Q
                         net (fo=1, routed)           0.161     1.209    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[11]
    SLICE_X80Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.254 r  design_1_i/SERIAL_CLOCK_0/inst/acc[8]_i_2/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/SERIAL_CLOCK_0/inst/acc[8]_i_2_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.317 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.317    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[8]_i_1_n_4
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.837     1.203    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y76         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
                         clock pessimism             -0.296     0.907    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.105     1.012    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.570     0.906    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/Q
                         net (fo=1, routed)           0.173     1.219    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[0]
    SLICE_X80Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.264 r  design_1_i/SERIAL_CLOCK_0/inst/acc[0]_i_3/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/SERIAL_CLOCK_0/inst/acc[0]_i_3_n_0
    SLICE_X80Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.334 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.334    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]_i_1_n_7
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.836     1.202    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
                         clock pessimism             -0.296     0.906    
    SLICE_X80Y74         FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.570     0.906    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDRE (Prop_fdre_C_Q)         0.141     1.047 f  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/Q
                         net (fo=1, routed)           0.173     1.219    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[4]
    SLICE_X80Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.264 r  design_1_i/SERIAL_CLOCK_0/inst/acc[4]_i_3/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/SERIAL_CLOCK_0/inst/acc[4]_i_3_n_0
    SLICE_X80Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.334 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.334    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]_i_1_n_7
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.836     1.202    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y75         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
                         clock pessimism             -0.296     0.906    
    SLICE_X80Y75         FDRE (Hold_fdre_C_D)         0.105     1.011    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.573     0.909    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/Q
                         net (fo=1, routed)           0.180     1.229    design_1_i/SERIAL_CLOCK_0/inst/acc_reg_n_0_[13]
    SLICE_X80Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.339 r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.339    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]_i_1_n_6
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21, routed)          0.839     1.205    design_1_i/SERIAL_CLOCK_0/inst/CLK
    SLICE_X80Y77         FDRE                                         r  design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
                         clock pessimism             -0.296     0.909    
    SLICE_X80Y77         FDRE (Hold_fdre_C_D)         0.105     1.014    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y76    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y76    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y78    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X80Y78    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y76    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y76    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y77    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y76    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y76    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y74    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y75    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y75    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y75    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X80Y75    design_1_i/SERIAL_CLOCK_0/inst/acc_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_10MHz_design_1_clk_wiz_0_0
  To Clock:  clk_out_10MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       91.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.442ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 2.750ns (34.027%)  route 5.332ns (65.973%))
  Logic Levels:           6  (LDCE=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          1.327     5.061    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X110Y81        LUT3 (Prop_lut3_I1_O)        0.152     5.213 r  design_1_i/led_walk_0/inst/divider[15]_i_1/O
                         net (fo=2, routed)           0.522     5.736    design_1_i/led_walk_0/inst/p_1_in0
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    98.009    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[15]/C
                         clock pessimism             -0.382    97.627    
                         clock uncertainty           -0.201    97.426    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)       -0.249    97.177    design_1_i/led_walk_0/inst/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         97.177    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                 91.442    

Slack (MET) :             91.999ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.722ns (35.211%)  route 5.009ns (64.789%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          1.185     4.919    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y81        LUT6 (Prop_lut6_I1_O)        0.124     5.043 r  design_1_i/led_walk_0/inst/divider[9]_i_1/O
                         net (fo=2, routed)           0.341     5.384    design_1_i/led_walk_0/inst/divider[9]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    98.009    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[9]/C
                         clock pessimism             -0.382    97.627    
                         clock uncertainty           -0.201    97.426    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)       -0.043    97.383    design_1_i/led_walk_0/inst/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         97.383    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                 91.999    

Slack (MET) :             92.392ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 2.722ns (36.736%)  route 4.688ns (63.264%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          1.205     4.939    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I4_O)        0.124     5.063 r  design_1_i/led_walk_0/inst/divider[18]_i_1/O
                         net (fo=1, routed)           0.000     5.063    design_1_i/led_walk_0/inst/divider[18]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    98.009    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[18]/C
                         clock pessimism             -0.382    97.627    
                         clock uncertainty           -0.201    97.426    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)        0.029    97.455    design_1_i/led_walk_0/inst/divider_reg[18]
  -------------------------------------------------------------------
                         required time                         97.455    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 92.392    

Slack (MET) :             92.395ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 2.722ns (36.741%)  route 4.687ns (63.259%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          1.204     4.938    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I1_O)        0.124     5.062 r  design_1_i/led_walk_0/inst/divider[21]_i_1/O
                         net (fo=1, routed)           0.000     5.062    design_1_i/led_walk_0/inst/divider[21]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    98.009    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[21]/C
                         clock pessimism             -0.382    97.627    
                         clock uncertainty           -0.201    97.426    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)        0.031    97.457    design_1_i/led_walk_0/inst/divider_reg[21]
  -------------------------------------------------------------------
                         required time                         97.457    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 92.395    

Slack (MET) :             92.545ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 2.722ns (37.694%)  route 4.499ns (62.306%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          1.017     4.751    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     4.875 r  design_1_i/led_walk_0/inst/divider[23]_i_1/O
                         net (fo=1, routed)           0.000     4.875    design_1_i/led_walk_0/inst/divider[23]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X111Y81        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[23]/C
                         clock pessimism             -0.423    97.590    
                         clock uncertainty           -0.201    97.389    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)        0.031    97.420    design_1_i/led_walk_0/inst/divider_reg[23]
  -------------------------------------------------------------------
                         required time                         97.420    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                 92.545    

Slack (MET) :             92.897ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 2.722ns (39.405%)  route 4.186ns (60.595%))
  Logic Levels:           6  (LDCE=2 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          0.703     4.437    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I1_O)        0.124     4.561 r  design_1_i/led_walk_0/inst/divider[16]_i_1/O
                         net (fo=1, routed)           0.000     4.561    design_1_i/led_walk_0/inst/level[0]
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    98.009    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[16]/C
                         clock pessimism             -0.382    97.627    
                         clock uncertainty           -0.201    97.426    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)        0.032    97.458    design_1_i/led_walk_0/inst/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         97.458    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                 92.897    

Slack (MET) :             92.901ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.722ns (39.434%)  route 4.181ns (60.566%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          0.698     4.432    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X109Y80        LUT6 (Prop_lut6_I4_O)        0.124     4.556 r  design_1_i/led_walk_0/inst/divider[14]_i_1/O
                         net (fo=1, routed)           0.000     4.556    design_1_i/led_walk_0/inst/divider[14]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.672    98.009    design_1_i/led_walk_0/inst/CLK
    SLICE_X109Y80        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[14]/C
                         clock pessimism             -0.382    97.627    
                         clock uncertainty           -0.201    97.426    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)        0.031    97.457    design_1_i/led_walk_0/inst/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         97.457    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                 92.901    

Slack (MET) :             93.046ns  (required time - arrival time)
  Source:                 design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.722ns (40.515%)  route 3.997ns (59.485%))
  Logic Levels:           6  (LDCE=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.854    -2.346    design_1_i/debouncer_0/inst/clk
    SLICE_X109Y82        FDRE                                         r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456    -1.890 r  design_1_i/debouncer_0/inst/BUTTONS_reg[1]/Q
                         net (fo=7, routed)           0.798    -1.092    design_1_i/led_walk_0/inst/faster
    SLICE_X110Y81        LUT6 (Prop_lut6_I4_O)        0.124    -0.968 r  design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.342    -0.626    design_1_i/led_walk_0/inst/level_reg[1]_LDC_i_2_n_0
    SLICE_X113Y81        LDCE (SetClr_ldce_CLR_Q)     0.885     0.259 f  design_1_i/led_walk_0/inst/level_reg[1]_LDC/Q
                         net (fo=7, routed)           0.737     0.996    design_1_i/led_walk_0/inst/level_reg[1]_LDC_n_0
    SLICE_X111Y80        LUT3 (Prop_lut3_I1_O)        0.124     1.120 f  design_1_i/led_walk_0/inst/divider[17]_i_1/O
                         net (fo=9, routed)           0.968     2.088    design_1_i/led_walk_0/inst/level[1]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  design_1_i/led_walk_0/inst/level2__0/O
                         net (fo=2, routed)           0.638     2.850    design_1_i/led_walk_0/inst/level2__0_n_0
    SLICE_X110Y83        LDCE (SetClr_ldce_CLR_Q)     0.885     3.735 f  design_1_i/led_walk_0/inst/level_reg[0]_LDC/Q
                         net (fo=17, routed)          0.514     4.248    design_1_i/led_walk_0/inst/level_reg[0]_LDC_n_0
    SLICE_X111Y81        LUT6 (Prop_lut6_I1_O)        0.124     4.372 r  design_1_i/led_walk_0/inst/divider[20]_i_1/O
                         net (fo=1, routed)           0.000     4.372    design_1_i/led_walk_0/inst/divider[20]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X111Y81        FDRE                                         r  design_1_i/led_walk_0/inst/divider_reg[20]/C
                         clock pessimism             -0.423    97.590    
                         clock uncertainty           -0.201    97.389    
    SLICE_X111Y81        FDRE (Setup_fdre_C_D)        0.029    97.418    design_1_i/led_walk_0/inst/divider_reg[20]
  -------------------------------------------------------------------
                         required time                         97.418    
                         arrival time                          -4.372    
  -------------------------------------------------------------------
                         slack                                 93.046    

Slack (MET) :             94.134ns  (required time - arrival time)
  Source:                 design_1_i/led_walk_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.282ns (25.591%)  route 3.728ns (74.409%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.856    -2.344    design_1_i/led_walk_0/inst/CLK
    SLICE_X106Y84        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  design_1_i/led_walk_0/inst/counter_reg[27]/Q
                         net (fo=3, routed)           1.423    -0.465    design_1_i/led_walk_0/inst/counter_reg[27]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.124    -0.341 r  design_1_i/led_walk_0/inst/position1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/led_walk_0/inst/position1_carry__2_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.209 r  design_1_i/led_walk_0/inst/position1_carry__2/CO[3]
                         net (fo=4, routed)           1.117     1.326    design_1_i/led_walk_0/inst/position1_carry__2_n_0
    SLICE_X107Y84        LUT2 (Prop_lut2_I0_O)        0.152     1.478 r  design_1_i/led_walk_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.188     2.665    design_1_i/led_walk_0/inst/position_0
    SLICE_X106Y83        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X106Y83        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[20]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X106Y83        FDRE (Setup_fdre_C_R)       -0.631    96.799    design_1_i/led_walk_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         96.799    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 94.134    

Slack (MET) :             94.134ns  (required time - arrival time)
  Source:                 design_1_i/led_walk_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/led_walk_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@100.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.282ns (25.591%)  route 3.728ns (74.409%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.344ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.395ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.856    -2.344    design_1_i/led_walk_0/inst/CLK
    SLICE_X106Y84        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.888 f  design_1_i/led_walk_0/inst/counter_reg[27]/Q
                         net (fo=3, routed)           1.423    -0.465    design_1_i/led_walk_0/inst/counter_reg[27]
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.124    -0.341 r  design_1_i/led_walk_0/inst/position1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    -0.341    design_1_i/led_walk_0/inst/position1_carry__2_i_7_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.209 r  design_1_i/led_walk_0/inst/position1_carry__2/CO[3]
                         net (fo=4, routed)           1.117     1.326    design_1_i/led_walk_0/inst/position1_carry__2_n_0
    SLICE_X107Y84        LUT2 (Prop_lut2_I0_O)        0.152     1.478 r  design_1_i/led_walk_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          1.188     2.665    design_1_i/led_walk_0/inst/position_0
    SLICE_X106Y83        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   101.404 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.585    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    94.239 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    96.246    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.337 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.676    98.013    design_1_i/led_walk_0/inst/CLK
    SLICE_X106Y83        FDRE                                         r  design_1_i/led_walk_0/inst/counter_reg[21]/C
                         clock pessimism             -0.382    97.631    
                         clock uncertainty           -0.201    97.430    
    SLICE_X106Y83        FDRE (Setup_fdre_C_R)       -0.631    96.799    design_1_i/led_walk_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         96.799    
                         arrival time                          -2.665    
  -------------------------------------------------------------------
                         slack                                 94.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/mul_cheat_detect_0/inst/cheater_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.632    -0.524    design_1_i/mul_cheat_detect_0/inst/clk
    SLICE_X113Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/mul_cheat_detect_0/inst/BUTTONS_reg[3]/Q
                         net (fo=5, routed)           0.068    -0.314    design_1_i/mul_cheat_detect_0/inst/BUTTONS[3]
    SLICE_X112Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  design_1_i/mul_cheat_detect_0/inst/cheater_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/mul_cheat_detect_0/inst/cheater_i_1_n_0
    SLICE_X112Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/cheater_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.902    -0.292    design_1_i/mul_cheat_detect_0/inst/clk
    SLICE_X112Y84        FDRE                                         r  design_1_i/mul_cheat_detect_0/inst/cheater_reg/C
                         clock pessimism             -0.218    -0.511    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.120    -0.391    design_1_i/mul_cheat_detect_0/inst/cheater_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.136%)  route 0.312ns (68.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[0]/Q
                         net (fo=22, routed)          0.312    -0.130    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y79         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.841    -0.353    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y79         RAMS32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.214    -0.568    
    SLICE_X82Y79         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.258    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_10MHz_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out_10MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns - clk_out_10MHz_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.702%)  route 0.318ns (69.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.573    -0.583    design_1_i/SERIAL_TX_FIFO_0/inst/CLK_WR
    SLICE_X83Y78         FDRE                                         r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/SERIAL_TX_FIFO_0/inst/wr_cnt_reg[1]/Q
                         net (fo=21, routed)          0.318    -0.123    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/ADDRD1
    SLICE_X82Y78         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_10MHz_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    design_1_i/clk_wiz_0/inst/clk_out_10MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.840    -0.354    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/WCLK
    SLICE_X82Y78         RAMD32                                       r  design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.570    
    SLICE_X82Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.261    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_10MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X109Y82   design_1_i/debouncer_0/inst/BUTTONS_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X109Y82   design_1_i/debouncer_0/inst/BUTTONS_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X108Y78   design_1_i/debouncer_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X108Y80   design_1_i/debouncer_0/inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X108Y80   design_1_i/debouncer_0/inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X108Y81   design_1_i/debouncer_0/inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X108Y81   design_1_i/debouncer_0/inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X108Y81   design_1_i/debouncer_0/inst/cnt_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y78    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         50.000      48.750     SLICE_X82Y79    design_1_i/SERIAL_TX_FIFO_0/inst/FIFO_reg_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



