#include "databuff.hh"
#include "stack.hh"

extern "C"{
   void dbuff_stack(hls::stream<sendmsg_t, VERIF_DEPTH> & sendmsg_i,
         hls::stream<sendmsg_t, VERIF_DEPTH> & sendmsg_o,
         hls::stream<dma_r_req_t, VERIF_DEPTH> & dma_read_o) {
#pragma HLS pipeline II=1 style=flp

      static stack_t<dbuff_id_t, NUM_DBUFF> dbuff_stack(true);

      sendmsg_t sendmsg = sendmsg_i.read();
      sendmsg.dbuff_id = dbuff_stack.pop();

      uint32_t num_chunks = sendmsg.length / DBUFF_CHUNK_SIZE;
      if (sendmsg.length % DBUFF_CHUNK_SIZE != 0) num_chunks++;

      dma_r_req_t dma_r_req = {sendmsg.buffin, num_chunks, sendmsg.dbuff_id};
      dma_read_o.write(dma_r_req);

      sendmsg_o.write(sendmsg);
   }
}

/**
 * dbuff_ingress() - Buffer incoming data chunks while waiting for lookup on
 * packet header to determine DMA destination.
 * @chunk_in_o - Incoming data chunks from link destined for DMA
 * @dma_w_req_o - Outgoing requests for data to be placed in DMA
 * @header_in_i - Incoming headers that determine DMA placement
 */
extern "C"{
   void dbuff_ingress(hls::stream<in_chunk_t, VERIF_DEPTH> & chunk_in_o,
         hls::stream<dma_w_req_t, VERIF_DEPTH> & dma_w_req_o,
         hls::stream<header_t, VERIF_DEPTH> & header_in_i) {
#pragma HLS pipeline II=1 style=flp

      // TODO what size should this be actually?
      static fifo_t<in_chunk_t,128> rebuff;

      // TODO can this be problematic?
      //#pragma HLS dependence variable=rebuff inter WAR false
      //#pragma HLS dependence variable=rebuff inter RAW false

      static header_t header_in;

      if (header_in.valid && !rebuff.empty()) {
         in_chunk_t in_chunk = rebuff.remove();

         // Place chunk in DMA space at global offset + packet offset
         std::cerr << "DMA WRITE REQUEST"  << std::endl;
         dma_w_req_t dma_w_req;
         dma_w_req = {in_chunk.offset + header_in.dma_offset + header_in.data_offset, in_chunk.buff};
         dma_w_req_t dma_w_req_r;
         dma_w_req_r = dma_w_req;
         dma_w_req_o.write(dma_w_req_r);

         std::cerr << "DMA WRITE REQUEST COMPLETE" << std::endl;
         if (in_chunk.last) header_in.valid = 0;
      }

      in_chunk_t in_chunk;
      if (!chunk_in_o.empty()) {
         in_chunk = chunk_in_o.read(); 
         rebuff.insert(in_chunk);
         std::cerr << "rebuffering input chunk " << rebuff.size() << std::endl;
      }

      if (!header_in.valid && !header_in_i.empty()) {
         header_in = header_in_i.read();
         std::cerr << "rebuffering input header\n";
      } 
   }
}

/**
 * dbuff_egress() - Augment outgoing packet chunks with packet data
 * @dbuff_egress_i - Input stream of data that needs to be inserted into the on-chip
 * buffer. Contains the block index of the insertion, and the raw data.
 * @dbuff_notif_o - Notification to the SRPT core that data is ready on-chip
 * @out_chunk_i - Input stream for outgoing packets that need to be
 * augmented with data from the data buffer. Each chunk indicates the number of
 * bytes it will need to accumulate from the data buffer, which data buffer,
 * and what global byte offset in the message to send.
 * @link_egress - Outgoing path to link. 64 byte chunks are placed on the link
 * until the final chunk in a packet is placed on the link with the "last" bit
 * set, indicating a completiton of packet transmission.
 * TODO Needs to request data from DMA to keep the RB saturated with pkt data
 */
extern "C"{
   void dbuff_egress(hls::stream<dbuff_in_t, VERIF_DEPTH> & dbuff_egress_i,
         hls::stream<dbuff_notif_t, VERIF_DEPTH> & dbuff_notif_o,
         hls::stream<out_chunk_t, VERIF_DEPTH> & out_chunk_i,
         hls::stream<out_chunk_t, VERIF_DEPTH> & out_chunk_o) {

#pragma HLS pipeline II=1 style=flp

      // 1024 x 2^14 byte buffers
      static dbuff_t dbuff[NUM_DBUFF];
#pragma HLS bind_storage variable=dbuff type=RAM_1WNR

      dbuff_in_t dbuff_in;
      // Do we need to add any data to data buffer 
      if (!dbuff_egress_i.empty()) {
         dbuff_in = dbuff_egress_i.read();

         dbuff[dbuff_in.dbuff_id][dbuff_in.dbuff_chunk].data = dbuff_in.block.data; 

         dbuff_notif_o.write({dbuff_in.dbuff_id, dbuff_in.dbuff_chunk});
      } 

      out_chunk_t out_chunk; 
      // Do we need to process any packet chunks?
      if (!out_chunk_i.empty()) {
         out_chunk = out_chunk_i.read();

         raw_stream_t raw_stream;
         // Is this a data type packet?
         if (out_chunk.type == DATA) {
            int curr_byte = out_chunk.offset % (DBUFF_CHUNK_SIZE * DBUFF_NUM_CHUNKS);

            int block_offset = curr_byte / DBUFF_CHUNK_SIZE;
            int subyte_offset = curr_byte - (block_offset * DBUFF_CHUNK_SIZE);

            integral_t c0 = dbuff[out_chunk.dbuff_id][block_offset];
            integral_t c1 = dbuff[out_chunk.dbuff_id][block_offset+1];

            ap_uint<1024> double_buff;

            //#pragma HLS array_partition variable=double_buff complete

            double_buff(511,0)    = c0.data(511,0);
            double_buff(1023,512) = c1.data(511,0);

            // There is a more obvious C implementation â€” results in very expensive hardware 
            switch(out_chunk.data_bytes) {
               case NO_DATA: {
                  break;
               }

               case ALL_DATA: {
                  out_chunk.buff.data(511, 0) = double_buff(((subyte_offset + ALL_DATA) * 8)-1 , subyte_offset * 8);
                  break;
               }

               case PARTIAL_DATA: {
                  out_chunk.buff.data(511, 512-PARTIAL_DATA*8) = double_buff(((subyte_offset + PARTIAL_DATA) * 8)-1, subyte_offset * 8);

                  break;
               }
            }
         } 

         out_chunk_o.write(out_chunk);
         // raw_stream.last = out_chunk.last;

         // raw_stream.data = out_chunk.buff.data;

         // link_egress.write(raw_stream);
      }
   }
}
