$include = "$VSIMSALIBRARYCFG"
rtl_verilog = "./rtl_verilog/rtl_verilog.lib" 1419175656457
work = "./work/work.lib" 1419175658001
rtl_verilog0 = "./rtl_verilog0/rtl_verilog0.lib" 1419532775330
