

================================================================
== Synthesis Summary Report of 'gesummv'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 03:29:09 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        gesummv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ gesummv                           |     -|  0.40|     2453|  1.226e+04|         -|     2454|     -|        no|     -|  25 (~0%)|  18089 (~0%)|  9106 (~0%)|    -|
    | + gesummv_Pipeline_1               |     -|  2.35|       66|    330.000|         -|       66|     -|        no|     -|         -|      9 (~0%)|    52 (~0%)|    -|
    |  o Loop 1                          |     -|  3.65|       64|    320.000|         1|        1|    64|       yes|     -|         -|            -|           -|    -|
    | + gesummv_Pipeline_VITIS_LOOP_6_1  |     -|  0.40|     2354|  1.177e+04|         -|     2354|     -|        no|     -|  25 (~0%)|  13980 (~0%)|  8502 (~0%)|    -|
    |  o VITIS_LOOP_6_1                  |    II|  3.65|     2352|  1.176e+04|       337|       32|    64|       yes|     -|         -|            -|           -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_address1     | 12       |
| A_q0           | 32       |
| A_q1           | 32       |
| B_address0     | 12       |
| B_address1     | 12       |
| B_q0           | 32       |
| B_q1           | 32       |
| x_address0     | 6        |
| x_address1     | 6        |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 6        |
| y_out_d0       | 32       |
+----------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| alpha    | alpha          | port    |          |
| beta     | beta           | port    |          |
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| B        | B_address0     | port    | offset   |
| B        | B_ce0          | port    |          |
| B        | B_q0           | port    |          |
| B        | B_address1     | port    | offset   |
| B        | B_ce1          | port    |          |
| B        | B_q1           | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_q0           | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_q1           | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + gesummv                            | 25  |        |          |      |         |         |
|  + gesummv_Pipeline_1                | 0   |        |          |      |         |         |
|    empty_9_fu_58_p2                  | -   |        | empty_9  | add  | fabric  | 0       |
|  + gesummv_Pipeline_VITIS_LOOP_6_1   | 25  |        |          |      |         |         |
|    add_ln6_fu_1974_p2                | -   |        | add_ln6  | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1    | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2     | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_1    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_1  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_1   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_1   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_2    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_2  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_2   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_2   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_3    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_3  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_3   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_3   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_4    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_4  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_4   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_4   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_5    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_5  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_5   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_5   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_6    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_6  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_6   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_6   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_7    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_7  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_7   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_7   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_8    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_8  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_8   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_8   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_9    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_9  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_9   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_9   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_s    | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_s  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_s   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_s   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_10   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_10 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_10  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_10  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_11   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_11 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_11  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_11  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_12   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_12 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_12  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_12  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_13   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_13 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_13  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_13  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_14   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_14 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_14  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_14  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_15   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_15 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_15  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_15  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_16   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_16 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_16  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_16  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_17   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_17 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_17  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_17  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_18   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_18 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_18  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_18  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_19   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_19 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_19  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_19  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_20   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_20 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_20  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_20  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_21   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_21 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_21  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_21  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_22   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_22 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_22  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_22  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_23   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_23 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_23  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_23  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_24   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_24 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_24  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_24  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_25   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_25 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_25  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_25  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_26   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_26 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_26  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_26  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_27   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_27 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_27  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_27  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_28   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_28 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_28  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_28  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_29   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_29 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_29  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_29  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_30   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U2 | 2   |        | tmp_1_30 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_30  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add2_30  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_31   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_31 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_31  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_31  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_32   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_32 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_32  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_32  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_33   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_33 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_33  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_33  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_34   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_34 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_34  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_34  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_35   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_35 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_35  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_35  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_36   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_36 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_36  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_36  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_37   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_37 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_37  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_37  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_38   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_38 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_38  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_38  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_39   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_39 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_39  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_39  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_40   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_40 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_40  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_40  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_41   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_41 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_41  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_41  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_42   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_42 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_42  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_42  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_43   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_43 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_43  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_43  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_44   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_44 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_44  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_44  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_45   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_45 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_45  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_45  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_46   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_46 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_46  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_46  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_47   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_47 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_47  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_47  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_48   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_48 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_48  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_48  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_49   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_49 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_49  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_49  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_50   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_50 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_50  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_50  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_51   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_51 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_51  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_51  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_52   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_52 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_52  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_52  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_53   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_53 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_53  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_53  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_54   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_54 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_54  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_54  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_55   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_55 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_55  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_55  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_56   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_56 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_56  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_56  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_57   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_57 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_57  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_57  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_58   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_58 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_58  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_58  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_59   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_59 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_59  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_59  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_60   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_60 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_60  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_60  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U7  | 3   |        | mul_61   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_61 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U8  | 3   |        | mul3_61  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_61  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U9  | 3   |        | mul_62   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4 | 2   |        | tmp_1_62 | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U10 | 3   |        | mul3_62  | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5 | 2   |        | add2_62  | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul1     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U11 | 3   |        | mul2     | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U6 | 2   |        | add1     | fadd | fulldsp | 4       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------+------+------+--------+----------+---------+------+---------+
| Name      | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------+------+------+--------+----------+---------+------+---------+
| + gesummv | 0    | 0    |        |          |         |      |         |
|   y_U     | -    | -    |        | y        | ram_1p  | auto | 1       |
+-----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

