<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>VHDL_基本结构 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="VHDL程序的基本结构 一个完整的VHDL程序通常包含：  实体(Entity)：描述所设计系统的外部接口 构造体(Architecture)：描述系统内部的结构和行为 配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本 包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序 库(Library)：存放已编译的实体、构造体、包集合、配置  VHDL设计">
<meta property="og:type" content="article">
<meta property="og:title" content="VHDL_基本结构">
<meta property="og:url" content="http://example.com/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="VHDL程序的基本结构 一个完整的VHDL程序通常包含：  实体(Entity)：描述所设计系统的外部接口 构造体(Architecture)：描述系统内部的结构和行为 配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本 包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序 库(Library)：存放已编译的实体、构造体、包集合、配置  VHDL设计">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2024-03-16T03:01:25.000Z">
<meta property="article:modified_time" content="2024-06-03T07:30:45.902Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="VHDL">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2024/03/16/VHDL_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'VHDL_基本结构',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-06-03 15:30:45'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/private_img/cover.svg')"><nav id="nav"><span id="blog-info"><a href="/" title="YILON"><span class="site-name">YILON</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">VHDL_基本结构</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-03-16T03:01:25.000Z" title="发表于 2024-03-16 11:01:25">2024-03-16</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-06-03T07:30:45.902Z" title="更新于 2024-06-03 15:30:45">2024-06-03</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/VHDL/">VHDL</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="VHDL_基本结构"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1>VHDL程序的基本结构</h1>
<p>一个完整的VHDL程序通常包含：</p>
<ul>
<li>实体(Entity)：描述所设计系统的外部接口</li>
<li>构造体(Architecture)：描述系统内部的结构和行为</li>
<li>配置(Configuration)：从库中选取所需单元来组成系统设计的不同版本</li>
<li>包集合(Package)：存放各设计模块都能共享的数据类型、常数和子程序</li>
<li>库(Library)：存放已编译的实体、构造体、包集合、配置</li>
</ul>
<h1>VHDL设计基本单元（Design Entity）</h1>
<p>组成：</p>
<ul>
<li>实体（Entity）</li>
<li>构造体（Architecture）</li>
</ul>
<h2 id="实体">实体</h2>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ENTITY</span> 实体名 <span class="keyword">IS</span></span><br><span class="line">[类属参数说明];   <span class="comment">--加中括号表示可省略，下同</span></span><br><span class="line">[端口说明];</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> 实体名;</span><br></pre></td></tr></table></figure>
<ol>
<li>类属性参数说明必须放在端口说明之前，用于指定参数；</li>
<li>端口说明是对基本设计单元与外部接口的描述，一般格式为：</li>
</ol>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PORT</span>(</span><br><span class="line">    端口<span class="number">1</span>,端口<span class="number">2</span>，端口<span class="number">3</span>，...,端口n: 方向类型 数据类型名;</span><br><span class="line">    端口a,端口<span class="number">2</span>b，端口c，...,端口x: 方向类型 数据类型名;</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="方向类型">方向类型</h3>
<ul>
<li><kbd>IN</kbd></li>
<li><kbd>OUT</kbd>      （只能作为输出，不能用作反馈）</li>
<li><kbd>INOUT</kbd></li>
<li><kbd>BUFFER</kbd>  （也是输出类型，而且在构造体内部也可以使用该信号形成反馈）</li>
</ul>
<blockquote>
<p>一个设计单元只能有一个<kbd>BUFFER</kbd>方向类型端口，而其它三种则不限制；<br>
接收<kbd>BUFFER</kbd>方向类型信号的端口也要定义为<kbd>BUFFER</kbd>方向类型。</p>
</blockquote>
<h3 id="举例">举例</h3>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ENTITY</span> mux <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(d0,d1,sel:<span class="keyword">IN</span> <span class="built_in">BIT</span>;</span><br><span class="line">        q:<span class="keyword">OUT</span> <span class="built_in">BIT</span>;</span><br><span class="line">        vec_1: <span class="keyword">OUT</span> <span class="built_in">BIT_VECTOR</span> (<span class="number">7</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> mux;</span><br></pre></td></tr></table></figure>
<h2 id="构造体">构造体</h2>
<p>构造体对设计基本单元的逻辑关系可用三种方式描述：</p>
<ul>
<li>行为描述</li>
<li>寄存器传输描述（数据流描述）</li>
<li>结构描述（逻辑元件连接描述）</li>
</ul>
<blockquote>
<p>构造体是对实体的功能进行描述，因此必须跟在实体后面。<br>
通常先编译实体之后才能对构造体进行编译。<br>
实体重新编译后，构造体也需要重新编译。</p>
</blockquote>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ARCHITECTURE</span> 构造体名 <span class="keyword">OF</span> 实体名 <span class="keyword">IS</span></span><br><span class="line">[定义段]    <span class="comment">--内部信号,常数,函数等定义;</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">[并行处理段]   <span class="comment">--切记这些语句或语段的处理是并行的</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> 构造体名</span><br></pre></td></tr></table></figure>
<h3 id="构造体的子结构">构造体的子结构</h3>
<p>构造体的并行处理段中，除了基本的语句，<br>
还可以定义一些相对独立的子结构。</p>
<p>VHDL有3种形式的子结构：</p>
<ul>
<li>块语段<kbd>BLOCK</kbd></li>
<li>进程语段<kbd>PROCESS</kbd></li>
<li>子程序语段<kbd>SUBPROGRAM</kbd>
<ul>
<li>过程<kbd>PROCEDUCE</kbd></li>
<li>函数<kbd>FUNCTION</kbd></li>
</ul>
</li>
</ul>
<h4 id="块语段">块语段</h4>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">[块结构名:] <span class="keyword">BLOCK</span> [卫式布尔表达式]    <span class="comment">--加中括号表示可省略，下同</span></span><br><span class="line">[定义段]</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    [并行语句]</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">BLOCK</span> 块结构名;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>BLOCK语段中所描述的各个语句时并行执行的。</p>
</blockquote>
<p>其中的<code>定义段</code>和构造体是一样的，<br>
还可以定义使用<kbd>PORT()</kbd>、<kbd>PORT MAP()</kbd>。</p>
<blockquote>
<p>对应于实际电路中，<br>
通常一个模块在VHDL中以一个实体（ENTITY）表示以充分解耦，<br>
但有时候一个模块内能继续分为两部分，如果再细分为两实体可能有些多余，<br>
此时就可以定义为两个块（BLOCK），<br>
块内定义的端口或变量不会干扰其余的块。</p>
</blockquote>
<blockquote>
<p>块是可以<kbd>嵌套</kbd>的。</p>
</blockquote>
<blockquote>
<p>一个可选添加的是<code>卫式布尔表达式</code>，<br>
即BLOCK中使用<kbd>GUARDED</kbd>的语句，<br>
当表达式为真时则执行BLOCK的内容，反之则不执行。</p>
</blockquote>
<p>下面是一个D触发器的例子：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">ENTITY</span> latch <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(d,clk:<span class="keyword">IN</span> <span class="built_in">BIT</span>;</span><br><span class="line">         q,qb:<span class="keyword">OUT</span> <span class="built_in">BIT</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> latch;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> latch_guard <span class="keyword">OF</span> latch <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    G1:<span class="keyword">BLOCK</span>(clk=<span class="string">&quot;1&quot;</span>)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        q &lt;= <span class="keyword">GUARDED</span> d <span class="keyword">AFTER</span> <span class="number">5</span>ns;   <span class="comment">--表达式为真时5ns后q输出d</span></span><br><span class="line">        qb &lt;= <span class="keyword">GUARDED</span> <span class="keyword">NOT</span>(d) <span class="keyword">AFTER</span> <span class="number">5</span>ns;  <span class="comment">--表达式为真时5ns后qb输出d的相反值</span></span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">BLOCK</span> G1;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> latch_guard;</span><br></pre></td></tr></table></figure>
<h4 id="进程语段">进程语段</h4>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">[进程名:] <span class="keyword">PROCESS</span>(信号<span class="number">1</span>,信号<span class="number">2</span>,...) <span class="keyword">IS</span>   <span class="comment">--加中括号表示可省略，下同</span></span><br><span class="line">[声明语句]</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">[顺序语句]</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCESS</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>与BLOCK语段不同，PROCESS中的语句在系统仿真时是<code>顺序</code>运行的。</p>
</blockquote>
<blockquote>
<p>PROCESS中的信号量（又称敏感量）无论哪一个发送变化，都将启动该PROCESS语段。</p>
</blockquote>
<h4 id="子程序语段">子程序语段</h4>
<p>主程序调用这种语段后能将处理结果返回主程序，即这是一种<code>子程序</code>。<br>
子程序可以反复调用，在调用时需先进行初始化，<br>
执行结束后子程序就终止，<br>
再次调用时需重新初始化。<br>
子程序返回以后才能被重新调用，属于<code>非重入</code>的程序。</p>
<p>子程序也有两种类型：</p>
<ul>
<li>过程<kbd>Procedure</kbd></li>
<li>函数<kbd>Function</kbd></li>
</ul>
<h5 id="过程">过程</h5>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCEDURE</span> 过程名(参数<span class="number">1</span>:方向类型 数据类型;</span><br><span class="line">                参数<span class="number">2</span>:方向类型 数据类型;</span><br><span class="line">                ...</span><br><span class="line">                ) <span class="keyword">IS</span></span><br><span class="line">[定义语句];</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">[顺序处理语句];</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCEDURE</span> 过程名;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>在该结构中，参数可以是输入，也可以是输出。<br>
如果没有特别指定，则这些输入类型的参数都按常量处理。<br>
如果调用者需要将OUT或INOUT类型的参数作为信号使用，在过程中定义参数时就需要指明。</p>
</blockquote>
<p>如果过程在并发中中调用（比如进程外调用），<br>
本质上隐含了一个进程，而过程的输入量便是该进程的敏感量：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">PROCEDURE</span> procedure_1(</span><br><span class="line">                IN_1:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">                IN_2:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">                OUT_1:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>) <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line"><span class="comment">--省略</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCEDURE</span> procedure_1;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">--例子1</span></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> behave <span class="keyword">OF</span> entity_1 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">SIGNAL</span> IN_a,IN_b,OUT_a: <span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="comment">--在并发中调用过程</span></span><br><span class="line">    procedure_1(IN_a,INb,OUT_a);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> behave;</span><br><span class="line"></span><br><span class="line"><span class="comment">--例子2</span></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> behave <span class="keyword">OF</span> entity_1 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="comment">--在进程中调用过程</span></span><br><span class="line">    <span class="keyword">PROCESS</span>(IN_a,INb)</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        procedure_1(IN_a,INb,OUT_a);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PROCESS</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> behave;</span><br></pre></td></tr></table></figure>
<p>例子1与例子2是等价的。</p>
<h5 id="函数">函数</h5>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">FUNCTION</span> 函数名(参数<span class="number">1</span>:数据类型;</span><br><span class="line">                参数<span class="number">2</span>:数据类型;</span><br><span class="line">                ...</span><br><span class="line">                ) <span class="keyword">IS</span></span><br><span class="line">[定义语句];</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">[顺序处理语句];</span><br><span class="line"><span class="keyword">RETURN</span> [返回变量名];</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PROCEDURE</span> 函数名;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>区别于过程，函数的所有参数只能是输入类型，因此可以省略指定方向类型。<br>
如果没有特别指定，则这些输入类型的参数都按常量处理。</p>
</blockquote>
<p>和c语言的函数一样，函数的返回值直接可直接基于函数名获取，例如：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">peak &lt;= MAX(data,peak);</span><br></pre></td></tr></table></figure>
<blockquote>
<p>通常各种功能的FUNCTION语句的程序都被集中在Package中。</p>
</blockquote>
<h2 id="库">库</h2>
<p>Library是经编译后的数据的集合。<br>
其存放着包集合定义、实体定义、构造体定义、配置定义。</p>
<p>库使用前需要声明，声明总放在设计单元的最前面。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> 库名;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>库和库之间是独立的，不能相互嵌套。</p>
</blockquote>
<h3 id="库的种类">库的种类</h3>
<ul>
<li>IEEE库
<ul>
<li>该库中有一个<code>STD_LOGIC_1164</code>的包集合，其为IEEE认可的标准包集合。</li>
</ul>
</li>
<li>STD库
<ul>
<li>VHDL的标准库，在库中存放有<code>STANDARD</code>的包集合，调用该包内容时可以不按标准格式声明。</li>
<li>该库还有<code>TEXTIO</code>的包集合，调用该包内容时需要先声明库和包集合名。</li>
</ul>
</li>
<li>面向ASIC的库
<ul>
<li>用于进行门级仿真的库。该库中存放着与逻辑门一一对应的实体。</li>
</ul>
</li>
<li>用户自定义库</li>
<li>WORK库
<ul>
<li>指现行作业库。当前的VHDL语句都放在WORK库，在调用该库中的内容不需要声明。</li>
</ul>
</li>
</ul>
<h3 id="库说明语句的作用">库说明语句的作用</h3>
<p>库声明语句的作用范围从一个实体声明开始，到它所属的构造体、配置为止。<br>
因此一个源程序出现两个及以上设计单元时，每个设计单元的实体声明前都要声明要使用的库。</p>
<h2 id="包集合">包集合</h2>
<p>声明库后，<br>
还需要声明使用库中的哪一个包集合、包集合中目标的名字。</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">USE</span> 库名.包名.目标名;  <span class="comment">--声明目标名是ALL则表示使用这个包中的所有内容</span></span><br></pre></td></tr></table></figure>
<p>包集合的结构为：<br>
<img src="./%E5%8C%85%E9%9B%86%E5%90%88%E7%9A%84%E7%BB%93%E6%9E%84.png" alt="包集合的结构"></p>
<p>包集合体是一个可选项。<br>
包集合标题列出所有项的名称，<br>
包集合体则是各项的细节。</p>
<p>例子：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> STD;</span><br><span class="line"><span class="keyword">USE</span> STD.<span class="built_in">STD_LOGIC</span>.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">----------------包集合标题-------------------</span></span><br><span class="line"><span class="keyword">PACKAGE</span> math <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">TYPE</span> tw16 <span class="keyword">IS</span> <span class="keyword">ARRAY</span>(<span class="number">0</span> <span class="keyword">TO</span> <span class="number">15</span>) <span class="keyword">OF</span> T_WLOGIC;</span><br><span class="line">    <span class="keyword">FUNCTION</span> add(a,b:<span class="keyword">IN</span> tw16) <span class="keyword">RETURN</span> tw16;</span><br><span class="line">    <span class="keyword">FUNCTION</span> sub(a,b:<span class="keyword">IN</span> tw16) <span class="keyword">RETURN</span> tw16;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">PACKAGE</span> math;</span><br><span class="line"></span><br><span class="line"><span class="comment">--------------------------------------------</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">----------------包集合体---------------------</span></span><br><span class="line"><span class="keyword">PACKAGE</span> <span class="keyword">BODY</span> math <span class="keyword">IS</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">FUNCTION</span> vect_to_int(s:tw16)</span><br><span class="line">        <span class="keyword">RETURN</span> <span class="built_in">INTEGER</span> <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">VARIABLE</span> result:<span class="built_in">INTEGER</span> := <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        <span class="keyword">FOR</span> i <span class="keyword">IN</span> <span class="number">0</span> <span class="keyword">TO</span> <span class="number">15</span> <span class="keyword">LOOP</span></span><br><span class="line">            result := result*<span class="number">2</span>;</span><br><span class="line">            <span class="keyword">IF</span> s(i) = <span class="string">&#x27;1&#x27;</span> <span class="keyword">THEN</span></span><br><span class="line">                result := result+<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">LOOP</span>;</span><br><span class="line">    <span class="keyword">RETURN</span> result;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FUNCTION</span> vect_to_int;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">FUNCTION</span> int_to_tw16(s:<span class="built_in">INTEGER</span>)</span><br><span class="line">        <span class="keyword">RETURN</span> tw16 <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">VARIABLE</span> result: tw16;</span><br><span class="line">        <span class="keyword">VARIABLE</span> digit: <span class="built_in">INTEGER</span> := <span class="number">2</span>**<span class="number">15</span>;</span><br><span class="line">        <span class="keyword">VARIABLE</span> local: <span class="built_in">INTEGER</span>;</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        local := s;</span><br><span class="line">        <span class="keyword">FOR</span> i <span class="keyword">IN</span> <span class="number">0</span> <span class="keyword">TO</span> <span class="number">15</span> <span class="keyword">LOOP</span></span><br><span class="line">            <span class="keyword">IF</span> local/digit &gt;= <span class="number">1</span> <span class="keyword">THEN</span></span><br><span class="line">                result(i) := <span class="number">1</span>;</span><br><span class="line">                local := local - digit;</span><br><span class="line">            <span class="keyword">ELSE</span></span><br><span class="line">                result(i) := <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">END</span> <span class="keyword">IF</span>;</span><br><span class="line">            digit := digit/<span class="number">2</span>;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">LOOP</span></span><br><span class="line">        <span class="keyword">RETURN</span> result;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FUNCTION</span> int_to_tw16;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">FUNCTION</span> add(a,b:<span class="keyword">IN</span> tw16)</span><br><span class="line">        <span class="keyword">RETURN</span> tw16 <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">VARIABLE</span> result: <span class="built_in">INTEGER</span>;</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        reslt := vect_to_int(a)+vect_to_int(b);</span><br><span class="line">        <span class="keyword">RETURN</span> int_to_tw16(result);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FUNCTION</span> add;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">FUNCTION</span> sub(a,b:<span class="keyword">IN</span> tw16)</span><br><span class="line">        <span class="keyword">RETURN</span> tw16 <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">VARIABLE</span> result:<span class="built_in">INTEGER</span>;</span><br><span class="line">    <span class="keyword">BEGIN</span></span><br><span class="line">        result := vect_to_int(a)-vect_to_int(b);</span><br><span class="line">        <span class="keyword">RETURN</span> int_to_tw16(result);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FUNCTION</span> sub;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">PACKAGE</span> <span class="keyword">BODY</span> math;</span><br><span class="line"><span class="comment">--------------------------------------------</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="配置">配置</h2>
<p><code>配置</code>描述层与层之间的连接关系，以及实体与结构之间的连接关系。<br>
基于配置来选择不同的构造体，使其与要设计的设计单元相对应。</p>
<p>配置定义基本格式：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">CONFIGURATION</span> 配置名 <span class="keyword">OF</span> 实体名 <span class="keyword">IS</span></span><br><span class="line">[配置语句];</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> 配置名;</span><br></pre></td></tr></table></figure>
<p>默认配置格式：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">CONFIGURATION</span> 配置名 <span class="keyword">OF</span> 实体名 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> 选配构造体名</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> 配置名;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>这种配置用于选择不包含<kbd>BLOCK</kbd>与<kbd>COMPONENTS</kbd>的构造体。</p>
</blockquote>
<h3 id="计数器实现的例子">计数器实现的例子</h3>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> counter <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(load,clear,clk:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        data_in:<span class="keyword">IN</span> <span class="built_in">INTEGER</span>;</span><br><span class="line">        data_out:<span class="keyword">OUT</span> <span class="built_in">INTEGER</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> counter;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> count_255 <span class="keyword">OF</span> counter <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="comment">--实现逻辑省略</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> count_255;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> count_64K <span class="keyword">OF</span> counter <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    <span class="comment">--实现逻辑省略</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> count_64K;</span><br><span class="line"></span><br><span class="line"><span class="keyword">CONFIGURATION</span> small_count <span class="keyword">OF</span> counter <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> count_255</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> small_count;</span><br><span class="line"></span><br><span class="line"><span class="keyword">CONFIGURATION</span> big_count <span class="keyword">OF</span> counter <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> count_64K</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> big_count;</span><br></pre></td></tr></table></figure>
<p>上面那个例子中，实体没有指定相应数据的约束区间，<br>
只将数据作为整形数据对待，<br>
如此就可以支持多种形式的计数器。</p>
<h3 id="基于反相器与三输入与门实现2-4译码器例程">基于反相器与三输入与门实现2/4译码器例程</h3>
<p>反相器与三输入与门的实现：</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--反相器的实体</span></span><br><span class="line"><span class="keyword">ENTITY</span> inv <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(a: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">        b:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> inv;</span><br><span class="line"></span><br><span class="line"><span class="comment">--反相器的构造体</span></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> inv_behave <span class="keyword">OF</span> inv <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    b &lt;= <span class="keyword">NOT</span>(a) <span class="keyword">AFTER</span> <span class="number">5</span>ns;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> inv_behave;</span><br><span class="line"></span><br><span class="line"><span class="comment">--反相器的配置</span></span><br><span class="line"><span class="keyword">CONFIGURATION</span> invcon <span class="keyword">OF</span> inv <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> inv_behave</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> invcon;</span><br><span class="line"></span><br><span class="line"><span class="comment">------------------------------------------</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">--三输入与门的实体</span></span><br><span class="line"><span class="keyword">ENTITY</span> and3 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(a1,a2,a3: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">         o1:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> and3;</span><br><span class="line"></span><br><span class="line"><span class="comment">--三输入与门的构造体</span></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> and3_behave <span class="keyword">OF</span> and3 <span class="keyword">IS</span></span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    o1 &lt;= a1 <span class="keyword">AND</span> a2 <span class="keyword">AND</span> a3 <span class="keyword">AFTER</span> <span class="number">5</span>ns;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> and3_behave;</span><br><span class="line"></span><br><span class="line"><span class="comment">--三输入与门的配置</span></span><br><span class="line"><span class="keyword">CONFIGURATION</span> and3con <span class="keyword">OF</span> and3 <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> and3_behave</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span></span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> and3con;</span><br><span class="line"></span><br><span class="line"><span class="comment">--------------------------------------------</span></span><br><span class="line"></span><br><span class="line"><span class="comment">--2/4译码器的实现：  </span></span><br><span class="line"><span class="keyword">LIBRARY</span> IEEE;</span><br><span class="line"><span class="keyword">USE</span> IEEE.STD_LOGIC_1164.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ENTITY</span> decode <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">PORT</span>(a,b,en:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">         q0,q1,q2,q3:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ENTITY</span> decode;</span><br><span class="line"></span><br><span class="line"><span class="keyword">ARCHITECTURE</span> structural <span class="keyword">OF</span> decode <span class="keyword">IS</span></span><br><span class="line">    <span class="comment">--元件1</span></span><br><span class="line">    <span class="keyword">COMPONENT</span> inv <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">PORT</span>(a:<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">            b:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">COMPONENT</span> inv;</span><br><span class="line">    <span class="comment">--元件2</span></span><br><span class="line">    <span class="keyword">COMPONENT</span> and3 <span class="keyword">IS</span></span><br><span class="line">        <span class="keyword">PORT</span>(a1,a2,a3: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>;</span><br><span class="line">            o1:<span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span>);</span><br><span class="line">    ENDCOMPONENT and3;</span><br><span class="line">    <span class="comment">--外部信号</span></span><br><span class="line">    <span class="keyword">SIGNAL</span> nota,notb:<span class="built_in">STD_LOGIC</span>;</span><br><span class="line"><span class="keyword">BEGIN</span></span><br><span class="line">    I1:inv</span><br><span class="line">        <span class="keyword">PORT</span> <span class="keyword">MAP</span>(a,nota);</span><br><span class="line">    I2:inv</span><br><span class="line">        <span class="keyword">PORT</span> <span class="keyword">MAP</span>(b,notb);</span><br><span class="line">    A1:and3</span><br><span class="line">        <span class="keyword">PORT</span> <span class="keyword">MAP</span>(nota,en,notb,q0);</span><br><span class="line">    A2:and3</span><br><span class="line">        <span class="keyword">PORT</span> <span class="keyword">MAP</span>(a,en,notb,q1);</span><br><span class="line">    A3:and3</span><br><span class="line">        <span class="keyword">PORT</span> <span class="keyword">MAP</span>(nota,en,b,q2);</span><br><span class="line">    A4:and3</span><br><span class="line">        <span class="keyword">PORT</span> <span class="keyword">MAP</span>(a,en,b,q3);</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">ARCHITECTURE</span> structural;</span><br><span class="line"></span><br><span class="line"><span class="comment">--通过指定内部“元件-配置”来实现配置</span></span><br><span class="line"><span class="keyword">CONFIGURATION</span> decode_llcon <span class="keyword">OF</span> decode <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> structural</span><br><span class="line">        <span class="comment">--可以逐个指定元件的配置</span></span><br><span class="line">        <span class="keyword">FOR</span> I1:inv <span class="keyword">USE</span> <span class="keyword">CONFIGURATION</span> WORK.invcon;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">        <span class="keyword">FOR</span> I2:inv <span class="keyword">USE</span> <span class="keyword">CONFIGURATION</span> WORK.invcon;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">        <span class="comment">--也可以直接指定所有基于这个实体的元件都使用同一个配置</span></span><br><span class="line">        <span class="keyword">FOR</span> <span class="keyword">ALL</span>:and3 <span class="keyword">USE</span> <span class="keyword">CONFIGURATION</span> WORK.and3con;</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> decode_llcon;</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line"><span class="comment">--通过指定元件与“实体.(构造体)”来实现配置</span></span><br><span class="line"><span class="keyword">CONFIGURATION</span> decode_eacon <span class="keyword">OF</span> decode <span class="keyword">IS</span></span><br><span class="line">    <span class="keyword">FOR</span> structural</span><br><span class="line">        <span class="comment">--可以逐个指定元件的“实体.(构造体)”</span></span><br><span class="line">        <span class="keyword">FOR</span> I1:inv <span class="keyword">USE</span> <span class="keyword">ENTITY</span> WORK.inv(inv_behave);</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">        <span class="comment">--可以一次性指定剩余元件的“实体.(构造体)”</span></span><br><span class="line">        <span class="keyword">FOR</span> <span class="keyword">OTHERS</span>:inv <span class="keyword">USE</span> <span class="keyword">ENTITY</span> WORK.inv(inv_behave);</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">        <span class="keyword">FOR</span> A1:and3 <span class="keyword">USE</span> <span class="keyword">ENTITY</span> WORK.and3(and3_behave);</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">        <span class="keyword">FOR</span> <span class="keyword">OTHERS</span>:and3 <span class="keyword">USE</span> <span class="keyword">ENTITY</span> WORK.and3(and3_behave);</span><br><span class="line">        <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line">    <span class="keyword">END</span> <span class="keyword">FOR</span>;</span><br><span class="line"><span class="keyword">END</span> <span class="keyword">CONFIGURATION</span> decode_eacon;</span><br><span class="line"></span><br></pre></td></tr></table></figure></article><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/VHDL/">VHDL</a></div><div class="post_share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/03/09/VHDL_%E6%A6%82%E8%BF%B0/" title="VHDL_概述"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">VHDL_概述</div></div></a></div><div class="next-post pull-right"><a href="/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/" title="VHDL_数据类型与运算操作符"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">VHDL_数据类型与运算操作符</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2024/03/17/VHDL_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E8%BF%90%E7%AE%97%E6%93%8D%E4%BD%9C%E7%AC%A6/" title="VHDL_数据类型与运算操作符"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="title">VHDL_数据类型与运算操作符</div></div></a></div><div><a href="/2024/03/09/VHDL_%E6%A6%82%E8%BF%B0/" title="VHDL_概述"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-09</div><div class="title">VHDL_概述</div></div></a></div><div><a href="/2024/03/17/VHDL_%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/" title="VHDL_构造体的描述方式"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-17</div><div class="title">VHDL_构造体的描述方式</div></div></a></div><div><a href="/2024/04/06/VHDL_%E8%AF%AD%E5%8F%A5/" title="VHDL_语句"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="title">VHDL_语句</div></div></a></div><div><a href="/2023/12/03/FPGA_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="FPGA_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-03</div><div class="title">FPGA_基本概念</div></div></a></div><div><a href="/2024/04/06/Lattice_Diamond%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" title="Lattice_Diamond使用教程"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-06</div><div class="title">Lattice_Diamond使用教程</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YILON</div><div class="author-info__description">YILON的技术小窝</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到我的博客！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">VHDL程序的基本结构</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">VHDL设计基本单元（Design Entity）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E4%BD%93"><span class="toc-number">2.1.</span> <span class="toc-text">实体</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%96%B9%E5%90%91%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.1.1.</span> <span class="toc-text">方向类型</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%BE%E4%BE%8B"><span class="toc-number">2.1.2.</span> <span class="toc-text">举例</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%9E%84%E9%80%A0%E4%BD%93"><span class="toc-number">2.2.</span> <span class="toc-text">构造体</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9E%84%E9%80%A0%E4%BD%93%E7%9A%84%E5%AD%90%E7%BB%93%E6%9E%84"><span class="toc-number">2.2.1.</span> <span class="toc-text">构造体的子结构</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%9D%97%E8%AF%AD%E6%AE%B5"><span class="toc-number">2.2.1.1.</span> <span class="toc-text">块语段</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BF%9B%E7%A8%8B%E8%AF%AD%E6%AE%B5"><span class="toc-number">2.2.1.2.</span> <span class="toc-text">进程语段</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AD%90%E7%A8%8B%E5%BA%8F%E8%AF%AD%E6%AE%B5"><span class="toc-number">2.2.1.3.</span> <span class="toc-text">子程序语段</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E8%BF%87%E7%A8%8B"><span class="toc-number">2.2.1.3.1.</span> <span class="toc-text">过程</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%87%BD%E6%95%B0"><span class="toc-number">2.2.1.3.2.</span> <span class="toc-text">函数</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BA%93"><span class="toc-number">2.3.</span> <span class="toc-text">库</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%93%E7%9A%84%E7%A7%8D%E7%B1%BB"><span class="toc-number">2.3.1.</span> <span class="toc-text">库的种类</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BA%93%E8%AF%B4%E6%98%8E%E8%AF%AD%E5%8F%A5%E7%9A%84%E4%BD%9C%E7%94%A8"><span class="toc-number">2.3.2.</span> <span class="toc-text">库说明语句的作用</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8C%85%E9%9B%86%E5%90%88"><span class="toc-number">2.4.</span> <span class="toc-text">包集合</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%85%8D%E7%BD%AE"><span class="toc-number">2.5.</span> <span class="toc-text">配置</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%A1%E6%95%B0%E5%99%A8%E5%AE%9E%E7%8E%B0%E7%9A%84%E4%BE%8B%E5%AD%90"><span class="toc-number">2.5.1.</span> <span class="toc-text">计数器实现的例子</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9F%BA%E4%BA%8E%E5%8F%8D%E7%9B%B8%E5%99%A8%E4%B8%8E%E4%B8%89%E8%BE%93%E5%85%A5%E4%B8%8E%E9%97%A8%E5%AE%9E%E7%8E%B02-4%E8%AF%91%E7%A0%81%E5%99%A8%E4%BE%8B%E7%A8%8B"><span class="toc-number">2.5.2.</span> <span class="toc-text">基于反相器与三输入与门实现2&#x2F;4译码器例程</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/10/20/VS_code%E7%8E%AF%E5%A2%83%E7%BC%96%E5%86%99c_c++/" title="VS code环境编写c/c++"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="VS code环境编写c/c++"/></a><div class="content"><a class="title" href="/2023/10/20/VS_code%E7%8E%AF%E5%A2%83%E7%BC%96%E5%86%99c_c++/" title="VS code环境编写c/c++">VS code环境编写c/c++</a><time datetime="2024-11-29T02:14:58.828Z" title="更新于 2024-11-29 10:14:58">2024-11-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/11/11/TI_DSP_TMS320F2812_%E5%AD%98%E5%82%A8%E7%A9%BA%E9%97%B4%E4%B8%8E%E5%90%AF%E5%8A%A8%E8%BF%87%E7%A8%8B/" title="TI_DSP_TMS320F2812_存储空间与启动过程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F2812_存储空间与启动过程"/></a><div class="content"><a class="title" href="/2023/11/11/TI_DSP_TMS320F2812_%E5%AD%98%E5%82%A8%E7%A9%BA%E9%97%B4%E4%B8%8E%E5%90%AF%E5%8A%A8%E8%BF%87%E7%A8%8B/" title="TI_DSP_TMS320F2812_存储空间与启动过程">TI_DSP_TMS320F2812_存储空间与启动过程</a><time datetime="2024-11-29T02:14:31.876Z" title="更新于 2024-11-29 10:14:31">2024-11-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/10/20/makefile%E4%B8%8Ecmake%E7%AE%80%E8%A6%81%E6%95%99%E7%A8%8B/" title="makefile与cmake简要教程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="makefile与cmake简要教程"/></a><div class="content"><a class="title" href="/2023/10/20/makefile%E4%B8%8Ecmake%E7%AE%80%E8%A6%81%E6%95%99%E7%A8%8B/" title="makefile与cmake简要教程">makefile与cmake简要教程</a><time datetime="2024-11-29T02:11:45.083Z" title="更新于 2024-11-29 10:11:45">2024-11-29</time></div></div></div></div></div></div></main><footer id="footer" style="background: #20124d"><div id="footer-wrap"><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="true"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>