$date
	Sun Oct 23 01:48:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#921622
b101 &
b101 %
1$
b101 !
1"
#921623
0"
#921626
b10000 &
b10000 %
#921630
b1000 &
b1000 %
#921634
b100 &
b100 %
#921638
b10 &
b10 %
#921642
b1 &
b1 %
1#
#921646
b0 &
0#
b0 %
0$
#1957684
b10 !
1"
#1957686
b10 &
b10 %
1$
#1957687
0"
#1957690
b1 &
b1 %
1#
#1957694
b0 &
0#
b0 %
0$
#2910115
b10010 !
1"
#2910118
b10010 &
b10010 %
1$
#2910119
0"
#2910122
b1001 &
b1001 %
#2910126
b11100 &
b11100 %
#2910130
b1110 &
b1110 %
#2910134
b111 &
b111 %
#2910138
b10110 &
b10110 %
#2910142
b1011 &
b1011 %
#2910146
b100010 &
b100010 %
#2910150
b10001 &
b10001 %
#2910154
b110100 &
b110100 %
#2910158
b11010 &
b11010 %
#2910162
b1101 &
b1101 %
#2910166
b101000 &
b101000 %
#2910170
b10100 &
b10100 %
#2910174
b1010 &
b1010 %
#2910178
b101 &
b101 %
#2910182
b10000 &
b10000 %
#2910186
b1000 &
b1000 %
#2910190
b100 &
b100 %
#2910194
b10 &
b10 %
#2910198
b1 &
1#
b1 %
#2910202
b0 &
b0 %
0#
0$
#4500012
