# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab06_BCD_adder.srcs/sources_1/new/adder.v" \
"../../../../Lab06_BCD_adder.srcs/sources_1/new/concurrent_display.v" \
"../../../../Lab06_BCD_adder.srcs/sources_1/new/keypad.v" \
"../../../../Lab06_BCD_adder.srcs/sources_1/new/summation_logic.v" \
"../../../../Lab06_BCD_adder.srcs/sim_1/new/adder_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
