Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct  4 11:35:41 2022
| Host         : ECE419-JV259R3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_lab4_module_control_sets_placed.rpt
| Design       : top_lab4_module
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             146 |           44 |
| Yes          | No                    | No                     |              33 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rst_IBUF                                          | U_2/U_TSCTL/Inst_TWICtl/int_Rst0                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_2/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | U_2/U_TSCTL/retryCnt[3]_i_2_n_0                   | U_2/U_TSCTL/retryCnt[3]_i_1_n_0                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                   | btn_d_IBUF                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                   | rst_IBUF                                           |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | U_1/nolabel_line34/U_PEBB/enb1                    | U_1/nolabel_line34/U_INST6/COUNTER/q[5]_i_1__0_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | U_1/nolabel_line34/U_PEBB/E[0]                    | U_1/nolabel_line34/U_PEBB/SR[0]                    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                   | U_2/U_TSCTL/Inst_TWICtl/busFreeCnt0_1              |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_2/U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_2/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_2_n_0         | U_2/U_TSCTL/Inst_TWICtl/sclCnt0_0                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_2/U_TSCTL/Inst_TWICtl/temp1__0                  |                                                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_2/U_TSCTL/Inst_TWICtl/E[0]                      |                                                    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                                   | U_2/U_TSCTL/waitCnt[0]_i_1_n_0                     |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                   | U_2/U_SEVEN_SEG/U_INST1/q[0]_i_1__3_n_0            |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                   | U_1/U_1/U_INST1/q[0]_i_1_n_0                       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                   | U_2/U_TSCTL/Inst_TWICtl/timeOutCnt0                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                   |                                                    |               14 |             24 |         1.71 |
|  clk_IBUF_BUFG |                                                   | U_1/nolabel_line34/U_PEBB/q[0]_i_1__0_n_0          |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                                   | U_3/q[0]_i_1__4_n_0                                |                7 |             28 |         4.00 |
+----------------+---------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


