|top
RST => m_rst.IN0
CLK => CLK.IN8
LED_BO <= <GND>
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
KEY[0] => m_key[0].IN1
KEY[1] => m_key[1].IN1
KEY[2] => m_key[2].IN1
KEY[3] => m_key[3].IN1


|top|clock_divider:U_CLOCK_1ms
rst => clk_tmp.ACLR
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => cnt[4].ACLR
rst => cnt[5].ACLR
rst => cnt[6].ACLR
rst => cnt[7].ACLR
rst => cnt[8].ACLR
rst => cnt[9].ACLR
rst => cnt[10].ACLR
rst => cnt[11].ACLR
rst => cnt[12].ACLR
rst => cnt[13].ACLR
rst => cnt[14].ACLR
rst => cnt[15].ACLR
clk => clk_tmp.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
divide[0] => ~NO_FANOUT~
divide[1] => Add0.IN62
divide[2] => Add0.IN61
divide[3] => Add0.IN60
divide[4] => Add0.IN59
divide[5] => Add0.IN58
divide[6] => Add0.IN57
divide[7] => Add0.IN56
divide[8] => Add0.IN55
divide[9] => Add0.IN54
divide[10] => Add0.IN53
divide[11] => Add0.IN52
divide[12] => Add0.IN51
divide[13] => Add0.IN50
divide[14] => Add0.IN49
divide[15] => Add0.IN48
divide[16] => Add0.IN47
divide[17] => Add0.IN46
divide[18] => Add0.IN45
divide[19] => Add0.IN44
divide[20] => Add0.IN43
divide[21] => Add0.IN42
divide[22] => Add0.IN41
divide[23] => Add0.IN40
divide[24] => Add0.IN39
divide[25] => Add0.IN38
divide[26] => Add0.IN37
divide[27] => Add0.IN36
divide[28] => Add0.IN35
divide[29] => Add0.IN34
divide[30] => Add0.IN33
divide[31] => Add0.IN32
clock_out <= clk_tmp.DB_MAX_OUTPUT_PORT_TYPE


|top|chatter:U_KEY_1
clk => swena.CLK
clk => chatt3[0].CLK
clk => chatt3[1].CLK
clk => chatt3[2].CLK
clk => chatt3[3].CLK
clk => chatt1[0].CLK
clk => chatt1[1].CLK
clk => chatt1[2].CLK
clk => chatt1[3].CLK
key => chatt1[0].DATAIN
pushed <= swena.DB_MAX_OUTPUT_PORT_TYPE


|top|chatter:U_KEY_2
clk => swena.CLK
clk => chatt3[0].CLK
clk => chatt3[1].CLK
clk => chatt3[2].CLK
clk => chatt3[3].CLK
clk => chatt1[0].CLK
clk => chatt1[1].CLK
clk => chatt1[2].CLK
clk => chatt1[3].CLK
key => chatt1[0].DATAIN
pushed <= swena.DB_MAX_OUTPUT_PORT_TYPE


|top|chatter:U_KEY_3
clk => swena.CLK
clk => chatt3[0].CLK
clk => chatt3[1].CLK
clk => chatt3[2].CLK
clk => chatt3[3].CLK
clk => chatt1[0].CLK
clk => chatt1[1].CLK
clk => chatt1[2].CLK
clk => chatt1[3].CLK
key => chatt1[0].DATAIN
pushed <= swena.DB_MAX_OUTPUT_PORT_TYPE


|top|chatter:U_KEY_4
clk => swena.CLK
clk => chatt3[0].CLK
clk => chatt3[1].CLK
clk => chatt3[2].CLK
clk => chatt3[3].CLK
clk => chatt1[0].CLK
clk => chatt1[1].CLK
clk => chatt1[2].CLK
clk => chatt1[3].CLK
key => chatt1[0].DATAIN
pushed <= swena.DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS
RST => RST.IN5
CLK => CLK.IN5
nPC_LD => nPC_LD.IN1
nPC_OPEN => nPC_OPEN.IN1
nJRD_ST => nJRD_ST.IN1
nJRU_ST => nJRU_ST.IN1
nORD_ST => nORD_ST.IN1
nORU_ST => nORU_ST.IN1
nJRD_OUT => nJRD_OUT.IN4
nJRU_OUT => nJRU_OUT.IN4
nIRD_OUT => nIRD_OUT.IN4
nIRU_OUT => nIRU_OUT.IN4
PA[0] <= PC:U_PC.PA
PA[1] <= PC:U_PC.PA
PA[2] <= PC:U_PC.PA
PA[3] <= PC:U_PC.PA
PA[4] <= PC:U_PC.PA
PA[5] <= PC:U_PC.PA
PA[6] <= PC:U_PC.PA
PA[7] <= PC:U_PC.PA
LOADBUS[0] <> LOGIC_74AC125:U_JP_TRISTATE1.O
LOADBUS[0] <> LOGIC_74AC125:U_JP_TRISTATE2.O
LOADBUS[0] <> LOGIC_74AC125:U_IR_TRISTATE1.O
LOADBUS[0] <> LOGIC_74AC125:U_IR_TRISTATE2.O
LOADBUS[1] <> LOGIC_74AC125:U_JP_TRISTATE1.O
LOADBUS[1] <> LOGIC_74AC125:U_JP_TRISTATE2.O
LOADBUS[1] <> LOGIC_74AC125:U_IR_TRISTATE1.O
LOADBUS[1] <> LOGIC_74AC125:U_IR_TRISTATE2.O
LOADBUS[2] <> LOGIC_74AC125:U_JP_TRISTATE1.O
LOADBUS[2] <> LOGIC_74AC125:U_JP_TRISTATE2.O
LOADBUS[2] <> LOGIC_74AC125:U_IR_TRISTATE1.O
LOADBUS[2] <> LOGIC_74AC125:U_IR_TRISTATE2.O
LOADBUS[3] <> LOGIC_74AC125:U_JP_TRISTATE1.O
LOADBUS[3] <> LOGIC_74AC125:U_JP_TRISTATE2.O
LOADBUS[3] <> LOGIC_74AC125:U_IR_TRISTATE1.O
LOADBUS[3] <> LOGIC_74AC125:U_IR_TRISTATE2.O
STOREBUS_JP1[0] <> LOGIC_74HC161:U_COUNTER1.DATAIN
STOREBUS_JP1[1] <> LOGIC_74HC161:U_COUNTER1.DATAIN
STOREBUS_JP1[2] <> LOGIC_74HC161:U_COUNTER1.DATAIN
STOREBUS_JP1[3] <> LOGIC_74HC161:U_COUNTER1.DATAIN
STOREBUS_JP2[0] <> LOGIC_74HC161:U_COUNTER2.DATAIN
STOREBUS_JP2[1] <> LOGIC_74HC161:U_COUNTER2.DATAIN
STOREBUS_JP2[2] <> LOGIC_74HC161:U_COUNTER2.DATAIN
STOREBUS_JP2[3] <> LOGIC_74HC161:U_COUNTER2.DATAIN
STOREBUS_OR1[0] <> LOGIC_74HC161:U_COUNTER3.DATAIN
STOREBUS_OR1[0] <> LOGIC_74HC161:U_COUNTER4.DATAIN
STOREBUS_OR1[1] <> LOGIC_74HC161:U_COUNTER3.DATAIN
STOREBUS_OR1[1] <> LOGIC_74HC161:U_COUNTER4.DATAIN
STOREBUS_OR1[2] <> LOGIC_74HC161:U_COUNTER3.DATAIN
STOREBUS_OR1[2] <> LOGIC_74HC161:U_COUNTER4.DATAIN
STOREBUS_OR1[3] <> LOGIC_74HC161:U_COUNTER3.DATAIN
STOREBUS_OR1[3] <> LOGIC_74HC161:U_COUNTER4.DATAIN
STOREBUS_OR2[0] <> <UNC>
STOREBUS_OR2[1] <> <UNC>
STOREBUS_OR2[2] <> <UNC>
STOREBUS_OR2[3] <> <UNC>
OR[0] <= LOGIC_74HC161:U_COUNTER3.COUNTER
OR[1] <= LOGIC_74HC161:U_COUNTER3.COUNTER
OR[2] <= LOGIC_74HC161:U_COUNTER3.COUNTER
OR[3] <= LOGIC_74HC161:U_COUNTER3.COUNTER
OR[4] <= LOGIC_74HC161:U_COUNTER4.COUNTER
OR[5] <= LOGIC_74HC161:U_COUNTER4.COUNTER
OR[6] <= LOGIC_74HC161:U_COUNTER4.COUNTER
OR[7] <= LOGIC_74HC161:U_COUNTER4.COUNTER
IR[0] => IR[0].IN1
IR[1] => IR[1].IN1
IR[2] => IR[2].IN1
IR[3] => IR[3].IN1
IR[4] => IR[4].IN1
IR[5] => IR[5].IN1
IR[6] => IR[6].IN1
IR[7] => IR[7].IN1


|top|REGISTERS:U_REGISTERS|PC:U_PC
RST => RST.IN2
CLK => CLK.IN2
nPC_LD => nPC_LD.IN2
nPC_OPEN => nPC_OPEN.IN1
DATAIN[0] => DATAIN[0].IN1
DATAIN[1] => DATAIN[1].IN1
DATAIN[2] => DATAIN[2].IN1
DATAIN[3] => DATAIN[3].IN1
DATAIN[4] => DATAIN[4].IN1
DATAIN[5] => DATAIN[5].IN1
DATAIN[6] => DATAIN[6].IN1
DATAIN[7] => DATAIN[7].IN1
PA[0] <= LOGIC_74HC373:U_TRISTATE.Q
PA[1] <= LOGIC_74HC373:U_TRISTATE.Q
PA[2] <= LOGIC_74HC373:U_TRISTATE.Q
PA[3] <= LOGIC_74HC373:U_TRISTATE.Q
PA[4] <= LOGIC_74HC373:U_TRISTATE.Q
PA[5] <= LOGIC_74HC373:U_TRISTATE.Q
PA[6] <= LOGIC_74HC373:U_TRISTATE.Q
PA[7] <= LOGIC_74HC373:U_TRISTATE.Q


|top|REGISTERS:U_REGISTERS|PC:U_PC|LOGIC_74HC161:U_COUNTER1
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|PC:U_PC|LOGIC_74HC161:U_COUNTER2
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|PC:U_PC|LOGIC_74HC373:U_TRISTATE
D[0] => m_Q[0].DATAIN
D[1] => m_Q[1].DATAIN
D[2] => m_Q[2].DATAIN
D[3] => m_Q[3].DATAIN
D[4] => m_Q[4].DATAIN
D[5] => m_Q[5].DATAIN
D[6] => m_Q[6].DATAIN
D[7] => m_Q[7].DATAIN
nOE => m_Q[0]~en.ACLR
nOE => m_Q[1]~en.ACLR
nOE => m_Q[2]~en.ACLR
nOE => m_Q[3]~en.ACLR
nOE => m_Q[4]~en.ACLR
nOE => m_Q[5]~en.ACLR
nOE => m_Q[6]~en.ACLR
nOE => m_Q[7]~en.ACLR
LE => m_Q[0].CLK
LE => m_Q[0]~en.CLK
LE => m_Q[1].CLK
LE => m_Q[1]~en.CLK
LE => m_Q[2].CLK
LE => m_Q[2]~en.CLK
LE => m_Q[3].CLK
LE => m_Q[3]~en.CLK
LE => m_Q[4].CLK
LE => m_Q[4]~en.CLK
LE => m_Q[5].CLK
LE => m_Q[5]~en.CLK
LE => m_Q[6].CLK
LE => m_Q[6]~en.CLK
LE => m_Q[7].CLK
LE => m_Q[7]~en.CLK
Q[0] <= m_Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= m_Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= m_Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= m_Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= m_Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= m_Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= m_Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= m_Q[7].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74HC161:U_COUNTER1
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74HC161:U_COUNTER2
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74HC161:U_COUNTER3
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74HC161:U_COUNTER4
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74AC125:U_JP_TRISTATE1
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74AC125:U_JP_TRISTATE2
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74AC125:U_IR_TRISTATE1
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTERS:U_REGISTERS|LOGIC_74AC125:U_IR_TRISTATE2
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|MEMORY:U_MEMORY_BLOCK
CLK => CLK.IN2
IM[0] <> IM[0]
IM[1] <> IM[1]
IM[2] <> IM[2]
IM[3] <> IM[3]
LR[0] <> LR[0]
LR[1] <> LR[1]
LR[2] <> LR[2]
LR[3] <> <GND>
SR[0] <> SR[0]
SR[1] <> SR[1]
SR[2] <> SR[2]
SR[3] <> <GND>
OP[0] <> OP[0]
OP[1] <> OP[1]
OP[2] <> OP[2]
OP[3] <> OP[3]
OP[4] <> OP[4]
nOE => nOE.IN2
nWE => nWE.IN2
ADD[0] => m_MEM2_A[0].IN2
ADD[1] => m_MEM2_A[1].IN2
ADD[2] => m_MEM2_A[2].IN2
ADD[3] => m_MEM2_A[3].IN2
ADD[4] => m_MEM2_A[4].IN2
ADD[5] => m_MEM2_A[5].IN2
ADD[6] => m_MEM2_A[6].IN2
ADD[7] => m_MEM2_A[7].IN2


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1
CLK => sramclk.CLK
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
nCS => ~NO_FANOUT~
nOE => always0.IN0
nOE => _.IN1
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => always0.IN0
nWE => always0.IN1
nWE => always0.IN1
nWE => _.IN1
IO[0] <> IO[0]
IO[1] <> IO[1]
IO[2] <> IO[2]
IO[3] <> IO[3]
IO[4] <> IO[4]
IO[5] <> IO[5]
IO[6] <> IO[6]
IO[7] <> IO[7]


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1|SRAM:U_MEMORY
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1|SRAM:U_MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_f7g1:auto_generated.wren_a
rden_a => altsyncram_f7g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f7g1:auto_generated.data_a[0]
data_a[1] => altsyncram_f7g1:auto_generated.data_a[1]
data_a[2] => altsyncram_f7g1:auto_generated.data_a[2]
data_a[3] => altsyncram_f7g1:auto_generated.data_a[3]
data_a[4] => altsyncram_f7g1:auto_generated.data_a[4]
data_a[5] => altsyncram_f7g1:auto_generated.data_a[5]
data_a[6] => altsyncram_f7g1:auto_generated.data_a[6]
data_a[7] => altsyncram_f7g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_f7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_f7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_f7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_f7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_f7g1:auto_generated.address_a[11]
address_a[12] => altsyncram_f7g1:auto_generated.address_a[12]
address_a[13] => altsyncram_f7g1:auto_generated.address_a[13]
address_a[14] => altsyncram_f7g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f7g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_fsa:decode3.data[0]
address_a[13] => decode_fsa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_fsa:decode3.data[1]
address_a[14] => decode_fsa:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_vmb:mux2.result[0]
q_a[1] <= mux_vmb:mux2.result[1]
q_a[2] <= mux_vmb:mux2.result[2]
q_a[3] <= mux_vmb:mux2.result[3]
q_a[4] <= mux_vmb:mux2.result[4]
q_a[5] <= mux_vmb:mux2.result[5]
q_a[6] <= mux_vmb:mux2.result[6]
q_a[7] <= mux_vmb:mux2.result[7]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_fsa:decode3.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|decode_fsa:decode3
data[0] => w_anode226w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode247w[1].IN0
data[0] => w_anode255w[1].IN1
data[1] => w_anode226w[2].IN0
data[1] => w_anode239w[2].IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode255w[2].IN1
enable => w_anode226w[1].IN0
enable => w_anode239w[1].IN0
enable => w_anode247w[1].IN0
enable => w_anode255w[1].IN0
eq[0] <= w_anode226w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode239w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode247w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|decode_fsa:rden_decode
data[0] => w_anode226w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode247w[1].IN0
data[0] => w_anode255w[1].IN1
data[1] => w_anode226w[2].IN0
data[1] => w_anode239w[2].IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode255w[2].IN1
enable => w_anode226w[1].IN0
enable => w_anode239w[1].IN0
enable => w_anode247w[1].IN0
enable => w_anode255w[1].IN0
eq[0] <= w_anode226w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode239w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode247w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|mux_vmb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2
CLK => sramclk.CLK
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
nCS => ~NO_FANOUT~
nOE => always0.IN0
nOE => _.IN1
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => always0.IN0
nWE => always0.IN1
nWE => always0.IN1
nWE => _.IN1
IO[0] <> IO[0]
IO[1] <> IO[1]
IO[2] <> IO[2]
IO[3] <> IO[3]
IO[4] <> IO[4]
IO[5] <> IO[5]
IO[6] <> IO[6]
IO[7] <> IO[7]


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2|SRAM:U_MEMORY
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2|SRAM:U_MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_f7g1:auto_generated.wren_a
rden_a => altsyncram_f7g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f7g1:auto_generated.data_a[0]
data_a[1] => altsyncram_f7g1:auto_generated.data_a[1]
data_a[2] => altsyncram_f7g1:auto_generated.data_a[2]
data_a[3] => altsyncram_f7g1:auto_generated.data_a[3]
data_a[4] => altsyncram_f7g1:auto_generated.data_a[4]
data_a[5] => altsyncram_f7g1:auto_generated.data_a[5]
data_a[6] => altsyncram_f7g1:auto_generated.data_a[6]
data_a[7] => altsyncram_f7g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_f7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_f7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_f7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_f7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_f7g1:auto_generated.address_a[11]
address_a[12] => altsyncram_f7g1:auto_generated.address_a[12]
address_a[13] => altsyncram_f7g1:auto_generated.address_a[13]
address_a[14] => altsyncram_f7g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f7g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_fsa:decode3.data[0]
address_a[13] => decode_fsa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_fsa:decode3.data[1]
address_a[14] => decode_fsa:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_vmb:mux2.result[0]
q_a[1] <= mux_vmb:mux2.result[1]
q_a[2] <= mux_vmb:mux2.result[2]
q_a[3] <= mux_vmb:mux2.result[3]
q_a[4] <= mux_vmb:mux2.result[4]
q_a[5] <= mux_vmb:mux2.result[5]
q_a[6] <= mux_vmb:mux2.result[6]
q_a[7] <= mux_vmb:mux2.result[7]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_fsa:decode3.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|decode_fsa:decode3
data[0] => w_anode226w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode247w[1].IN0
data[0] => w_anode255w[1].IN1
data[1] => w_anode226w[2].IN0
data[1] => w_anode239w[2].IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode255w[2].IN1
enable => w_anode226w[1].IN0
enable => w_anode239w[1].IN0
enable => w_anode247w[1].IN0
enable => w_anode255w[1].IN0
eq[0] <= w_anode226w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode239w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode247w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|decode_fsa:rden_decode
data[0] => w_anode226w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode247w[1].IN0
data[0] => w_anode255w[1].IN1
data[1] => w_anode226w[2].IN0
data[1] => w_anode239w[2].IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode255w[2].IN1
enable => w_anode226w[1].IN0
enable => w_anode239w[1].IN0
enable => w_anode247w[1].IN0
enable => w_anode255w[1].IN0
eq[0] <= w_anode226w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode239w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode247w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_MEM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|mux_vmb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER
CLK => CLK.IN2
Z_FLAG => Z_FLAG.IN1
C_FLAG => C_FLAG.IN1
LR[0] => LR[0].IN1
LR[1] => LR[1].IN1
LR[2] => LR[2].IN1
SR[0] => SR[0].IN1
SR[1] => SR[1].IN1
SR[2] => SR[2].IN1
OP[0] => OP[0].IN1
OP[1] => m_SEL.IN1
OP[1] => NAND4IN.IN1
OP[1] => m_nPC_LD.IN1
OP[1] => m_nPC_LD.IN0
OP[1] => NAND4IN.IN1
OP[1] => NAND4IN.IN0
OP[1] => NAND4IN.IN1
OP[2] => OP[2].IN1
OP[3] => NAND4IN.IN0
OP[3] => m_nPC_LD.IN1
OP[4] => AND4IN.IN0
OP[4] => NAND4IN.IN0
OP[4] => NAND4IN.IN0
OP[4] => m_nFA_EN.IN0
nA_OUT <= LOGIC_74HC138:U_MULTIPLEXER1.nY
nB_OUT <= LOGIC_74HC138:U_MULTIPLEXER1.nY
nIRU_OUT <= LOGIC_74HC138:U_MULTIPLEXER1.nY
nIRD_OUT <= LOGIC_74HC138:U_MULTIPLEXER1.nY
nJRU_OUT <= LOGIC_74HC138:U_MULTIPLEXER1.nY
nJRD_OUT <= LOGIC_74HC138:U_MULTIPLEXER1.nY
nA_ST <= LOGIC_74HC138:U_MULTIPLEXER2.nY
nB_ST <= LOGIC_74HC138:U_MULTIPLEXER2.nY
nORU_ST <= LOGIC_74HC138:U_MULTIPLEXER2.nY
nORD_ST <= LOGIC_74HC138:U_MULTIPLEXER2.nY
nJRU_ST <= LOGIC_74HC138:U_MULTIPLEXER2.nY
nJRD_ST <= LOGIC_74HC138:U_MULTIPLEXER2.nY
SEL[0] <= AND4IN.DB_MAX_OUTPUT_PORT_TYPE
SEL[1] <= m_SEL.DB_MAX_OUTPUT_PORT_TYPE
nFA_EN <= m_nFA_EN.DB_MAX_OUTPUT_PORT_TYPE
nAND_EN <= NAND4IN.DB_MAX_OUTPUT_PORT_TYPE
nOR_EN <= NAND4IN.DB_MAX_OUTPUT_PORT_TYPE
nXOR_EN <= NAND4IN.DB_MAX_OUTPUT_PORT_TYPE
nSK_EN <= NAND4IN.DB_MAX_OUTPUT_PORT_TYPE
SP_D_nU <= m_SP_D_nU.DB_MAX_OUTPUT_PORT_TYPE
nPC_LD <= m_nPC_LD.DB_MAX_OUTPUT_PORT_TYPE
SPC <= LOGIC_4053:U_MULTIPLEXER3.COM


|top|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER|LOGIC_74HC138:U_MULTIPLEXER1
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
E[0] => MULTIPLXER.IN0
E[1] => MULTIPLXER.IN1
E[2] => MULTIPLXER.IN1
E[3] => ~NO_FANOUT~
nY[0] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[1] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[2] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[3] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[4] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[5] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[6] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[7] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE


|top|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER|LOGIC_74HC138:U_MULTIPLEXER2
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
E[0] => MULTIPLXER.IN0
E[1] => MULTIPLXER.IN1
E[2] => MULTIPLXER.IN1
E[3] => ~NO_FANOUT~
nY[0] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[1] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[2] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[3] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[4] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[5] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[6] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE
nY[7] <= MULTIPLXER.DB_MAX_OUTPUT_PORT_TYPE


|top|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER|LOGIC_4053:U_MULTIPLEXER3
INH => ~NO_FANOUT~
A => m_COM.OUTPUTSELECT
B => m_COM.OUTPUTSELECT
C => m_COM.OUTPUTSELECT
Y0[0] => m_COM.DATAA
Y0[1] => m_COM.DATAA
Y0[2] => m_COM.DATAA
Y1[0] => m_COM.DATAB
Y1[1] => m_COM.DATAB
Y1[2] => m_COM.DATAB
COM[0] <= m_COM.DB_MAX_OUTPUT_PORT_TYPE
COM[1] <= m_COM.DB_MAX_OUTPUT_PORT_TYPE
COM[2] <= m_COM.DB_MAX_OUTPUT_PORT_TYPE


|top|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER|LOGIC_74HC221:U_MULTIVIBIVRATOR
CLK => m_Q.CLK
nA => always0.IN0
nA => m_Q.IN0
nA => m_Q.OUTPUTSELECT
nA => always0.IN0
B => always0.IN1
B => m_Q.IN1
B => always0.IN0
nR => always0.IN1
nR => always0.IN1
nR => m_Q.OUTPUTSELECT
nR => m_Q.IN1
nR => m_Q.ACLR
Q <= m_Q.DB_MAX_OUTPUT_PORT_TYPE
nQ <= m_Q.DB_MAX_OUTPUT_PORT_TYPE
CxRx => ~NO_FANOUT~
nC => ~NO_FANOUT~


|top|SP:U_STACK_POINTER
RST => RST.IN2
CLK => CLK.IN5
nSK_EN => nSK_EN.IN1
SP_D_nU => SP_D_nU.IN5
SPC => ~NO_FANOUT~
SP[0] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[0] <> SP[0]
SP[1] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[1] <> SP[1]
SP[2] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[2] <> SP[2]
SP[3] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[3] <> SP[3]
SP[4] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[4] <> SP[4]
SP[5] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[5] <> SP[5]
SP[6] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[6] <> SP[6]
SP[7] <> LOGIC_SRM2B256SLMX:SRAM.A
SP[7] <> SP[7]
STOREBUS[0] <> LOGIC_74HC245:TRISTATE.A
STOREBUS[1] <> LOGIC_74HC245:TRISTATE.A
STOREBUS[2] <> LOGIC_74HC245:TRISTATE.A
STOREBUS[3] <> LOGIC_74HC245:TRISTATE.A


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM
CLK => sramclk.CLK
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
nCS => ~NO_FANOUT~
nOE => always0.IN0
nOE => _.IN1
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => IO.OUTPUTSELECT
nOE => always0.IN0
nWE => always0.IN1
nWE => always0.IN1
nWE => _.IN1
IO[0] <> IO[0]
IO[1] <> IO[1]
IO[2] <> IO[2]
IO[3] <> IO[3]
IO[4] <> IO[4]
IO[5] <> IO[5]
IO[6] <> IO[6]
IO[7] <> IO[7]


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM|SRAM:U_MEMORY
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_f7g1:auto_generated.wren_a
rden_a => altsyncram_f7g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f7g1:auto_generated.data_a[0]
data_a[1] => altsyncram_f7g1:auto_generated.data_a[1]
data_a[2] => altsyncram_f7g1:auto_generated.data_a[2]
data_a[3] => altsyncram_f7g1:auto_generated.data_a[3]
data_a[4] => altsyncram_f7g1:auto_generated.data_a[4]
data_a[5] => altsyncram_f7g1:auto_generated.data_a[5]
data_a[6] => altsyncram_f7g1:auto_generated.data_a[6]
data_a[7] => altsyncram_f7g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_f7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_f7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_f7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_f7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_f7g1:auto_generated.address_a[11]
address_a[12] => altsyncram_f7g1:auto_generated.address_a[12]
address_a[13] => altsyncram_f7g1:auto_generated.address_a[13]
address_a[14] => altsyncram_f7g1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f7g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_fsa:decode3.data[0]
address_a[13] => decode_fsa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_fsa:decode3.data[1]
address_a[14] => decode_fsa:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_vmb:mux2.result[0]
q_a[1] <= mux_vmb:mux2.result[1]
q_a[2] <= mux_vmb:mux2.result[2]
q_a[3] <= mux_vmb:mux2.result[3]
q_a[4] <= mux_vmb:mux2.result[4]
q_a[5] <= mux_vmb:mux2.result[5]
q_a[6] <= mux_vmb:mux2.result[6]
q_a[7] <= mux_vmb:mux2.result[7]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_fsa:decode3.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|decode_fsa:decode3
data[0] => w_anode226w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode247w[1].IN0
data[0] => w_anode255w[1].IN1
data[1] => w_anode226w[2].IN0
data[1] => w_anode239w[2].IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode255w[2].IN1
enable => w_anode226w[1].IN0
enable => w_anode239w[1].IN0
enable => w_anode247w[1].IN0
enable => w_anode255w[1].IN0
eq[0] <= w_anode226w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode239w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode247w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|decode_fsa:rden_decode
data[0] => w_anode226w[1].IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode247w[1].IN0
data[0] => w_anode255w[1].IN1
data[1] => w_anode226w[2].IN0
data[1] => w_anode239w[2].IN0
data[1] => w_anode247w[2].IN1
data[1] => w_anode255w[2].IN1
enable => w_anode226w[1].IN0
enable => w_anode239w[1].IN0
enable => w_anode247w[1].IN0
enable => w_anode255w[1].IN0
eq[0] <= w_anode226w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode239w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode247w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE


|top|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|mux_vmb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|top|SP:U_STACK_POINTER|LOGIC_74HC245:TRISTATE
DIR => m_A[0].OE
DIR => m_A[1].OE
DIR => m_A[2].OE
DIR => m_A[3].OE
DIR => m_A[4].OE
DIR => m_A[5].OE
DIR => m_A[6].OE
DIR => m_A[7].OE
DIR => m_B[7].OE
DIR => m_B[6].OE
DIR => m_B[5].OE
DIR => m_B[4].OE
DIR => m_B[3].OE
DIR => m_B[2].OE
DIR => m_B[1].OE
DIR => m_B[0].OE
nOE => B[7].OE
nOE => A[7].OE
nOE => B[6].OE
nOE => A[6].OE
nOE => B[5].OE
nOE => A[5].OE
nOE => B[4].OE
nOE => A[4].OE
nOE => B[3].OE
nOE => A[3].OE
nOE => B[2].OE
nOE => A[2].OE
nOE => B[1].OE
nOE => A[1].OE
nOE => B[0].OE
nOE => A[0].OE
A[0] <> A[0]
A[1] <> A[1]
A[2] <> A[2]
A[3] <> A[3]
A[4] <> A[4]
A[5] <> A[5]
A[6] <> A[6]
A[7] <> A[7]
B[0] <> B[0]
B[1] <> B[1]
B[2] <> B[2]
B[3] <> B[3]
B[4] <> B[4]
B[5] <> B[5]
B[6] <> B[6]
B[7] <> B[7]


|top|SP:U_STACK_POINTER|LOGIC_74HC221:U_MULTIVIBIVRATOR
CLK => m_Q.CLK
nA => always0.IN0
nA => m_Q.IN0
nA => m_Q.OUTPUTSELECT
nA => always0.IN0
B => always0.IN1
B => m_Q.IN1
B => always0.IN0
nR => always0.IN1
nR => always0.IN1
nR => m_Q.OUTPUTSELECT
nR => m_Q.IN1
nR => m_Q.ACLR
Q <= m_Q.DB_MAX_OUTPUT_PORT_TYPE
nQ <= m_Q.DB_MAX_OUTPUT_PORT_TYPE
CxRx => ~NO_FANOUT~
nC => ~NO_FANOUT~


|top|SP:U_STACK_POINTER|LOGIC_74HC191:U_COUNTER1
nCE => ~NO_FANOUT~
CP => m_Q[3].IN0
nUD => m_Q.OUTPUTSELECT
nUD => m_Q.OUTPUTSELECT
nUD => m_Q.OUTPUTSELECT
nUD => m_Q.OUTPUTSELECT
nPL => m_Q[0].OUTPUTSELECT
nPL => m_Q[1].OUTPUTSELECT
nPL => m_Q[2].OUTPUTSELECT
nPL => m_Q[3].OUTPUTSELECT
nPL => m_Q[3].IN1
TC <= <GND>
nRC <= <GND>
D[0] => m_Q[0].DATAB
D[1] => m_Q[1].DATAB
D[2] => m_Q[2].DATAB
D[3] => m_Q[3].DATAB
Q[0] <= m_Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= m_Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= m_Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= m_Q[3].DB_MAX_OUTPUT_PORT_TYPE


|top|SP:U_STACK_POINTER|LOGIC_74HC191:U_COUNTER2
nCE => ~NO_FANOUT~
CP => m_Q[3].IN0
nUD => m_Q.OUTPUTSELECT
nUD => m_Q.OUTPUTSELECT
nUD => m_Q.OUTPUTSELECT
nUD => m_Q.OUTPUTSELECT
nPL => m_Q[0].OUTPUTSELECT
nPL => m_Q[1].OUTPUTSELECT
nPL => m_Q[2].OUTPUTSELECT
nPL => m_Q[3].OUTPUTSELECT
nPL => m_Q[3].IN1
TC <= <GND>
nRC <= <GND>
D[0] => m_Q[0].DATAB
D[1] => m_Q[1].DATAB
D[2] => m_Q[2].DATAB
D[3] => m_Q[3].DATAB
Q[0] <= m_Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= m_Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= m_Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= m_Q[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTER_A:U_REGSITERA
RST => RST.IN1
CLK => CLK.IN1
nA_ST => nA_ST.IN1
nA_OUT => nA_OUT.IN4
STOREDATA[0] => STOREDATA[0].IN1
STOREDATA[1] => STOREDATA[1].IN1
STOREDATA[2] => STOREDATA[2].IN1
STOREDATA[3] => STOREDATA[3].IN1
LOADDATA[0] <= LOGIC_74AC125:U_74AC125.O
LOADDATA[1] <= LOGIC_74AC125:U_74AC125.O
LOADDATA[2] <= LOGIC_74AC125:U_74AC125.O
LOADDATA[3] <= LOGIC_74AC125:U_74AC125.O


|top|REGISTER_A:U_REGSITERA|LOGIC_74HC161:U_74HC161
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTER_A:U_REGSITERA|LOGIC_74AC125:U_74AC125
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTER_B:U_REGSITERB
RST => RST.IN1
CLK => CLK.IN1
nB_ST => nB_ST.IN1
nB_OUT => nB_OUT.IN4
STOREDATA[0] => STOREDATA[0].IN1
STOREDATA[1] => STOREDATA[1].IN1
STOREDATA[2] => STOREDATA[2].IN1
STOREDATA[3] => STOREDATA[3].IN1
LOADDATA[0] <= LOGIC_74AC125:U_74AC125.O
LOADDATA[1] <= LOGIC_74AC125:U_74AC125.O
LOADDATA[2] <= LOGIC_74AC125:U_74AC125.O
LOADDATA[3] <= LOGIC_74AC125:U_74AC125.O
COUNTER[0] <= m_REGOUT[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_REGOUT[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_REGOUT[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_REGOUT[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTER_B:U_REGSITERB|LOGIC_74HC161:U_74HC161
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


|top|REGISTER_B:U_REGSITERB|LOGIC_74AC125:U_74AC125
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU
RST => RST.IN1
CLK => CLK.IN1
X[0] => m_LOADDATA[0].IN4
X[1] => m_LOADDATA[1].IN4
X[2] => m_LOADDATA[2].IN4
X[3] => m_LOADDATA[3].IN4
Y[0] => m_REGDATA[0].IN4
Y[1] => m_REGDATA[1].IN4
Y[2] => m_REGDATA[2].IN4
Y[3] => m_REGDATA[3].IN4
SEL[0] => ~NO_FANOUT~
SEL[1] => ~NO_FANOUT~
nFA_EN => nFA_EN.IN5
nAND_EN => nAND_EN.IN4
nOR_EN => nOR_EN.IN4
nXOR_EN => nXOR_EN.IN4
Z_FLAG <= LOGIC_74HC161:U_COUNTER.COUNTER
C_FLAG <= LOGIC_74HC161:U_COUNTER.COUNTER
STOREDATA[0] <= m_STOREDATA[0].DB_MAX_OUTPUT_PORT_TYPE
STOREDATA[1] <= m_STOREDATA[1].DB_MAX_OUTPUT_PORT_TYPE
STOREDATA[2] <= m_STOREDATA[2].DB_MAX_OUTPUT_PORT_TYPE
STOREDATA[3] <= m_STOREDATA[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74HC283:U_ADDER
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
B[0] => Add0.IN8
B[1] => Add0.IN7
B[2] => Add0.IN6
B[3] => Add0.IN5
CI => Add1.IN10
CO <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SUM[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SUM[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SUM[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
SUM[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74AC125:U_ADDER_TRISTATE
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74HC08:U_AND
A[0] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN0
A[3] => Y.IN0
B[0] => Y.IN1
B[1] => Y.IN1
B[2] => Y.IN1
B[3] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74AC125:U_AND_TRISTATE
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74HC32:U_OR
A[0] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN0
A[3] => Y.IN0
B[0] => Y.IN1
B[1] => Y.IN1
B[2] => Y.IN1
B[3] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74AC125:U_OR_TRISTATE
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_4030:U_XOR
A[0] => X.IN0
A[1] => X.IN0
A[2] => X.IN0
A[3] => X.IN0
B[0] => X.IN1
B[1] => X.IN1
B[2] => X.IN1
B[3] => X.IN1
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74AC125:U_XOR_TRISTATE
nA[0] => O[0].OE
nA[1] => O[1].OE
nA[2] => O[2].OE
nA[3] => O[3].OE
B[0] => O[0].DATAIN
B[1] => O[1].DATAIN
B[2] => O[2].DATAIN
B[3] => O[3].DATAIN
O[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
O[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
O[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
O[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER
A[0] => Decoder0.IN2
A[1] => Decoder0.IN1
A[2] => Decoder0.IN0
D => DECODER.DATAB
D => DECODER.DATAB
D => DECODER.DATAB
D => DECODER.DATAB
D => DECODER.DATAB
D => DECODER.DATAB
D => DECODER.DATAB
D => DECODER.DATAB
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nLE => DECODER.OUTPUTSELECT
nMR => ~NO_FANOUT~
Q[0] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= DECODER.DB_MAX_OUTPUT_PORT_TYPE


|top|ALU:U_ALU|LOGIC_74HC161:U_COUNTER
CK => m_CO.CLK
CK => m_COUNTER[0].CLK
CK => m_COUNTER[1].CLK
CK => m_COUNTER[2].CLK
CK => m_COUNTER[3].CLK
nCLR => m_COUNTER[0].ACLR
nCLR => m_COUNTER[1].ACLR
nCLR => m_COUNTER[2].ACLR
nCLR => m_COUNTER[3].ACLR
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
nLOAD => m_COUNTER.OUTPUTSELECT
ENP => always0.IN0
INT => always0.IN1
DATAIN[0] => m_COUNTER.DATAB
DATAIN[1] => m_COUNTER.DATAB
DATAIN[2] => m_COUNTER.DATAB
DATAIN[3] => m_COUNTER.DATAB
CO <= m_CO.DB_MAX_OUTPUT_PORT_TYPE
COUNTER[0] <= m_COUNTER[0].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[1] <= m_COUNTER[1].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[2] <= m_COUNTER[2].DB_MAX_OUTPUT_PORT_TYPE
COUNTER[3] <= m_COUNTER[3].DB_MAX_OUTPUT_PORT_TYPE


