{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554348883283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554348883284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 23:34:43 2019 " "Processing started: Wed Apr 03 23:34:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554348883284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554348883284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554348883284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554348883941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to4-SYN " "Found design unit 1: mux16to4-SYN" {  } { { "Mux16to4.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Mux16to4.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884652 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16to4 " "Found entity 1: Mux16to4" {  } { { "Mux16to4.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Mux16to4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_setlessthansigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise_setlessthansigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise_setLessThanSigned-Arena_bitwise_setLessThanSigned_arch " "Found design unit 1: Arena_bitwise_setLessThanSigned-Arena_bitwise_setLessThanSigned_arch" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_setLessThanSigned " "Found entity 1: Arena_bitwise_setLessThanSigned" {  } { { "Arena_bitwise_setLessThanSigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwiseoperation_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwiseoperation_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch " "Found design unit 1: Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseOperation_decoder " "Found entity 1: Arena_bitwiseOperation_decoder" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_ledreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_ledreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ledReset-Arena_ledReset_arch " "Found design unit 1: Arena_ledReset-Arena_ledReset_arch" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884665 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ledReset " "Found entity 1: Arena_ledReset" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisexor-Arena_bitwisexor_arch " "Found design unit 1: Arena_bitwisexor-Arena_bitwisexor_arch" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884669 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisexor " "Found entity 1: Arena_bitwisexor" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseor-Arena_bitwiseor_arch " "Found design unit 1: Arena_bitwiseor-Arena_bitwiseor_arch" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseor " "Found entity 1: Arena_bitwiseor" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisenot-Arena_bitwisenot_arch " "Found design unit 1: Arena_bitwisenot-Arena_bitwisenot_arch" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884678 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisenot " "Found entity 1: Arena_bitwisenot" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseand-Arena_bitwiseand_arch " "Found design unit 1: Arena_bitwiseand-Arena_bitwiseand_arch" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseand " "Found entity 1: Arena_bitwiseand" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftright-Arena_bitshiftright_arch " "Found design unit 1: Arena_bitshiftright-Arena_bitshiftright_arch" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftright " "Found entity 1: Arena_bitshiftright" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftleft-Arena_bitshiftleft_arch " "Found design unit 1: Arena_bitshiftleft-Arena_bitshiftleft_arch" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftleft " "Found entity 1: Arena_bitshiftleft" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationright-Arena_bitrotationright_arch " "Found design unit 1: Arena_bitrotationright-Arena_bitrotationright_arch" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884695 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationright " "Found entity 1: Arena_bitrotationright" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john/documents/college/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationleft-Arena_bitrotationleft_arch " "Found design unit 1: Arena_bitrotationleft-Arena_bitrotationleft_arch" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationleft " "Found entity 1: Arena_bitrotationleft" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise_setlessthanunsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise_setlessthanunsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise_setLessThanUnsigned-Arena_bitwise_setLessThanUnsigned_arch " "Found design unit 1: Arena_bitwise_setLessThanUnsigned-Arena_bitwise_setLessThanUnsigned_arch" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise_setLessThanUnsigned " "Found entity 1: Arena_bitwise_setLessThanUnsigned" {  } { { "Arena_bitwise_setLessThanUnsigned.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwise.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwise.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwise-Arena_bitwise_arch " "Found design unit 1: Arena_bitwise-Arena_bitwise_arch" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884709 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise " "Found entity 1: Arena_bitwise" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554348884709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554348884709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_bitwise " "Elaborating entity \"Arena_bitwise\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554348884875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(44) " "VHDL Process Statement warning at Arena_bitwise.vhd(44): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884944 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(46) " "VHDL Process Statement warning at Arena_bitwise.vhd(46): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884944 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_bitwiseIN Arena_bitwise.vhd(46) " "VHDL Process Statement warning at Arena_bitwise.vhd(46): signal \"Arena_b_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884944 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(48) " "VHDL Process Statement warning at Arena_bitwise.vhd(48): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884945 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_bitwiseIN Arena_bitwise.vhd(48) " "VHDL Process Statement warning at Arena_bitwise.vhd(48): signal \"Arena_b_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884945 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(50) " "VHDL Process Statement warning at Arena_bitwise.vhd(50): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884945 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_bitwiseIN Arena_bitwise.vhd(50) " "VHDL Process Statement warning at Arena_bitwise.vhd(50): signal \"Arena_b_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884945 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(52) " "VHDL Process Statement warning at Arena_bitwise.vhd(52): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884945 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_sramt_integer Arena_bitwise.vhd(52) " "VHDL Process Statement warning at Arena_bitwise.vhd(52): signal \"Arena_b_sramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884945 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(54) " "VHDL Process Statement warning at Arena_bitwise.vhd(54): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884946 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_slamt_integer Arena_bitwise.vhd(54) " "VHDL Process Statement warning at Arena_bitwise.vhd(54): signal \"Arena_b_slamt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884946 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(56) " "VHDL Process Statement warning at Arena_bitwise.vhd(56): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884947 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rramt_integer Arena_bitwise.vhd(56) " "VHDL Process Statement warning at Arena_bitwise.vhd(56): signal \"Arena_b_rramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884947 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_bitwiseIN Arena_bitwise.vhd(58) " "VHDL Process Statement warning at Arena_bitwise.vhd(58): signal \"Arena_a_bitwiseIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884947 "|Arena_bitwise"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rlamt_integer Arena_bitwise.vhd(58) " "VHDL Process Statement warning at Arena_bitwise.vhd(58): signal \"Arena_b_rlamt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554348884947 "|Arena_bitwise"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_bitwiseOUT Arena_bitwise.vhd(39) " "VHDL Process Statement warning at Arena_bitwise.vhd(39): inferring latch(es) for signal or variable \"Arena_result_bitwiseOUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554348884948 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[0\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[0\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554348884950 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[1\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[1\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554348884950 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[2\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[2\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554348884950 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[3\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[3\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554348884951 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[4\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[4\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554348884951 "|Arena_bitwise"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_bitwiseOUT\[5\] Arena_bitwise.vhd(39) " "Inferred latch for \"Arena_result_bitwiseOUT\[5\]\" at Arena_bitwise.vhd(39)" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554348884951 "|Arena_bitwise"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_result_bitwiseOUT\[0\]\$latch " "Latch Arena_result_bitwiseOUT\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal Arena_opcode\[2\]" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554348886466 ""}  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554348886466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_result_bitwiseOUT\[1\]\$latch " "Latch Arena_result_bitwiseOUT\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Arena_opcode\[3\]" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554348886466 ""}  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554348886466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_result_bitwiseOUT\[2\]\$latch " "Latch Arena_result_bitwiseOUT\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Arena_opcode\[3\]" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554348886466 ""}  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554348886466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_result_bitwiseOUT\[3\]\$latch " "Latch Arena_result_bitwiseOUT\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Arena_opcode\[3\]" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554348886467 ""}  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554348886467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_result_bitwiseOUT\[4\]\$latch " "Latch Arena_result_bitwiseOUT\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Arena_opcode\[3\]" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554348886467 ""}  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554348886467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_result_bitwiseOUT\[5\]\$latch " "Latch Arena_result_bitwiseOUT\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Arena_opcode\[3\]" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1554348886467 ""}  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1554348886467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554348887939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554348887939 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_opSelect " "No output dependent on input pin \"Arena_opSelect\"" {  } { { "Arena_bitwise.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554348888346 "|Arena_bitwise|Arena_opSelect"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1554348888346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554348888353 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554348888353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554348888353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554348888353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554348888383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 23:34:48 2019 " "Processing ended: Wed Apr 03 23:34:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554348888383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554348888383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554348888383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554348888383 ""}
