# Tiny Tapeout project information
project:
  title:        "RISC-V GPIO PWM Demo"
  author:       "CIT"
  discord:      ""
  description:  "Simple GPIO-based PWM + 7-segment decoder demo"
  language:     "Verilog"
  clock_hz:     50_000_000
  tiles:        "1x1"
  top_module:   "tt_um_riscv_core_top"

  # Required list of Verilog source files (must exist in /src)
  source_files:
    - "tt_um_riscv_core_top.v"
    - "gpio_reg.v"
    - "pwm_generator.v"
    - "counter_to_7seg.v"

# Pinout
pinout:
  ui[0]: "DATA0"
  ui[1]: "DATA1"
  ui[2]: "DATA2"
  ui[3]: "DATA3"
  ui[4]: "DATA4"
  ui[5]: "DATA5"
  ui[6]: "DATA6"
  ui[7]: "DATA7"

  uo[0]: "GPIO0"
  uo[1]: "GPIO1"
  uo[2]: "GPIO2"
  uo[3]: "GPIO3"
  uo[4]: "GPIO4"
  uo[5]: "GPIO5"
  uo[6]: "GPIO6"
  uo[7]: "GPIO7"

  uio[0]: "WE"
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
