<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\impl\gwsynthesis\tangnano20k_step8.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\tangnano20k_step8.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Feb 11 18:43:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18131</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7968</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>107.800(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>49.978(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk3_579m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk3_579m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3_579m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.366</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_do_main_state_s2/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.222</td>
</tr>
<tr>
<td>2</td>
<td>0.729</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.859</td>
</tr>
<tr>
<td>3</td>
<td>0.729</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.859</td>
</tr>
<tr>
<td>4</td>
<td>0.733</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_10_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.855</td>
</tr>
<tr>
<td>5</td>
<td>0.736</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_11_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.852</td>
</tr>
<tr>
<td>6</td>
<td>0.767</td>
<td>u_z80/u_cz80/ir_5_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.821</td>
</tr>
<tr>
<td>7</td>
<td>0.767</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_14_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.820</td>
</tr>
<tr>
<td>8</td>
<td>0.768</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_16_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.820</td>
</tr>
<tr>
<td>9</td>
<td>0.917</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.671</td>
</tr>
<tr>
<td>10</td>
<td>0.920</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_21_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.668</td>
</tr>
<tr>
<td>11</td>
<td>0.920</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_22_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.668</td>
</tr>
<tr>
<td>12</td>
<td>0.920</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_18_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.668</td>
</tr>
<tr>
<td>13</td>
<td>0.920</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_19_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.668</td>
</tr>
<tr>
<td>14</td>
<td>0.945</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.643</td>
</tr>
<tr>
<td>15</td>
<td>0.945</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.643</td>
</tr>
<tr>
<td>16</td>
<td>0.952</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.636</td>
</tr>
<tr>
<td>17</td>
<td>0.952</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_17_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.636</td>
</tr>
<tr>
<td>18</td>
<td>0.955</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_20_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.633</td>
</tr>
<tr>
<td>19</td>
<td>0.955</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.633</td>
</tr>
<tr>
<td>20</td>
<td>0.955</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.633</td>
</tr>
<tr>
<td>21</td>
<td>0.974</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.614</td>
</tr>
<tr>
<td>22</td>
<td>0.974</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.614</td>
</tr>
<tr>
<td>23</td>
<td>0.980</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_address_13_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.608</td>
</tr>
<tr>
<td>24</td>
<td>1.089</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_main_state_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.499</td>
</tr>
<tr>
<td>25</td>
<td>1.096</td>
<td>u_z80/u_cz80/ff_a_0_s0/Q</td>
<td>u_sdram/ff_is_write_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.492</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_6_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_2_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>7</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>8</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>9</td>
<td>0.060</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>10</td>
<td>0.060</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>11</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>12</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>13</td>
<td>0.074</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.074</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>15</td>
<td>0.074</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>16</td>
<td>0.074</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>17</td>
<td>0.076</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>18</td>
<td>0.202</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>19</td>
<td>0.202</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>20</td>
<td>0.202</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>21</td>
<td>0.202</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>22</td>
<td>0.202</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>23</td>
<td>0.211</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s5/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/ADB[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>24</td>
<td>0.213</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>25</td>
<td>0.213</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_13_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_send_data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>16.324</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>u_sdram/ff_do_main_state_s4/I0</td>
</tr>
<tr>
<td>16.873</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_do_main_state_s4/F</td>
</tr>
<tr>
<td>17.597</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_do_main_state_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>u_sdram/ff_do_main_state_s2/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 33.817%; route: 7.195, 64.116%; tC2Q: 0.232, 2.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.233</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_sdram/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 34.949%; route: 6.832, 62.915%; tC2Q: 0.232, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.233</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_sdram/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 34.949%; route: 6.832, 62.915%; tC2Q: 0.232, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.230</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td>u_sdram/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[2][A]</td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 34.960%; route: 6.828, 62.902%; tC2Q: 0.232, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.227</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 34.971%; route: 6.825, 62.891%; tC2Q: 0.232, 2.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>u_z80/u_cz80/ir_5_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>65</td>
<td>R24C17[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_5_s0/Q</td>
</tr>
<tr>
<td>8.135</td>
<td>1.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>u_z80/u_cz80/u_mcode/exchangeaf_Z_s0/I1</td>
</tr>
<tr>
<td>8.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C22[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/exchangeaf_Z_s0/F</td>
</tr>
<tr>
<td>9.881</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[1][A]</td>
<td>u_z80/u_cz80/n1289_s8/I0</td>
</tr>
<tr>
<td>10.343</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C19[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1289_s8/F</td>
</tr>
<tr>
<td>10.346</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td>u_z80/n279_s12/I2</td>
</tr>
<tr>
<td>10.717</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C19[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s12/F</td>
</tr>
<tr>
<td>11.401</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>u_z80/n279_s7/I0</td>
</tr>
<tr>
<td>11.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>12.428</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[3][B]</td>
<td>u_z80/n279_s4/I1</td>
</tr>
<tr>
<td>12.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R25C28[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>13.690</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>14.143</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>14.941</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_ppi/u_ppi_0/n82_s2/I0</td>
</tr>
<tr>
<td>15.496</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n82_s2/F</td>
</tr>
<tr>
<td>15.923</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s3/I2</td>
</tr>
<tr>
<td>16.472</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_5_s3/F</td>
</tr>
<tr>
<td>17.196</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.649, 33.721%; route: 6.940, 64.135%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.195</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>u_sdram/ff_address_14_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.072%; route: 6.793, 62.784%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.194</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>u_sdram/ff_address_16_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_16_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>u_sdram/ff_address_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.074%; route: 6.793, 62.781%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.046</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>u_sdram/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.562%; route: 6.644, 62.264%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.043</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>u_sdram/ff_address_21_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_21_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>u_sdram/ff_address_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.573%; route: 6.641, 62.253%; tC2Q: 0.232, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.043</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>u_sdram/ff_address_22_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_22_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>u_sdram/ff_address_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.573%; route: 6.641, 62.253%; tC2Q: 0.232, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.042</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_sdram/ff_address_18_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_18_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>u_sdram/ff_address_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.574%; route: 6.641, 62.251%; tC2Q: 0.232, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.042</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_sdram/ff_address_19_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_19_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[0][B]</td>
<td>u_sdram/ff_address_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.574%; route: 6.641, 62.251%; tC2Q: 0.232, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.017</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_sdram/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.658%; route: 6.616, 62.162%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.017</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>u_sdram/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.658%; route: 6.616, 62.162%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.011</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_sdram/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.680%; route: 6.609, 62.139%; tC2Q: 0.232, 2.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_sdram/ff_address_17_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_17_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>u_sdram/ff_address_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.682%; route: 6.609, 62.137%; tC2Q: 0.232, 2.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.008</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>u_sdram/ff_address_20_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_20_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>u_sdram/ff_address_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.690%; route: 6.606, 62.128%; tC2Q: 0.232, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.008</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_sdram/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.691%; route: 6.606, 62.127%; tC2Q: 0.232, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>17.008</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_sdram/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.691%; route: 6.606, 62.127%; tC2Q: 0.232, 2.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>16.989</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>u_sdram/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.754%; route: 6.587, 62.061%; tC2Q: 0.232, 2.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>16.989</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_sdram/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][A]</td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.754%; route: 6.587, 62.061%; tC2Q: 0.232, 2.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>15.910</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>u_sdram/n1341_s4/I2</td>
</tr>
<tr>
<td>16.459</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R20C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s4/F</td>
</tr>
<tr>
<td>16.983</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 35.773%; route: 6.581, 62.040%; tC2Q: 0.232, 2.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td>u_sdram/n1341_s2/I3</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s2/F</td>
</tr>
<tr>
<td>16.324</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>u_sdram/n446_s7/I0</td>
</tr>
<tr>
<td>16.873</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n446_s7/F</td>
</tr>
<tr>
<td>16.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 36.147%; route: 6.472, 61.643%; tC2Q: 0.232, 2.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][A]</td>
<td>u_z80/u_cz80/ff_a_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R26C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_0_s0/Q</td>
</tr>
<tr>
<td>10.642</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>u_exp_slot0/n28_s5/I2</td>
</tr>
<tr>
<td>11.212</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>11.215</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_exp_slot0/n28_s1/I2</td>
</tr>
<tr>
<td>11.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>w_sdram_address_22_s7/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s7/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[3][A]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>14.020</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C41[3][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>14.569</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[3][B]</td>
<td>u_sdram/n1341_s3/I0</td>
</tr>
<tr>
<td>15.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C45[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s3/F</td>
</tr>
<tr>
<td>15.141</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[3][A]</td>
<td>u_sdram/n179_s1/I2</td>
</tr>
<tr>
<td>15.658</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C45[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n179_s1/F</td>
</tr>
<tr>
<td>16.077</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>u_sdram/ff_is_write_s3/I0</td>
</tr>
<tr>
<td>16.539</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/ff_is_write_s3/F</td>
</tr>
<tr>
<td>16.867</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_is_write_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_sdram/ff_is_write_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.708, 35.340%; route: 6.552, 62.449%; tC2Q: 0.232, 2.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_7_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_6_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/ff_ram_ff_ram_0_6_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_3_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_vram/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_vram/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C12[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C12[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_vram/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_vram/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C11[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C8[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C8[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C11[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s5/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C35[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s5/Q</td>
</tr>
<tr>
<td>5.944</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKB</td>
</tr>
<tr>
<td>5.733</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>6.077</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2580</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_13_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_send_data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_send_data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_send_data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2580</td>
<td>lcd_clk_d</td>
<td>0.366</td>
<td>2.442</td>
</tr>
<tr>
<td>1150</td>
<td>n1710_5</td>
<td>6.956</td>
<td>2.213</td>
</tr>
<tr>
<td>514</td>
<td>n86_4</td>
<td>16.217</td>
<td>1.617</td>
</tr>
<tr>
<td>215</td>
<td>O_sdram_clk_d</td>
<td>2.366</td>
<td>2.442</td>
</tr>
<tr>
<td>171</td>
<td>m_nc_sel_z_6</td>
<td>17.631</td>
<td>1.785</td>
</tr>
<tr>
<td>167</td>
<td>ff_reset_n</td>
<td>7.895</td>
<td>1.860</td>
</tr>
<tr>
<td>151</td>
<td>w_vdp_enable</td>
<td>16.585</td>
<td>1.799</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>19.838</td>
<td>1.849</td>
</tr>
<tr>
<td>102</td>
<td>w_cpu_enable</td>
<td>2.638</td>
<td>1.757</td>
</tr>
<tr>
<td>96</td>
<td>regaddra[2]</td>
<td>6.762</td>
<td>1.641</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C34</td>
<td>91.67%</td>
</tr>
<tr>
<td>R15C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C15</td>
<td>87.50%</td>
</tr>
<tr>
<td>R41C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R38C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R33C22</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
