// Seed: 3482859785
module module_0;
  wire id_2;
  wire id_3;
  wire id_4 = id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri0 id_7
);
  always #1 begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
