$date
	Thu Oct  5 06:39:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sequence_tb $end
$var wire 1 ! out_tb $end
$var reg 1 " clk_tb $end
$var reg 1 # in_tb $end
$var reg 1 $ rst_tb $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 3 % c_s [2:0] $end
$var reg 3 & n_s [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
0#
1"
0!
$end
#10
0"
#20
b0 %
1"
#30
0"
#40
b1 %
b1 &
1"
1#
#50
0"
#60
b10 %
b0 &
1"
0#
#70
0"
#80
b11 %
b101 &
1"
1#
#90
0"
#100
b1 &
b101 %
1"
#110
0"
#115
b100 &
0#
#120
1!
b0 &
b100 %
1"
#130
b101 &
0"
1#
#140
0!
b1 &
b101 %
1"
#150
0"
#160
b1 %
1"
#170
b10 &
0"
0#
#180
b0 &
b10 %
1"
#190
0"
#200
b0 %
1"
#210
0"
#220
1"
#230
0"
#240
1"
#250
0"
#260
1"
#270
0"
#280
1"
#290
0"
#300
1"
#310
0"
#320
1"
#330
0"
#340
1"
#350
0"
#360
1"
#370
0"
#380
1"
#390
0"
#400
1"
#410
0"
#420
1"
#430
0"
#440
1"
#450
0"
#460
1"
#470
0"
#480
1"
#490
0"
#500
1"
#510
0"
#520
1"
#530
0"
#540
1"
#550
0"
#560
1"
#570
0"
#580
1"
#590
0"
#600
1"
#610
0"
#620
1"
#630
0"
#640
1"
#650
0"
#660
1"
#670
0"
#680
1"
#690
0"
#700
1"
#710
0"
#720
1"
#730
0"
#740
1"
#750
0"
#760
1"
#770
0"
#780
1"
#790
0"
#800
1"
#810
0"
#820
1"
#830
0"
#840
1"
#850
0"
#860
1"
#870
0"
#880
1"
#890
0"
#900
1"
#910
0"
#920
1"
#930
0"
#940
1"
#950
0"
#960
1"
#970
0"
#980
1"
#990
0"
#1000
1"
#1010
0"
#1020
1"
#1030
0"
#1040
1"
#1050
0"
#1060
1"
#1070
0"
#1080
1"
#1090
0"
#1100
1"
#1110
0"
#1120
1"
#1130
0"
#1140
1"
#1150
0"
#1160
1"
#1170
0"
