<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adc01_lf.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adc01.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="adc01.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adc01.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adc01.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adc01.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adc01.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adc01.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adc01.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adc01.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adc01.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adc01.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adc01.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adc01.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adc01.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc01.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adc01.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adc01.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="adc01.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adc01.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adc01.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adc01.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adc01.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adc01.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adc01.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adc01.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adc01_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adc01_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adc01_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adc01_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adc01_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adc01_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adc01_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adc01_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adc01_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adc01_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adc01_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adc01_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adc01_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adc01_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8808982193929048088" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6434984653230511093" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5155547861748698528" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321283413264" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678627" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1717621077352649749" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678640" xil_pn:in_ck="-8208641161006132296" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5536742044179267723" xil_pn:start_ts="1637678627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adc01.lso"/>
      <outfile xil_pn:name="adc01.ngc"/>
      <outfile xil_pn:name="adc01.ngr"/>
      <outfile xil_pn:name="adc01.prj"/>
      <outfile xil_pn:name="adc01.stx"/>
      <outfile xil_pn:name="adc01.syr"/>
      <outfile xil_pn:name="adc01.xst"/>
      <outfile xil_pn:name="adc01_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637678640" xil_pn:in_ck="-1335483788969004521" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905371480843" xil_pn:start_ts="1637678640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637678644" xil_pn:in_ck="-564637452080390714" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8598324163820303209" xil_pn:start_ts="1637678640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adc01.bld"/>
      <outfile xil_pn:name="adc01.ngd"/>
      <outfile xil_pn:name="adc01_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1637678649" xil_pn:in_ck="-564637452080390713" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1065452263587396531" xil_pn:start_ts="1637678644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adc01.pcf"/>
      <outfile xil_pn:name="adc01_map.map"/>
      <outfile xil_pn:name="adc01_map.mrp"/>
      <outfile xil_pn:name="adc01_map.ncd"/>
      <outfile xil_pn:name="adc01_map.ngm"/>
      <outfile xil_pn:name="adc01_map.xrpt"/>
      <outfile xil_pn:name="adc01_summary.xml"/>
      <outfile xil_pn:name="adc01_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1637678664" xil_pn:in_ck="1398069114482341984" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1637678649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adc01.ncd"/>
      <outfile xil_pn:name="adc01.pad"/>
      <outfile xil_pn:name="adc01.par"/>
      <outfile xil_pn:name="adc01.ptwx"/>
      <outfile xil_pn:name="adc01.unroutes"/>
      <outfile xil_pn:name="adc01.xpi"/>
      <outfile xil_pn:name="adc01_pad.csv"/>
      <outfile xil_pn:name="adc01_pad.txt"/>
      <outfile xil_pn:name="adc01_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1637678670" xil_pn:in_ck="140813273981260" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-7249775565490276802" xil_pn:start_ts="1637678664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adc01.bgn"/>
      <outfile xil_pn:name="adc01.bin"/>
      <outfile xil_pn:name="adc01.bit"/>
      <outfile xil_pn:name="adc01.drc"/>
      <outfile xil_pn:name="adc01.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1637678664" xil_pn:in_ck="-564637452080390845" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1637678661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adc01.twr"/>
      <outfile xil_pn:name="adc01.twx"/>
    </transform>
  </transforms>

</generated_project>
