Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Dec 10 23:51:42 2020
| Host         : LAPTOP-QJB5DEH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MainSPI_timing_summary_routed.rpt -pb MainSPI_timing_summary_routed.pb -rpx MainSPI_timing_summary_routed.rpx -warn_on_violation
| Design       : MainSPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: JAA[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: spi_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.965        0.000                      0                  142        0.103        0.000                      0                  142        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.965        0.000                      0                  142        0.103        0.000                      0                  142        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.058ns (23.828%)  route 3.382ns (76.172%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.964     9.528    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[28]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.058ns (23.828%)  route 3.382ns (76.172%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.964     9.528    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[29]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.058ns (23.828%)  route 3.382ns (76.172%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.964     9.528    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[30]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.058ns (23.828%)  route 3.382ns (76.172%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.964     9.528    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y55         FDRE                                         r  LED_DISPLAY/cnt_reg[31]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y55         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/anodes_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.058ns (24.553%)  route 3.251ns (75.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.973     8.233    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.326     8.559 r  LED_DISPLAY/anodes[1]_i_1/O
                         net (fo=2, routed)           0.838     9.397    LED_DISPLAY/eqOp
    SLICE_X29Y50         FDRE                                         r  LED_DISPLAY/anodes_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.438    14.779    LED_DISPLAY/CLK
    SLICE_X29Y50         FDRE                                         r  LED_DISPLAY/anodes_reg[0]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y50         FDRE (Setup_fdre_C_R)       -0.429    14.494    LED_DISPLAY/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/anodes_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.058ns (24.553%)  route 3.251ns (75.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.973     8.233    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.326     8.559 r  LED_DISPLAY/anodes[1]_i_1/O
                         net (fo=2, routed)           0.838     9.397    LED_DISPLAY/eqOp
    SLICE_X29Y50         FDSE                                         r  LED_DISPLAY/anodes_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.438    14.779    LED_DISPLAY/CLK
    SLICE_X29Y50         FDSE                                         r  LED_DISPLAY/anodes_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X29Y50         FDSE (Setup_fdse_C_S)       -0.429    14.494    LED_DISPLAY/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.595%)  route 3.244ns (75.405%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.826     9.390    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[24]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.595%)  route 3.244ns (75.405%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.826     9.390    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[25]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.595%)  route 3.244ns (75.405%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.826     9.390    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[26]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 LED_DISPLAY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.058ns (24.595%)  route 3.244ns (75.405%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.567     5.088    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  LED_DISPLAY/cnt_reg[7]/Q
                         net (fo=2, routed)           0.764     6.308    LED_DISPLAY/cnt_reg[7]
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     6.432 f  LED_DISPLAY/SegmentsValue[3]_i_9/O
                         net (fo=2, routed)           0.676     7.108    LED_DISPLAY/SegmentsValue[3]_i_9_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.260 f  LED_DISPLAY/SegmentsValue[3]_i_4/O
                         net (fo=3, routed)           0.978     8.238    LED_DISPLAY/SegmentsValue[3]_i_4_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.326     8.564 r  LED_DISPLAY/anodes[1]_i_2/O
                         net (fo=35, routed)          0.826     9.390    LED_DISPLAY/anodes[1]_i_2_n_0
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.437    14.778    LED_DISPLAY/CLK
    SLICE_X28Y54         FDRE                                         r  LED_DISPLAY/cnt_reg[27]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y54         FDRE (Setup_fdre_C_R)       -0.429    14.493    LED_DISPLAY/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    delay_reg[27]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    delay_reg[24]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    delay_reg[28]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  delay_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    delay_reg[27]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    delay_reg[24]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    delay_reg[28]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  delay_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  LED_DISPLAY/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    LED_DISPLAY/cnt_reg[8]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    LED_DISPLAY/CLK
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  LED_DISPLAY/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    LED_DISPLAY/cnt_reg[8]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    LED_DISPLAY/CLK
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    delay_reg[27]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    delay_reg[24]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    delay_reg[28]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  delay_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    delay_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    delay_reg[27]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    delay_reg[24]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    delay_reg[28]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  delay_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  LED_DISPLAY/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    LED_DISPLAY/cnt_reg[8]_i_1_n_4
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    LED_DISPLAY/CLK
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  LED_DISPLAY/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    LED_DISPLAY/cnt_reg[8]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    LED_DISPLAY/CLK
    SLICE_X28Y50         FDRE                                         r  LED_DISPLAY/cnt_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  LED_DISPLAY/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    LED_DISPLAY/cnt_reg[8]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  LED_DISPLAY/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    LED_DISPLAY/cnt_reg[12]_i_1_n_7
    SLICE_X28Y51         FDRE                                         r  LED_DISPLAY/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    LED_DISPLAY/CLK
    SLICE_X28Y51         FDRE                                         r  LED_DISPLAY/cnt_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 LED_DISPLAY/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_DISPLAY/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.447    LED_DISPLAY/CLK
    SLICE_X28Y49         FDRE                                         r  LED_DISPLAY/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LED_DISPLAY/cnt_reg[6]/Q
                         net (fo=2, routed)           0.133     1.721    LED_DISPLAY/cnt_reg[6]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  LED_DISPLAY/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    LED_DISPLAY/cnt_reg[4]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  LED_DISPLAY/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    LED_DISPLAY/cnt_reg[8]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  LED_DISPLAY/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    LED_DISPLAY/cnt_reg[12]_i_1_n_5
    SLICE_X28Y51         FDRE                                         r  LED_DISPLAY/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.832     1.959    LED_DISPLAY/CLK
    SLICE_X28Y51         FDRE                                         r  LED_DISPLAY/cnt_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    LED_DISPLAY/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   LED_DISPLAY/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y50   LED_DISPLAY/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   LED_DISPLAY/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   LED_DISPLAY/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   LED_DISPLAY/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   LED_DISPLAY/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   LED_DISPLAY/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   LED_DISPLAY/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   LED_DISPLAY/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   counter_RX_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   counter_RX_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   counter_RX_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   counter_RX_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   counter_RX_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   counter_RX_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   counter_RX_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   counter_RX_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   counter_RX_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   counter_RX_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   LED_DISPLAY/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y50   LED_DISPLAY/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   LED_DISPLAY/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   LED_DISPLAY/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   LED_DISPLAY/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   LED_DISPLAY/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   LED_DISPLAY/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   LED_DISPLAY/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   LED_DISPLAY/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   LED_DISPLAY/cnt_reg[19]/C



