// Seed: 3064085571
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_4 = id_2;
  assign id_2 = 1;
  reg id_5;
  always id_2 <= id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  supply1 id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  reg id_2, id_3;
  wire id_4;
  reg  id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_7 :
  assert property (@(1'b0 - 1) 1) @(posedge 1'd0 or id_7) id_3 <= id_5;
  assign id_3 = id_2;
  always_latch id_1 = id_1;
endmodule
