Classic Timing Analyzer report for Lab7
Tue Nov 18 20:44:26 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.470 ns                                       ; clr                            ; CLK2~reg0                      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.879 ns                                      ; CLK4~reg0                      ; CLK4                           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.194 ns                                       ; clr                            ; CLK4~reg0                      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                           ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 2.016 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 2.014 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.862 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.733 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt2[3] ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt2[0] ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[2] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt2[2] ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt2[1] ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[3] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|PULSE2  ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.420 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[0] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt1[1] ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt1[2] ; clk        ; clk      ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt1[0] ; clk        ; clk      ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[0] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[4] ; create_pulse_clock:comb_3|P23  ; clk        ; clk      ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt1[1] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.339 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[2] ; create_pulse_clock:comb_3|P23  ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 1.115 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[2] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[3] ; create_pulse_clock:comb_3|P23  ; clk        ; clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[3] ; create_pulse_clock:comb_3|P[4] ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[3] ; create_pulse_clock:comb_3|P[1] ; clk        ; clk      ; None                        ; None                      ; 1.067 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[3] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[3] ; create_pulse_clock:comb_3|P[2] ; clk        ; clk      ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[1] ; create_pulse_clock:comb_3|P[3] ; clk        ; clk      ; None                        ; None                      ; 0.994 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[1] ; create_pulse_clock:comb_3|P23  ; clk        ; clk      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|cnt1[3] ; clk        ; clk      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pyramid_counter:comb_4|cnt2[1] ; pyramid_counter:comb_4|PULSE1  ; clk        ; clk      ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[4] ; create_pulse_clock:comb_3|P[1] ; clk        ; clk      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[4] ; create_pulse_clock:comb_3|P[3] ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[2] ; create_pulse_clock:comb_3|P[4] ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[4] ; create_pulse_clock:comb_3|P[2] ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[2] ; create_pulse_clock:comb_3|P[1] ; clk        ; clk      ; None                        ; None                      ; 0.564 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[2] ; create_pulse_clock:comb_3|P[3] ; clk        ; clk      ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[1] ; create_pulse_clock:comb_3|P[2] ; clk        ; clk      ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[1] ; create_pulse_clock:comb_3|P[4] ; clk        ; clk      ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[1] ; create_pulse_clock:comb_3|P[1] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[3] ; create_pulse_clock:comb_3|P[3] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[4] ; create_pulse_clock:comb_3|P[4] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P[2] ; create_pulse_clock:comb_3|P[2] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; create_pulse_clock:comb_3|P23  ; create_pulse_clock:comb_3|P23  ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK2~reg0                      ; CLK2~reg0                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CLK4~reg0                      ; CLK4~reg0                      ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+--------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                             ; To Clock ;
+-------+--------------+------------+--------+--------------------------------+----------+
; N/A   ; None         ; 4.470 ns   ; clr    ; CLK2~reg0                      ; clk      ;
; N/A   ; None         ; 4.355 ns   ; enable ; CLK2~reg0                      ; clk      ;
; N/A   ; None         ; 3.391 ns   ; clr    ; CLK4~reg0                      ; clk      ;
; N/A   ; None         ; 3.276 ns   ; enable ; CLK4~reg0                      ; clk      ;
; N/A   ; None         ; 2.271 ns   ; clr    ; create_pulse_clock:comb_3|P[1] ; clk      ;
; N/A   ; None         ; 2.271 ns   ; clr    ; create_pulse_clock:comb_3|P[3] ; clk      ;
; N/A   ; None         ; 2.271 ns   ; clr    ; create_pulse_clock:comb_3|P[4] ; clk      ;
; N/A   ; None         ; 2.271 ns   ; clr    ; create_pulse_clock:comb_3|P[2] ; clk      ;
; N/A   ; None         ; 2.156 ns   ; enable ; create_pulse_clock:comb_3|P[1] ; clk      ;
; N/A   ; None         ; 2.156 ns   ; enable ; create_pulse_clock:comb_3|P[3] ; clk      ;
; N/A   ; None         ; 2.156 ns   ; enable ; create_pulse_clock:comb_3|P[4] ; clk      ;
; N/A   ; None         ; 2.156 ns   ; enable ; create_pulse_clock:comb_3|P[2] ; clk      ;
; N/A   ; None         ; 1.730 ns   ; clr    ; create_pulse_clock:comb_3|P23  ; clk      ;
; N/A   ; None         ; 1.505 ns   ; enable ; create_pulse_clock:comb_3|P23  ; clk      ;
; N/A   ; None         ; 1.327 ns   ; enable ; pyramid_counter:comb_4|cnt2[2] ; clk      ;
; N/A   ; None         ; 1.327 ns   ; enable ; pyramid_counter:comb_4|cnt2[0] ; clk      ;
; N/A   ; None         ; 1.254 ns   ; enable ; pyramid_counter:comb_4|PULSE1  ; clk      ;
; N/A   ; None         ; 1.254 ns   ; enable ; pyramid_counter:comb_4|cnt1[3] ; clk      ;
; N/A   ; None         ; 1.254 ns   ; enable ; pyramid_counter:comb_4|cnt1[2] ; clk      ;
; N/A   ; None         ; 1.254 ns   ; enable ; pyramid_counter:comb_4|cnt1[1] ; clk      ;
; N/A   ; None         ; 1.254 ns   ; enable ; pyramid_counter:comb_4|cnt1[0] ; clk      ;
; N/A   ; None         ; 1.254 ns   ; enable ; pyramid_counter:comb_4|PULSE2  ; clk      ;
; N/A   ; None         ; 1.155 ns   ; enable ; pyramid_counter:comb_4|cnt2[3] ; clk      ;
; N/A   ; None         ; 1.155 ns   ; enable ; pyramid_counter:comb_4|cnt2[1] ; clk      ;
+-------+--------------+------------+--------+--------------------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+--------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To     ; From Clock ;
+-------+--------------+------------+--------------------------------+--------+------------+
; N/A   ; None         ; 10.879 ns  ; CLK4~reg0                      ; CLK4   ; clk        ;
; N/A   ; None         ; 9.493 ns   ; create_pulse_clock:comb_3|P[3] ; P[3]   ; clk        ;
; N/A   ; None         ; 8.196 ns   ; create_pulse_clock:comb_3|P23  ; P23    ; clk        ;
; N/A   ; None         ; 7.965 ns   ; pyramid_counter:comb_4|PULSE2  ; PULSE2 ; clk        ;
; N/A   ; None         ; 7.845 ns   ; CLK2~reg0                      ; CLK2   ; clk        ;
; N/A   ; None         ; 7.355 ns   ; pyramid_counter:comb_4|PULSE1  ; PULSE1 ; clk        ;
; N/A   ; None         ; 6.455 ns   ; create_pulse_clock:comb_3|P[4] ; P[4]   ; clk        ;
; N/A   ; None         ; 6.377 ns   ; create_pulse_clock:comb_3|P[2] ; P[2]   ; clk        ;
; N/A   ; None         ; 6.140 ns   ; create_pulse_clock:comb_3|P[1] ; P[1]   ; clk        ;
+-------+--------------+------------+--------------------------------+--------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+--------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                             ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------+----------+
; N/A           ; None        ; 1.194 ns  ; clr    ; CLK4~reg0                      ; clk      ;
; N/A           ; None        ; 1.027 ns  ; enable ; CLK4~reg0                      ; clk      ;
; N/A           ; None        ; 0.111 ns  ; clr    ; CLK2~reg0                      ; clk      ;
; N/A           ; None        ; -0.050 ns ; enable ; CLK2~reg0                      ; clk      ;
; N/A           ; None        ; -0.925 ns ; enable ; pyramid_counter:comb_4|cnt2[3] ; clk      ;
; N/A           ; None        ; -0.925 ns ; enable ; pyramid_counter:comb_4|cnt2[1] ; clk      ;
; N/A           ; None        ; -1.024 ns ; enable ; pyramid_counter:comb_4|PULSE1  ; clk      ;
; N/A           ; None        ; -1.024 ns ; enable ; pyramid_counter:comb_4|cnt1[3] ; clk      ;
; N/A           ; None        ; -1.024 ns ; enable ; pyramid_counter:comb_4|cnt1[2] ; clk      ;
; N/A           ; None        ; -1.024 ns ; enable ; pyramid_counter:comb_4|cnt1[1] ; clk      ;
; N/A           ; None        ; -1.024 ns ; enable ; pyramid_counter:comb_4|cnt1[0] ; clk      ;
; N/A           ; None        ; -1.024 ns ; enable ; pyramid_counter:comb_4|PULSE2  ; clk      ;
; N/A           ; None        ; -1.097 ns ; enable ; pyramid_counter:comb_4|cnt2[2] ; clk      ;
; N/A           ; None        ; -1.097 ns ; enable ; pyramid_counter:comb_4|cnt2[0] ; clk      ;
; N/A           ; None        ; -1.275 ns ; enable ; create_pulse_clock:comb_3|P[1] ; clk      ;
; N/A           ; None        ; -1.275 ns ; enable ; create_pulse_clock:comb_3|P[3] ; clk      ;
; N/A           ; None        ; -1.275 ns ; enable ; create_pulse_clock:comb_3|P[4] ; clk      ;
; N/A           ; None        ; -1.275 ns ; enable ; create_pulse_clock:comb_3|P[2] ; clk      ;
; N/A           ; None        ; -1.275 ns ; enable ; create_pulse_clock:comb_3|P23  ; clk      ;
; N/A           ; None        ; -1.500 ns ; clr    ; create_pulse_clock:comb_3|P23  ; clk      ;
; N/A           ; None        ; -2.041 ns ; clr    ; create_pulse_clock:comb_3|P[1] ; clk      ;
; N/A           ; None        ; -2.041 ns ; clr    ; create_pulse_clock:comb_3|P[3] ; clk      ;
; N/A           ; None        ; -2.041 ns ; clr    ; create_pulse_clock:comb_3|P[4] ; clk      ;
; N/A           ; None        ; -2.041 ns ; clr    ; create_pulse_clock:comb_3|P[2] ; clk      ;
+---------------+-------------+-----------+--------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 18 20:44:25 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK2~reg0" as buffer
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "pyramid_counter:comb_4|cnt2[2]" and destination register "pyramid_counter:comb_4|cnt2[0]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.101 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y14_N31; Fanout = 6; REG Node = 'pyramid_counter:comb_4|cnt2[2]'
            Info: 2: + IC(0.704 ns) + CELL(0.406 ns) = 1.110 ns; Loc. = LCCOMB_X5_Y14_N0; Fanout = 2; COMB Node = 'pyramid_counter:comb_4|WideNor0'
            Info: 3: + IC(0.469 ns) + CELL(0.438 ns) = 2.017 ns; Loc. = LCCOMB_X6_Y14_N14; Fanout = 1; COMB Node = 'pyramid_counter:comb_4|cnt2[0]~0'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.101 ns; Loc. = LCFF_X6_Y14_N15; Fanout = 6; REG Node = 'pyramid_counter:comb_4|cnt2[0]'
            Info: Total cell delay = 0.928 ns ( 44.17 % )
            Info: Total interconnect delay = 1.173 ns ( 55.83 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X6_Y14_N15; Fanout = 6; REG Node = 'pyramid_counter:comb_4|cnt2[0]'
                Info: Total cell delay = 1.536 ns ( 57.40 % )
                Info: Total interconnect delay = 1.140 ns ( 42.60 % )
            Info: - Longest clock path from clock "clk" to source register is 2.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X6_Y14_N31; Fanout = 6; REG Node = 'pyramid_counter:comb_4|cnt2[2]'
                Info: Total cell delay = 1.536 ns ( 57.40 % )
                Info: Total interconnect delay = 1.140 ns ( 42.60 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "CLK2~reg0" (data pin = "clr", clock pin = "clk") is 4.470 ns
    Info: + Longest pin to register delay is 7.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'clr'
        Info: 2: + IC(2.967 ns) + CELL(0.149 ns) = 4.095 ns; Loc. = LCCOMB_X1_Y3_N10; Fanout = 6; COMB Node = 'CLK2~1'
        Info: 3: + IC(2.531 ns) + CELL(0.660 ns) = 7.286 ns; Loc. = LCFF_X10_Y23_N1; Fanout = 3; REG Node = 'CLK2~reg0'
        Info: Total cell delay = 1.788 ns ( 24.54 % )
        Info: Total interconnect delay = 5.498 ns ( 75.46 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.780 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.244 ns) + CELL(0.537 ns) = 2.780 ns; Loc. = LCFF_X10_Y23_N1; Fanout = 3; REG Node = 'CLK2~reg0'
        Info: Total cell delay = 1.536 ns ( 55.25 % )
        Info: Total interconnect delay = 1.244 ns ( 44.75 % )
Info: tco from clock "clk" to destination pin "CLK4" through register "CLK4~reg0" is 10.879 ns
    Info: + Longest clock path from clock "clk" to source register is 3.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.244 ns) + CELL(0.787 ns) = 3.030 ns; Loc. = LCFF_X10_Y23_N1; Fanout = 3; REG Node = 'CLK2~reg0'
        Info: 3: + IC(0.292 ns) + CELL(0.537 ns) = 3.859 ns; Loc. = LCFF_X10_Y23_N17; Fanout = 2; REG Node = 'CLK4~reg0'
        Info: Total cell delay = 2.323 ns ( 60.20 % )
        Info: Total interconnect delay = 1.536 ns ( 39.80 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y23_N17; Fanout = 2; REG Node = 'CLK4~reg0'
        Info: 2: + IC(3.992 ns) + CELL(2.778 ns) = 6.770 ns; Loc. = PIN_G18; Fanout = 0; PIN Node = 'CLK4'
        Info: Total cell delay = 2.778 ns ( 41.03 % )
        Info: Total interconnect delay = 3.992 ns ( 58.97 % )
Info: th for register "CLK4~reg0" (data pin = "clr", clock pin = "clk") is 1.194 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.244 ns) + CELL(0.787 ns) = 3.030 ns; Loc. = LCFF_X10_Y23_N1; Fanout = 3; REG Node = 'CLK2~reg0'
        Info: 3: + IC(0.292 ns) + CELL(0.537 ns) = 3.859 ns; Loc. = LCFF_X10_Y23_N17; Fanout = 2; REG Node = 'CLK4~reg0'
        Info: Total cell delay = 2.323 ns ( 60.20 % )
        Info: Total interconnect delay = 1.536 ns ( 39.80 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.931 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'clr'
        Info: 2: + IC(1.718 ns) + CELL(0.150 ns) = 2.847 ns; Loc. = LCCOMB_X10_Y23_N16; Fanout = 1; COMB Node = 'CLK4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.931 ns; Loc. = LCFF_X10_Y23_N17; Fanout = 2; REG Node = 'CLK4~reg0'
        Info: Total cell delay = 1.213 ns ( 41.39 % )
        Info: Total interconnect delay = 1.718 ns ( 58.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 168 megabytes
    Info: Processing ended: Tue Nov 18 20:44:26 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


