{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756609904317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756609904320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 23:11:44 2025 " "Processing started: Sat Aug 30 23:11:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756609904320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609904320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_test_v1 -c de2_test_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_test_v1 -c de2_test_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609904320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756609904696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756609904697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_v1 " "Found entity 1: ram_v1" {  } { { "ram_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/ram_v1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_config_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tse_config_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tse_config_v1 " "Found entity 1: tse_config_v1" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sink_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_sink_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_sink_v1 " "Found entity 1: test_sink_v1" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funky_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file funky_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 funky_v1 " "Found entity 1: funky_v1" {  } { { "funky_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/funky_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_test_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_test_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_test_v1 " "Found entity 1: de2_test_v1" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triple_eth_v1 " "Found entity 1: triple_eth_v1" {  } { { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/triple_eth_v1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/triple_eth_v1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 triple_eth_v1_0002 " "Found entity 1: triple_eth_v1_0002" {  } { { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609909876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609909876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "triple_eth_v1/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "triple_eth_v1/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "triple_eth_v1/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "triple_eth_v1/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "triple_eth_v1/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "triple_eth_v1/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "triple_eth_v1/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "triple_eth_v1/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "triple_eth_v1/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "triple_eth_v1/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "triple_eth_v1/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609910948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609910948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "triple_eth_v1/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "triple_eth_v1/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "triple_eth_v1/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "triple_eth_v1/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "triple_eth_v1/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "triple_eth_v1/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609911972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609911972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "triple_eth_v1/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "triple_eth_v1/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "triple_eth_v1/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "triple_eth_v1/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "triple_eth_v1/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "triple_eth_v1/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "triple_eth_v1/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "triple_eth_v1/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "triple_eth_v1/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "triple_eth_v1/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609912925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609912925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "triple_eth_v1/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "triple_eth_v1/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "triple_eth_v1/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "triple_eth_v1/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "triple_eth_v1/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "triple_eth_v1/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "triple_eth_v1/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "triple_eth_v1/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "triple_eth_v1/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "triple_eth_v1/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "triple_eth_v1/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "triple_eth_v1/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "triple_eth_v1/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "triple_eth_v1/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "triple_eth_v1/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609913974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609913974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "triple_eth_v1/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "triple_eth_v1/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "triple_eth_v1/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "triple_eth_v1/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "triple_eth_v1/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "triple_eth_v1/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "triple_eth_v1/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609914998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609914998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "triple_eth_v1/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "triple_eth_v1/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "triple_eth_v1/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "triple_eth_v1/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "triple_eth_v1/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915732 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915782 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915883 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915934 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609915979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609915979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916031 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916079 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916185 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916238 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916357 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916423 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916550 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916605 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916714 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "triple_eth_v1/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916767 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "triple_eth_v1/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_eth_v1/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file triple_eth_v1/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "triple_eth_v1/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609916860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609916860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENET0_RX_EN de2_test_v1.v(154) " "Verilog HDL Implicit Net warning at de2_test_v1.v(154): created implicit net for \"ENET0_RX_EN\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609916860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_test_v1 " "Elaborating entity \"de2_test_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756609917025 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] de2_test_v1.v(14) " "Output port \"LEDG\[8..1\]\" at de2_test_v1.v(14) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] de2_test_v1.v(15) " "Output port \"LEDR\[17..16\]\" at de2_test_v1.v(15) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2_test_v1.v(24) " "Output port \"HEX0\" at de2_test_v1.v(24) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2_test_v1.v(25) " "Output port \"HEX1\" at de2_test_v1.v(25) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2_test_v1.v(26) " "Output port \"HEX2\" at de2_test_v1.v(26) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2_test_v1.v(27) " "Output port \"HEX3\" at de2_test_v1.v(27) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de2_test_v1.v(28) " "Output port \"HEX4\" at de2_test_v1.v(28) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de2_test_v1.v(29) " "Output port \"HEX5\" at de2_test_v1.v(29) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 de2_test_v1.v(30) " "Output port \"HEX6\" at de2_test_v1.v(30) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 de2_test_v1.v(31) " "Output port \"HEX7\" at de2_test_v1.v(31) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC de2_test_v1.v(37) " "Output port \"ENET0_MDC\" at de2_test_v1.v(37) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N de2_test_v1.v(39) " "Output port \"ENET0_RST_N\" at de2_test_v1.v(39) has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917027 "|de2_test_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funky_v1 funky_v1:funky_instantiation " "Elaborating entity \"funky_v1\" for hierarchy \"funky_v1:funky_instantiation\"" {  } { { "de2_test_v1.v" "funky_instantiation" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_sink_v1 test_sink_v1:test_sink1 " "Elaborating entity \"test_sink_v1\" for hierarchy \"test_sink_v1:test_sink1\"" {  } { { "de2_test_v1.v" "test_sink1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 test_sink_v1.sv(55) " "Verilog HDL assignment warning at test_sink_v1.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756609917035 "|de2_test_v1|test_sink_v1:test_sink1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 test_sink_v1.sv(64) " "Verilog HDL assignment warning at test_sink_v1.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756609917035 "|de2_test_v1|test_sink_v1:test_sink1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDS test_sink_v1.sv(11) " "Output port \"LEDS\" at test_sink_v1.sv(11) has no driver" {  } { { "test_sink_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1756609917035 "|de2_test_v1|test_sink_v1:test_sink1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_v1 test_sink_v1:test_sink1\|ram_v1:ram1 " "Elaborating entity \"ram_v1\" for hierarchy \"test_sink_v1:test_sink1\|ram_v1:ram1\"" {  } { { "test_sink_v1.sv" "ram1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/test_sink_v1.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tse_config_v1 tse_config_v1:configurator " "Elaborating entity \"tse_config_v1\" for hierarchy \"tse_config_v1:configurator\"" {  } { { "de2_test_v1.v" "configurator" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disable_datapath_command tse_config_v1.sv(55) " "Verilog HDL or VHDL warning at tse_config_v1.sv(55): object \"disable_datapath_command\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756609917061 "|de2_test_v1|tse_config_v1:configurator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_lower tse_config_v1.sv(56) " "Verilog HDL or VHDL warning at tse_config_v1.sv(56): object \"mac_lower\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756609917062 "|de2_test_v1|tse_config_v1:configurator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_upper tse_config_v1.sv(57) " "Verilog HDL or VHDL warning at tse_config_v1.sv(57): object \"mac_upper\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756609917062 "|de2_test_v1|tse_config_v1:configurator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_speed tse_config_v1.sv(58) " "Verilog HDL or VHDL warning at tse_config_v1.sv(58): object \"eth_speed\" assigned a value but never read" {  } { { "tse_config_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/tse_config_v1.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756609917062 "|de2_test_v1|tse_config_v1:configurator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_eth_v1 triple_eth_v1:eth0_instantiation " "Elaborating entity \"triple_eth_v1\" for hierarchy \"triple_eth_v1:eth0_instantiation\"" {  } { { "de2_test_v1.v" "eth0_instantiation" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_eth_v1_0002 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst " "Elaborating entity \"triple_eth_v1_0002\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\"" {  } { { "triple_eth_v1.v" "triple_eth_v1_inst" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "triple_eth_v1/triple_eth_v1_0002.v" "i_tse_mac" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "U_REG" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_RXCNT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross\"" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "host_convert_addr_clock_cross" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609917883 ""}  } { { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756609917883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ip1 " "Found entity 1: altsyncram_3ip1" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609917915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609917915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ip1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated " "Elaborating entity \"altsyncram_3ip1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_TXCNT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609917990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser\"" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "host_convert_addr_tx_clock_crosser" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609918153 ""}  } { { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756609918153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3fp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3fp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3fp1 " "Found entity 1: altsyncram_3fp1" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609918186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609918186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3fp1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated " "Elaborating entity \"altsyncram_3fp1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "triple_eth_v1/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "triple_eth_v1/altera_tse_mac_control.v" "U_CTRL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "triple_eth_v1/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "triple_eth_v1/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_loopback_ff triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF " "Elaborating entity \"altera_tse_loopback_ff\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_LBFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_wrt_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW " "Elaborating entity \"altera_tse_lb_wrt_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\"" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "U_LBW" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609918974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_24 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF " "Elaborating entity \"altera_tse_a_fifo_24\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\"" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "U_LBFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_sdpm_altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM " "Elaborating entity \"altera_tse_sdpm_altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inf1 " "Found entity 1: altsyncram_inf1" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609919152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609919152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inf1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated " "Elaborating entity \"altsyncram_inf1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_24.v" "U_SYNC_RD_G_PTR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "triple_eth_v1/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_read_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR " "Elaborating entity \"altera_tse_lb_read_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR\"" {  } { { "triple_eth_v1/altera_tse_loopback_ff.v" "U_LBR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_RX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "U_CRC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "triple_eth_v1/altera_tse_crc328checker.v" "U_GALS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "triple_eth_v1/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "triple_eth_v1/altera_tse_top_1geth.v" "U_TX" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "triple_eth_v1/altera_tse_mac_tx.v" "U_CRC" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609919960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "triple_eth_v1/altera_tse_crc328generator.v" "U_CTL" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92i1 " "Found entity 1: altsyncram_92i1" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609920321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609920321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92i1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated " "Elaborating entity \"altsyncram_92i1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "triple_eth_v1/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsh1 " "Found entity 1: altsyncram_dsh1" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609920608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609920608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsh1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated " "Elaborating entity \"altsyncram_dsh1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "triple_eth_v1/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sh1 " "Found entity 1: altsyncram_7sh1" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_7sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609920901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609920901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sh1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated " "Elaborating entity \"altsyncram_7sh1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "U_RETR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "triple_eth_v1/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609920999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2i1 " "Found entity 1: altsyncram_j2i1" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_j2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609921145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609921145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2i1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated " "Elaborating entity \"altsyncram_j2i1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "triple_eth_v1/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ph1 " "Found entity 1: altsyncram_7ph1" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_7ph1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609921402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609921402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ph1 triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated " "Elaborating entity \"altsyncram_7ph1\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "triple_eth_v1/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609921457 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1756609922414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.08.30.23:12:04 Progress: Loading sld7548dd3f/alt_sld_fab_wrapper_hw.tcl " "2025.08.30.23:12:04 Progress: Loading sld7548dd3f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609924433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609926210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609926285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609929366 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609929422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609929489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609929566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609929568 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609929569 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1756609930220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7548dd3f/alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609930368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609930420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609930422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609930458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930511 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609930511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/ip/sld7548dd3f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609930549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609930549 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 803 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_2\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1040 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[38\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[39\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1248 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931750 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a39"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756609931750 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756609931750 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3fp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3fp1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3fp1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_8x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_counter_cntl.v" 794 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1835 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3fp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_3ip1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_3ip1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_3ip1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_dpram_16x32.v" 103 0 0 } } { "triple_eth_v1/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_counter_cntl.v" 1031 0 0 } } { "triple_eth_v1/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_register_map.v" 1807 0 0 } } { "triple_eth_v1/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_control.v" 640 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 772 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609931779 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_3ip1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756609931779 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756609931779 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[21\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_dsh1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_34.v" 112 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 1123 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[32\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_92i1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "triple_eth_v1/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_rx_min_ff.v" 556 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 643 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[9\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932609 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756609932609 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756609932609 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756609932669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756609932669 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1756609932669 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932669 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1756609932669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609932735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609932736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609932736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756609932736 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756609932736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_67m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_67m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_67m " "Found entity 1: shift_taps_67m" {  } { { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609932763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609932763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc81 " "Found entity 1: altsyncram_cc81" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609932794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609932794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qof " "Found entity 1: cntr_qof" {  } { { "db/cntr_qof.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/cntr_qof.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609932826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609932826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qec " "Found entity 1: cmpr_qec" {  } { { "db/cmpr_qec.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/cmpr_qec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756609932856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609932856 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[7\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[6\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[5\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[4\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[3\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[2\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[1\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[0\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a0 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a0\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 39 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a1 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a1\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 69 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a2 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a2\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 99 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a3 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a3\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 129 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a4 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a4\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 159 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a5 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a5\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 189 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a6 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a6\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 219 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a7 " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\|shift_taps_67m:auto_generated\|altsyncram_cc81:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_cc81.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_cc81.tdf" 249 2 0 } } { "db/shift_taps_67m.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/shift_taps_67m.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "triple_eth_v1/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_rx.v" 3207 0 0 } } { "triple_eth_v1/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_1geth.v" 468 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo.v" 543 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932971 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_67m:auto_generated|altsyncram_cc81:altsyncram2|ram_block3a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756609932971 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756609932971 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[8\] " "Synthesized away node \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_inf1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_inf1.tdf" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/db/altsyncram_inf1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "triple_eth_v1/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_sdpm_altsyncram.v" 93 0 0 } } { "triple_eth_v1/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_24.v" 132 0 0 } } { "triple_eth_v1/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_loopback_ff.v" 187 0 0 } } { "triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } } { "triple_eth_v1/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.v" 1267 0 0 } } { "triple_eth_v1/triple_eth_v1_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/triple_eth_v1_0002.v" 193 0 0 } } { "triple_eth_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1.v" 128 0 0 } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 184 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609932975 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_inf1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1756609932975 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1756609932975 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Triple-Speed Ethernet " "\"Triple-Speed Ethernet\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1756609933945 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1756609933945 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1756609933962 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1756609933962 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1756609933962 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1756609933962 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1756609933962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1756609933973 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1756609934053 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1756609934053 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 273 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_13.v" 245 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 183 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 155 -1 0 } } { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 127 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 193 -1 0 } } { "triple_eth_v1/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_tx_min_ff.v" 926 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "triple_eth_v1/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_mac_tx.v" 807 -1 0 } } { "triple_eth_v1/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "triple_eth_v1/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_lfsr_10.v" 67 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1756609934057 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1756609934058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756609934247 "|de2_test_v1|ENET0_RST_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756609934247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609934344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1787 " "1787 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756609934811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609934923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756609937601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756609937601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756609937736 "|de2_test_v1|ENET0_RX_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756609937736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1442 " "Implemented 1442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756609937736 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756609937736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1756609937736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1258 " "Implemented 1258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756609937736 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1756609937736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756609937736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 367 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 367 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756609937813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 23:12:17 2025 " "Processing ended: Sat Aug 30 23:12:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756609937813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756609937813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756609937813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756609937813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756609939073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756609939077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 23:12:18 2025 " "Processing started: Sat Aug 30 23:12:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756609939077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756609939077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2_test_v1 -c de2_test_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de2_test_v1 -c de2_test_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756609939077 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756609939127 ""}
{ "Info" "0" "" "Project  = de2_test_v1" {  } {  } 0 0 "Project  = de2_test_v1" 0 0 "Fitter" 0 0 1756609939128 ""}
{ "Info" "0" "" "Revision = de2_test_v1" {  } {  } 0 0 "Revision = de2_test_v1" 0 0 "Fitter" 0 0 1756609939128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756609939189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756609939189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_test_v1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"de2_test_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756609939200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756609939233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756609939233 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|ram_block1a1 " "Atom \"triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1756609939269 "|de2_test_v1|triple_eth_v1:eth0_instantiation|triple_eth_v1_0002:triple_eth_v1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated|ram_block1a1"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1756609939269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756609939483 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756609939486 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756609939679 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756609939679 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756609939683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756609939683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756609939683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756609939683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756609939683 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756609939683 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756609939685 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1756609939867 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756609940675 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1756609940675 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_test_v1.SDC " "Reading SDC File: 'de2_test_v1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756609940687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1756609940688 ""}
{ "Info" "ISTA_SDC_FOUND" "triple_eth_v1/altera_eth_tse_mac.sdc " "Reading SDC File: 'triple_eth_v1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756609940688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940698 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940698 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 179 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(179): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940699 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 180 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(180): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940699 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 182 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(182): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940700 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940700 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 184 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(184): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940700 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940703 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940704 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940704 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940708 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940709 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940709 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940711 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940712 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940712 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940717 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940718 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940718 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940720 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940721 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940721 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940723 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 83 *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1756609940723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <from> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns " "set_max_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] 8ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940723 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_eth_tse_mac.sdc 83 Argument <to> is an empty collection " "Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <from> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns " "set_min_delay -from \[get_registers *\$\{from_path\}\|\$\{from_reg\}\[*\]\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -100ns" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609940724 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_eth_tse_mac.sdc 84 Argument <to> is an empty collection " "Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1756609940724 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_TX_CLK " "Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] ENET0_TX_CLK " "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] is being clocked by ENET0_TX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1756609940734 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1756609940734 "|de2_test_v1|ENET0_TX_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1756609940748 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1756609940750 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756609940750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756609940750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756609940750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756609940750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756609940750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756609940750 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1756609940750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_TX_CLK~input (placed in PIN B17 (DIFFIO_T35p, PADD12, DQS4T/CQ5T,DPCLK9)) " "Automatically promoted node ENET0_TX_CLK~input (placed in PIN B17 (DIFFIO_T35p, PADD12, DQS4T/CQ5T,DPCLK9))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756609940835 ""}  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756609940835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756609940835 ""}  } { { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756609940835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756609940835 ""}  } { { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 3967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756609940835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756609940835 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1756609940835 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1756609940835 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756609940835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756609940835 ""}  } { { "pzdyqx.vhd" "" { Text "d:/quartus_install/quartus/libraries/megafunctions/pzdyqx.vhd" 957 0 0 } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 4074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756609940835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756609940835 ""}  } { { "triple_eth_v1/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 1933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756609940835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756609941128 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756609941130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756609941130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756609941132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756609941136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756609941139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756609941139 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756609941140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756609941164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1756609941166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756609941166 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756609941425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756609941429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756609942858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756609943063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756609943096 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756609943934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756609943934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756609944270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756609946308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756609946308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756609946488 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1756609946488 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756609946488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756609946490 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756609946590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756609946607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756609946826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756609946827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756609947038 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756609947462 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756609947882 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1756609947882 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/quartus_install/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_install/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/quartus_install/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_install/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "de2_test_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1756609947883 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1756609947883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.fit.smsg " "Generated suppressed messages file C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/de2_test_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756609947995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6339 " "Peak virtual memory: 6339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756609948413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 23:12:28 2025 " "Processing ended: Sat Aug 30 23:12:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756609948413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756609948413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756609948413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756609948413 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1756609949255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756609949259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 23:12:29 2025 " "Processing started: Sat Aug 30 23:12:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756609949259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756609949259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2_test_v1 -c de2_test_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de2_test_v1 -c de2_test_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756609949259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1756609949453 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1756609951968 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756609952025 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1756609952034 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1756609952210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756609952239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 23:12:32 2025 " "Processing ended: Sat Aug 30 23:12:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756609952239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756609952239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756609952239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756609952239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1756609952848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1756609953238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756609953242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 30 23:12:33 2025 " "Processing started: Sat Aug 30 23:12:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756609953242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1756609953242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de2_test_v1 -c de2_test_v1 " "Command: quartus_sta de2_test_v1 -c de2_test_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1756609953242 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1756609953295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1756609953442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1756609953442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953473 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1756609953792 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1756609953792 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_test_v1.SDC " "Reading SDC File: 'de2_test_v1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1756609953804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1756609953804 ""}
{ "Info" "ISTA_SDC_FOUND" "triple_eth_v1/altera_eth_tse_mac.sdc " "Reading SDC File: 'triple_eth_v1/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1756609953805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 178 *\|altera_tse_register_map:U_REG\|command_config\[9\] register " "Ignored filter at altera_eth_tse_mac.sdc(178): *\|altera_tse_register_map:U_REG\|command_config\[9\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 178 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|command_config\[9\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953813 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 179 *\|altera_tse_register_map:U_REG\|mac_0\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(179): *\|altera_tse_register_map:U_REG\|mac_0\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 179 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953814 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 180 *\|altera_tse_register_map:U_REG\|mac_1\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(180): *\|altera_tse_register_map:U_REG\|mac_1\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 180 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_tx:U_TX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953815 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 182 *\|altera_tse_mac_rx:U_RX\|* register " "Ignored filter at altera_eth_tse_mac.sdc(182): *\|altera_tse_mac_rx:U_RX\|* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_0\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953815 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 182 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|mac_1\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953815 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 183 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 184 *\|altera_tse_register_map:U_REG\|frm_length\[*\] register " "Ignored filter at altera_eth_tse_mac.sdc(184): *\|altera_tse_register_map:U_REG\|frm_length\[*\] could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <from> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\] " "set_false_path -from \[get_registers \{*\|altera_tse_register_map:U_REG\|frm_length\[*\]\}\] -to \[get_registers \{*\|altera_tse_mac_rx:U_RX\|*\}\]" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953816 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_eth_tse_mac.sdc 184 Argument <to> is an empty collection " "Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953819 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953824 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_opt_1246:RX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953827 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_34:RX_STATUS\|wr_g_ptr_reg\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953832 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953834 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_RD\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953835 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q pin " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q could not be matched with a pin" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_eth_tse_mac.sdc 53 *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* register " "Ignored filter at altera_eth_tse_mac.sdc(53): *altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1* could not be matched with a register" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_eth_tse_mac.sdc 53 argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value \[get_pins -compatibility_mode \{*altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay " "set_net_delay -from \[get_pins -compatibility_mode *\$\{from_path\}\|\$\{from_reg\}\[*\]\|q\] -to \[get_registers *\$\{to_path\}\|\$\{to_reg\}*\] -max \$max_net_delay" {  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1756609953837 ""}  } { { "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v1/triple_eth_v1/altera_eth_tse_mac.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1756609953837 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_TX_CLK " "Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] ENET0_TX_CLK " "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] is being clocked by ENET0_TX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1756609953848 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1756609953848 "|de2_test_v1|ENET0_TX_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756609953859 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1756609953862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756609953885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.126 " "Worst-case setup slack is 19.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.126               0.000 CLOCK_50  " "   19.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.209               0.000 altera_reserved_tck  " "   46.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 CLOCK_50  " "    0.396               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.033 " "Worst-case recovery slack is 18.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.033               0.000 CLOCK_50  " "   18.033               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.137               0.000 altera_reserved_tck  " "   97.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 altera_reserved_tck  " "    1.009               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.483               0.000 CLOCK_50  " "    1.483               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 CLOCK_50  " "    9.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609953910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609953910 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.750 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.750" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.255 ns " "Worst Case Available Settling Time: 38.255 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609953944 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756609953944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756609953946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756609953963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756609954198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_TX_CLK " "Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] ENET0_TX_CLK " "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] is being clocked by ENET0_TX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1756609954254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1756609954254 "|de2_test_v1|ENET0_TX_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756609954254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.215 " "Worst-case setup slack is 19.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.215               0.000 CLOCK_50  " "   19.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.558               0.000 altera_reserved_tck  " "   46.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 CLOCK_50  " "    0.395               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.207 " "Worst-case recovery slack is 18.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.207               0.000 CLOCK_50  " "   18.207               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.350               0.000 altera_reserved_tck  " "   97.350               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.912 " "Worst-case removal slack is 0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 altera_reserved_tck  " "    0.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 CLOCK_50  " "    1.346               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.560 " "Worst-case minimum pulse width slack is 9.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560               0.000 CLOCK_50  " "    9.560               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954279 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.750 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.750" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.432 ns " "Worst Case Available Settling Time: 38.432 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954327 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756609954327 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756609954330 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_TX_CLK " "Node: ENET0_TX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] ENET0_TX_CLK " "Register triple_eth_v1:eth0_instantiation\|triple_eth_v1_0002:triple_eth_v1_inst\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|tx_en_s\[0\] is being clocked by ENET0_TX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1756609954402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1756609954402 "|de2_test_v1|ENET0_TX_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756609954402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.550 " "Worst-case setup slack is 19.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.550               0.000 CLOCK_50  " "   19.550               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.443               0.000 altera_reserved_tck  " "   48.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_50  " "    0.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.997 " "Worst-case recovery slack is 18.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.997               0.000 CLOCK_50  " "   18.997               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.537               0.000 altera_reserved_tck  " "   98.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 altera_reserved_tck  " "    0.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 CLOCK_50  " "    0.687               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.200 " "Worst-case minimum pulse width slack is 9.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 CLOCK_50  " "    9.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756609954423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756609954423 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.750 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.750" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.143 ns " "Worst Case Available Settling Time: 39.143 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1756609954461 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756609954461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756609954747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756609954748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756609954814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 30 23:12:34 2025 " "Processing ended: Sat Aug 30 23:12:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756609954814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756609954814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756609954814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756609954814 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 474 s " "Quartus Prime Full Compilation was successful. 0 errors, 474 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756609955487 ""}
