{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641365131394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641365131399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 14:44:51 2022 " "Processing started: Wed Jan 05 14:44:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641365131399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365131399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB07 -c LAB07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB07 -c LAB07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365131399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641365131944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641365131944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-LogicFunc " "Found design unit 1: seg-LogicFunc" {  } { { "seg.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641365141035 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641365141035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365141035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB07-program " "Found design unit 1: LAB07-program" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641365141040 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB07 " "Found entity 1: LAB07" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641365141040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365141040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file seg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_package " "Found design unit 1: seg_package" {  } { { "seg_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seg_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641365141042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365141042 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic LAB07.vhd(116) " "VHDL Type Mismatch error at LAB07.vhd(116): indexed name returns a value whose type does not match \"std_logic\", the type of the target expression" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 116 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1641365141044 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "busten LAB07.vhd(116) " "VHDL Interface Declaration error in LAB07.vhd(116): interface object \"busten\" of mode out cannot be read. Change object mode to buffer." {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 116 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1641365141044 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "x in busten out LAB07.vhd(116) " "VHDL error at LAB07.vhd(116): actual port \"busten\" of mode \"out\" cannot be associated with formal port \"x\" of mode \"in\"" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 116 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641365141045 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "busten LAB07.vhd(116) " "VHDL error at LAB07.vhd(116): can't read value of interface object \"busten\" of mode OUT" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 116 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1641365141045 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "y LAB07.vhd(116) " "VHDL error at LAB07.vhd(116): formal port or parameter \"y\" must have actual or default value" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 116 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1641365141045 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y seg_package.vhd(6) " "HDL error at seg_package.vhd(6): see declaration for object \"y\"" {  } { { "seg_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seg_package.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641365141045 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "z LAB07.vhd(116) " "VHDL error at LAB07.vhd(116): formal port or parameter \"z\" must have actual or default value" {  } { { "LAB07.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/LAB07.vhd" 116 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1641365141045 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "z seg_package.vhd(6) " "HDL error at seg_package.vhd(6): see declaration for object \"z\"" {  } { { "seg_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seg_package.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641365141045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641365141115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 05 14:45:41 2022 " "Processing ended: Wed Jan 05 14:45:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641365141115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641365141115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641365141115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365141115 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641365141693 ""}
