

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_k_inner'
================================================================
* Date:           Mon Jun 26 10:21:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  26.208 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        7|  0.150 us|  0.350 us|    3|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                       |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |sum_V_1_macply_fu_115  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- k_inner  |        1|        5|         2|          1|          1|  1 ~ 5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 6 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_115_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %n_115"   --->   Operation 7 'read' 'n_115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln172_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln172"   --->   Operation 8 'read' 'add_ln172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_758_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_758"   --->   Operation 9 'read' 'i_758_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i177 0, i177 %sum_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc197"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [src/runge_kutta_45.cpp:168]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln168 = icmp_eq  i3 %j_1, i3 %i_758_read" [src/runge_kutta_45.cpp:168]   --->   Operation 14 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln168 = add i3 %j_1, i3 1" [src/runge_kutta_45.cpp:168]   --->   Operation 16 'add' 'add_ln168' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.inc197.split, void %for.end199.exitStub" [src/runge_kutta_45.cpp:168]   --->   Operation 17 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i3 %j_1" [src/runge_kutta_45.cpp:172]   --->   Operation 18 'zext' 'zext_ln172' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln172_1 = add i5 %add_ln172_read, i5 %zext_ln172" [src/runge_kutta_45.cpp:172]   --->   Operation 19 'add' 'add_ln172_1' <Predicate = (!icmp_ln168)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i5 %add_ln172_1" [src/runge_kutta_45.cpp:172]   --->   Operation 20 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i60 %A, i64 0, i64 %zext_ln172_1" [src/runge_kutta_45.cpp:172]   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_1, i3 0" [src/runge_kutta_45.cpp:172]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_1, i1 0" [src/runge_kutta_45.cpp:172]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i4 %tmp_6" [src/runge_kutta_45.cpp:172]   --->   Operation 24 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln172_3 = zext i3 %n_115_read" [src/runge_kutta_45.cpp:172]   --->   Operation 25 'zext' 'zext_ln172_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i6 %tmp_s, i6 %zext_ln172_3" [src/runge_kutta_45.cpp:172]   --->   Operation 26 'add' 'newFirst' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%newSecond = sub i6 %newFirst, i6 %zext_ln172_2" [src/runge_kutta_45.cpp:172]   --->   Operation 27 'sub' 'newSecond' <Predicate = (!icmp_ln168)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln172_4 = zext i6 %newSecond" [src/runge_kutta_45.cpp:172]   --->   Operation 28 'zext' 'zext_ln172_4' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln172_4" [src/runge_kutta_45.cpp:172]   --->   Operation 29 'getelementptr' 'k_V_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 30 'load' 'A_load' <Predicate = (!icmp_ln168)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 30> <ROM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 31 'load' 'k_V_load' <Predicate = (!icmp_ln168)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln168 = store i3 %add_ln168, i3 %j" [src/runge_kutta_45.cpp:168]   --->   Operation 32 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum_V_load = load i177 %sum_V"   --->   Operation 42 'load' 'sum_V_load' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %sum_V_1_0_out, i177 %sum_V_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 26.2>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i177 %sum_V" [src/runge_kutta_45.cpp:172]   --->   Operation 33 'load' 'sum_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:170]   --->   Operation 34 'specpipeline' 'specpipeline_ln170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/runge_kutta_45.cpp:168]   --->   Operation 35 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 36 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 30> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i60 %A_load" [src/runge_kutta_45.cpp:172]   --->   Operation 37 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 38 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_2 : Operation 39 [1/1] (21.3ns)   --->   "%sum_V_1 = call i177 @macply, i177 %sum_V_load_1, i85 %sext_ln172, i85 %k_V_load" [src/runge_kutta_45.cpp:172]   --->   Operation 39 'call' 'sum_V_1' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln168 = store i177 %sum_V_1, i177 %sum_V" [src/runge_kutta_45.cpp:168]   --->   Operation 40 'store' 'store_ln168' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc197" [src/runge_kutta_45.cpp:168]   --->   Operation 41 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_758]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln172]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_V_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
sum_V                 (alloca           ) [ 011]
n_115_read            (read             ) [ 000]
add_ln172_read        (read             ) [ 000]
i_758_read            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_1                   (load             ) [ 000]
icmp_ln168            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln168             (add              ) [ 000]
br_ln168              (br               ) [ 000]
zext_ln172            (zext             ) [ 000]
add_ln172_1           (add              ) [ 000]
zext_ln172_1          (zext             ) [ 000]
A_addr                (getelementptr    ) [ 011]
tmp_s                 (bitconcatenate   ) [ 000]
tmp_6                 (bitconcatenate   ) [ 000]
zext_ln172_2          (zext             ) [ 000]
zext_ln172_3          (zext             ) [ 000]
newFirst              (add              ) [ 000]
newSecond             (sub              ) [ 000]
zext_ln172_4          (zext             ) [ 000]
k_V_addr              (getelementptr    ) [ 011]
store_ln168           (store            ) [ 000]
sum_V_load_1          (load             ) [ 000]
specpipeline_ln170    (specpipeline     ) [ 000]
specloopname_ln168    (specloopname     ) [ 000]
A_load                (load             ) [ 000]
sext_ln172            (sext             ) [ 000]
k_V_load              (load             ) [ 000]
sum_V_1               (call             ) [ 000]
store_ln168           (store            ) [ 000]
br_ln168              (br               ) [ 000]
sum_V_load            (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_758">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_758"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln172">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln172"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_115">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_115"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_V_1_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macply"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i177P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sum_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="n_115_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_115_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add_ln172_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln172_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_758_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="0"/>
<pin id="78" dir="0" index="1" bw="3" slack="0"/>
<pin id="79" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_758_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="177" slack="0"/>
<pin id="85" dir="0" index="2" bw="177" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="A_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="60" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="85" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_V_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="60" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sum_V_1_macply_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="177" slack="0"/>
<pin id="117" dir="0" index="1" bw="177" slack="0"/>
<pin id="118" dir="0" index="2" bw="60" slack="0"/>
<pin id="119" dir="0" index="3" bw="85" slack="0"/>
<pin id="120" dir="1" index="4" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_V_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="177" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln168_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln168_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln172_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln172_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln172_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln172_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln172_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_3/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="newFirst_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newFirst/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="newSecond_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newSecond/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln172_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln168_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sum_V_load_1_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="177" slack="1"/>
<pin id="211" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln172_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="60" slack="0"/>
<pin id="215" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln172/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln168_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="177" slack="0"/>
<pin id="220" dir="0" index="1" bw="177" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sum_V_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="177" slack="0"/>
<pin id="225" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load/1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="j_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="234" class="1005" name="sum_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="177" slack="0"/>
<pin id="236" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="245" class="1005" name="A_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="k_V_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="1"/>
<pin id="252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="96" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="109" pin="3"/><net_sink comp="115" pin=3"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="76" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="70" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="133" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="133" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="64" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="163" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="208"><net_src comp="142" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="216"><net_src comp="103" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="222"><net_src comp="115" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="230"><net_src comp="56" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="237"><net_src comp="60" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="248"><net_src comp="89" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="253"><net_src comp="96" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_V_1_0_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_k_inner : i_758 | {1 }
	Port: runge_kutta_45_Pipeline_k_inner : add_ln172 | {1 }
	Port: runge_kutta_45_Pipeline_k_inner : n_115 | {1 }
	Port: runge_kutta_45_Pipeline_k_inner : k_V | {1 2 }
	Port: runge_kutta_45_Pipeline_k_inner : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln168 : 2
		add_ln168 : 2
		br_ln168 : 3
		zext_ln172 : 2
		add_ln172_1 : 3
		zext_ln172_1 : 4
		A_addr : 5
		tmp_s : 2
		tmp_6 : 2
		zext_ln172_2 : 3
		newFirst : 3
		newSecond : 4
		zext_ln172_4 : 5
		k_V_addr : 6
		A_load : 6
		k_V_load : 7
		store_ln168 : 3
		sum_V_load : 1
		write_ln0 : 2
	State 2
		sext_ln172 : 1
		sum_V_1 : 2
		store_ln168 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |   sum_V_1_macply_fu_115   |    15   |    0    |   294   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln168_fu_142     |    0    |    0    |    11   |
|    add   |     add_ln172_1_fu_152    |    0    |    0    |    13   |
|          |      newFirst_fu_187      |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln168_fu_136     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    sub   |      newSecond_fu_193     |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|          |   n_115_read_read_fu_64   |    0    |    0    |    0    |
|   read   | add_ln172_read_read_fu_70 |    0    |    0    |    0    |
|          |   i_758_read_read_fu_76   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_82   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln172_fu_148     |    0    |    0    |    0    |
|          |    zext_ln172_1_fu_158    |    0    |    0    |    0    |
|   zext   |    zext_ln172_2_fu_179    |    0    |    0    |    0    |
|          |    zext_ln172_3_fu_183    |    0    |    0    |    0    |
|          |    zext_ln172_4_fu_199    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_163       |    0    |    0    |    0    |
|          |        tmp_6_fu_171       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     sext_ln172_fu_213     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    15   |    0    |   340   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| A_addr_reg_245 |    5   |
|    j_reg_227   |    3   |
|k_V_addr_reg_250|    6   |
|  sum_V_reg_234 |   177  |
+----------------+--------+
|      Total     |   191  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_109 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |   340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    3   |   191  |   358  |
+-----------+--------+--------+--------+--------+
