
C:\Users\user\Desktop\NPC\NeoPixelClock_Software\Code\Master\Debug\NeoPixelClock_Software_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000389c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08003a24  08003a24  00013a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003bc0  08003bc0  00013bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003bc4  08003bc4  00013bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  08003bc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .bss          000003d8  20000028  20000028  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000400  20000400  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d24a  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000252d  00000000  00000000  0002d2a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000011b0  00000000  00000000  0002f7d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ff8  00000000  00000000  00030980  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006517  00000000  00000000  00031978  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004e7b  00000000  00000000  00037e8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003cd0a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000049f8  00000000  00000000  0003cd88  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00041780  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003a0c 	.word	0x08003a0c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08003a0c 	.word	0x08003a0c

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032a:	f1a4 0401 	sub.w	r4, r4, #1
 800032e:	d1e9      	bne.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f092 0f00 	teq	r2, #0
 80004d6:	bf14      	ite	ne
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ec:	e720      	b.n	8000330 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_ul2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f04f 0500 	mov.w	r5, #0
 80004fe:	e00a      	b.n	8000516 <__aeabi_l2d+0x16>

08000500 <__aeabi_l2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050e:	d502      	bpl.n	8000516 <__aeabi_l2d+0x16>
 8000510:	4240      	negs	r0, r0
 8000512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000516:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000522:	f43f aedc 	beq.w	80002de <__adddf3+0xe6>
 8000526:	f04f 0203 	mov.w	r2, #3
 800052a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052e:	bf18      	it	ne
 8000530:	3203      	addne	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053e:	f1c2 0320 	rsb	r3, r2, #32
 8000542:	fa00 fc03 	lsl.w	ip, r0, r3
 8000546:	fa20 f002 	lsr.w	r0, r0, r2
 800054a:	fa01 fe03 	lsl.w	lr, r1, r3
 800054e:	ea40 000e 	orr.w	r0, r0, lr
 8000552:	fa21 f102 	lsr.w	r1, r1, r2
 8000556:	4414      	add	r4, r2
 8000558:	e6c1      	b.n	80002de <__adddf3+0xe6>
 800055a:	bf00      	nop

0800055c <__aeabi_dmul>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056a:	bf1d      	ittte	ne
 800056c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000570:	ea94 0f0c 	teqne	r4, ip
 8000574:	ea95 0f0c 	teqne	r5, ip
 8000578:	f000 f8de 	bleq	8000738 <__aeabi_dmul+0x1dc>
 800057c:	442c      	add	r4, r5
 800057e:	ea81 0603 	eor.w	r6, r1, r3
 8000582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058e:	bf18      	it	ne
 8000590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800059c:	d038      	beq.n	8000610 <__aeabi_dmul+0xb4>
 800059e:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a2:	f04f 0500 	mov.w	r5, #0
 80005a6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ae:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b2:	f04f 0600 	mov.w	r6, #0
 80005b6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ba:	f09c 0f00 	teq	ip, #0
 80005be:	bf18      	it	ne
 80005c0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d0:	d204      	bcs.n	80005dc <__aeabi_dmul+0x80>
 80005d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d6:	416d      	adcs	r5, r5
 80005d8:	eb46 0606 	adc.w	r6, r6, r6
 80005dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f4:	bf88      	it	hi
 80005f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fa:	d81e      	bhi.n	800063a <__aeabi_dmul+0xde>
 80005fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000614:	ea46 0101 	orr.w	r1, r6, r1
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	ea81 0103 	eor.w	r1, r1, r3
 8000620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000624:	bfc2      	ittt	gt
 8000626:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062e:	bd70      	popgt	{r4, r5, r6, pc}
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f04f 0e00 	mov.w	lr, #0
 8000638:	3c01      	subs	r4, #1
 800063a:	f300 80ab 	bgt.w	8000794 <__aeabi_dmul+0x238>
 800063e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000642:	bfde      	ittt	le
 8000644:	2000      	movle	r0, #0
 8000646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064a:	bd70      	pople	{r4, r5, r6, pc}
 800064c:	f1c4 0400 	rsb	r4, r4, #0
 8000650:	3c20      	subs	r4, #32
 8000652:	da35      	bge.n	80006c0 <__aeabi_dmul+0x164>
 8000654:	340c      	adds	r4, #12
 8000656:	dc1b      	bgt.n	8000690 <__aeabi_dmul+0x134>
 8000658:	f104 0414 	add.w	r4, r4, #20
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f305 	lsl.w	r3, r0, r5
 8000664:	fa20 f004 	lsr.w	r0, r0, r4
 8000668:	fa01 f205 	lsl.w	r2, r1, r5
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800067c:	fa21 f604 	lsr.w	r6, r1, r4
 8000680:	eb42 0106 	adc.w	r1, r2, r6
 8000684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000688:	bf08      	it	eq
 800068a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068e:	bd70      	pop	{r4, r5, r6, pc}
 8000690:	f1c4 040c 	rsb	r4, r4, #12
 8000694:	f1c4 0520 	rsb	r5, r4, #32
 8000698:	fa00 f304 	lsl.w	r3, r0, r4
 800069c:	fa20 f005 	lsr.w	r0, r0, r5
 80006a0:	fa01 f204 	lsl.w	r2, r1, r4
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	f141 0100 	adc.w	r1, r1, #0
 80006b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b8:	bf08      	it	eq
 80006ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f205 	lsl.w	r2, r0, r5
 80006c8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006cc:	fa20 f304 	lsr.w	r3, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea43 0302 	orr.w	r3, r3, r2
 80006d8:	fa21 f004 	lsr.w	r0, r1, r4
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	fa21 f204 	lsr.w	r2, r1, r4
 80006e4:	ea20 0002 	bic.w	r0, r0, r2
 80006e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f094 0f00 	teq	r4, #0
 80006fc:	d10f      	bne.n	800071e <__aeabi_dmul+0x1c2>
 80006fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000702:	0040      	lsls	r0, r0, #1
 8000704:	eb41 0101 	adc.w	r1, r1, r1
 8000708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800070c:	bf08      	it	eq
 800070e:	3c01      	subeq	r4, #1
 8000710:	d0f7      	beq.n	8000702 <__aeabi_dmul+0x1a6>
 8000712:	ea41 0106 	orr.w	r1, r1, r6
 8000716:	f095 0f00 	teq	r5, #0
 800071a:	bf18      	it	ne
 800071c:	4770      	bxne	lr
 800071e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000722:	0052      	lsls	r2, r2, #1
 8000724:	eb43 0303 	adc.w	r3, r3, r3
 8000728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800072c:	bf08      	it	eq
 800072e:	3d01      	subeq	r5, #1
 8000730:	d0f7      	beq.n	8000722 <__aeabi_dmul+0x1c6>
 8000732:	ea43 0306 	orr.w	r3, r3, r6
 8000736:	4770      	bx	lr
 8000738:	ea94 0f0c 	teq	r4, ip
 800073c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000740:	bf18      	it	ne
 8000742:	ea95 0f0c 	teqne	r5, ip
 8000746:	d00c      	beq.n	8000762 <__aeabi_dmul+0x206>
 8000748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074c:	bf18      	it	ne
 800074e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000752:	d1d1      	bne.n	80006f8 <__aeabi_dmul+0x19c>
 8000754:	ea81 0103 	eor.w	r1, r1, r3
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	f04f 0000 	mov.w	r0, #0
 8000760:	bd70      	pop	{r4, r5, r6, pc}
 8000762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000766:	bf06      	itte	eq
 8000768:	4610      	moveq	r0, r2
 800076a:	4619      	moveq	r1, r3
 800076c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000770:	d019      	beq.n	80007a6 <__aeabi_dmul+0x24a>
 8000772:	ea94 0f0c 	teq	r4, ip
 8000776:	d102      	bne.n	800077e <__aeabi_dmul+0x222>
 8000778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800077c:	d113      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 800077e:	ea95 0f0c 	teq	r5, ip
 8000782:	d105      	bne.n	8000790 <__aeabi_dmul+0x234>
 8000784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000788:	bf1c      	itt	ne
 800078a:	4610      	movne	r0, r2
 800078c:	4619      	movne	r1, r3
 800078e:	d10a      	bne.n	80007a6 <__aeabi_dmul+0x24a>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ae:	bd70      	pop	{r4, r5, r6, pc}

080007b0 <__aeabi_ddiv>:
 80007b0:	b570      	push	{r4, r5, r6, lr}
 80007b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007be:	bf1d      	ittte	ne
 80007c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c4:	ea94 0f0c 	teqne	r4, ip
 80007c8:	ea95 0f0c 	teqne	r5, ip
 80007cc:	f000 f8a7 	bleq	800091e <__aeabi_ddiv+0x16e>
 80007d0:	eba4 0405 	sub.w	r4, r4, r5
 80007d4:	ea81 0e03 	eor.w	lr, r1, r3
 80007d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e0:	f000 8088 	beq.w	80008f4 <__aeabi_ddiv+0x144>
 80007e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000800:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000808:	429d      	cmp	r5, r3
 800080a:	bf08      	it	eq
 800080c:	4296      	cmpeq	r6, r2
 800080e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000812:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000816:	d202      	bcs.n	800081e <__aeabi_ddiv+0x6e>
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	1ab6      	subs	r6, r6, r2
 8000820:	eb65 0503 	sbc.w	r5, r5, r3
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000832:	ebb6 0e02 	subs.w	lr, r6, r2
 8000836:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083a:	bf22      	ittt	cs
 800083c:	1ab6      	subcs	r6, r6, r2
 800083e:	4675      	movcs	r5, lr
 8000840:	ea40 000c 	orrcs.w	r0, r0, ip
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800088c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000890:	d018      	beq.n	80008c4 <__aeabi_ddiv+0x114>
 8000892:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ae:	d1c0      	bne.n	8000832 <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	d10b      	bne.n	80008ce <__aeabi_ddiv+0x11e>
 80008b6:	ea41 0100 	orr.w	r1, r1, r0
 80008ba:	f04f 0000 	mov.w	r0, #0
 80008be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c2:	e7b6      	b.n	8000832 <__aeabi_ddiv+0x82>
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf04      	itt	eq
 80008ca:	4301      	orreq	r1, r0
 80008cc:	2000      	moveq	r0, #0
 80008ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d2:	bf88      	it	hi
 80008d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d8:	f63f aeaf 	bhi.w	800063a <__aeabi_dmul+0xde>
 80008dc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e0:	bf04      	itt	eq
 80008e2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000900:	bfc2      	ittt	gt
 8000902:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090a:	bd70      	popgt	{r4, r5, r6, pc}
 800090c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000910:	f04f 0e00 	mov.w	lr, #0
 8000914:	3c01      	subs	r4, #1
 8000916:	e690      	b.n	800063a <__aeabi_dmul+0xde>
 8000918:	ea45 0e06 	orr.w	lr, r5, r6
 800091c:	e68d      	b.n	800063a <__aeabi_dmul+0xde>
 800091e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000922:	ea94 0f0c 	teq	r4, ip
 8000926:	bf08      	it	eq
 8000928:	ea95 0f0c 	teqeq	r5, ip
 800092c:	f43f af3b 	beq.w	80007a6 <__aeabi_dmul+0x24a>
 8000930:	ea94 0f0c 	teq	r4, ip
 8000934:	d10a      	bne.n	800094c <__aeabi_ddiv+0x19c>
 8000936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093a:	f47f af34 	bne.w	80007a6 <__aeabi_dmul+0x24a>
 800093e:	ea95 0f0c 	teq	r5, ip
 8000942:	f47f af25 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e72c      	b.n	80007a6 <__aeabi_dmul+0x24a>
 800094c:	ea95 0f0c 	teq	r5, ip
 8000950:	d106      	bne.n	8000960 <__aeabi_ddiv+0x1b0>
 8000952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000956:	f43f aefd 	beq.w	8000754 <__aeabi_dmul+0x1f8>
 800095a:	4610      	mov	r0, r2
 800095c:	4619      	mov	r1, r3
 800095e:	e722      	b.n	80007a6 <__aeabi_dmul+0x24a>
 8000960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096a:	f47f aec5 	bne.w	80006f8 <__aeabi_dmul+0x19c>
 800096e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000972:	f47f af0d 	bne.w	8000790 <__aeabi_dmul+0x234>
 8000976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097a:	f47f aeeb 	bne.w	8000754 <__aeabi_dmul+0x1f8>
 800097e:	e712      	b.n	80007a6 <__aeabi_dmul+0x24a>

08000980 <__aeabi_d2iz>:
 8000980:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000984:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000988:	d215      	bcs.n	80009b6 <__aeabi_d2iz+0x36>
 800098a:	d511      	bpl.n	80009b0 <__aeabi_d2iz+0x30>
 800098c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000990:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000994:	d912      	bls.n	80009bc <__aeabi_d2iz+0x3c>
 8000996:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800099a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009a2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009a6:	fa23 f002 	lsr.w	r0, r3, r2
 80009aa:	bf18      	it	ne
 80009ac:	4240      	negne	r0, r0
 80009ae:	4770      	bx	lr
 80009b0:	f04f 0000 	mov.w	r0, #0
 80009b4:	4770      	bx	lr
 80009b6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ba:	d105      	bne.n	80009c8 <__aeabi_d2iz+0x48>
 80009bc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009c0:	bf08      	it	eq
 80009c2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009c6:	4770      	bx	lr
 80009c8:	f04f 0000 	mov.w	r0, #0
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <ClockManagement_saveAlarm>:
 * @note	Save in this order: Name, DateWeekDat, DateWeekDaySel, Mask
 * 				H12, Hours, Minutes, Seconds
 * @param 	Alarm_Def: the alarm setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveAlarm(Alarm_Definition * Alarm_Def, uint16_t address){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	460b      	mov	r3, r1
 80009da:	807b      	strh	r3, [r7, #2]
	return (ErrorStatus) (eeprom_writeNBytes(address+OFFSET_NAME,(uint8_t *)(Alarm_Def->alarmName),NAME_SIZE) \
 80009dc:	6879      	ldr	r1, [r7, #4]
 80009de:	887b      	ldrh	r3, [r7, #2]
 80009e0:	221f      	movs	r2, #31
 80009e2:	4618      	mov	r0, r3
 80009e4:	f000 fd54 	bl	8001490 <eeprom_writeNBytes>
 80009e8:	4603      	mov	r3, r0
			&& eeprom_write4Bytes(address+OFFSET_DATEWEEKDAY_SEL,(uint8_t *)(& Alarm_Def->alarmParameters.RTC_AlarmDateWeekDaySel))\
			&& eeprom_write4Bytes(address+OFFSET_MASK,(uint8_t *)(& Alarm_Def->alarmParameters.RTC_AlarmMask))\
			&& eeprom_write(address+OFFSET_H12,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_H12)\
			&& eeprom_write(address+OFFSET_HOURS,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Hours)\
			&& eeprom_write(address+OFFSET_MINUTES,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Minutes)\
			&& eeprom_write(address+OFFSET_SECONDS,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Seconds));
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d05a      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
 * @param 	Alarm_Def: the alarm setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveAlarm(Alarm_Definition * Alarm_Def, uint16_t address){
	return (ErrorStatus) (eeprom_writeNBytes(address+OFFSET_NAME,(uint8_t *)(Alarm_Def->alarmName),NAME_SIZE) \
			&& eeprom_write(address+OFFSET_DATEWEEKDAY,Alarm_Def->alarmParameters.RTC_AlarmDateWeekDay)\
 80009ee:	887b      	ldrh	r3, [r7, #2]
 80009f0:	331f      	adds	r3, #31
 80009f2:	b29a      	uxth	r2, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80009fa:	4619      	mov	r1, r3
 80009fc:	4610      	mov	r0, r2
 80009fe:	f000 fb63 	bl	80010c8 <eeprom_write>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d04d      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
			&& eeprom_write4Bytes(address+OFFSET_DATEWEEKDAY_SEL,(uint8_t *)(& Alarm_Def->alarmParameters.RTC_AlarmDateWeekDaySel))\
 8000a08:	887b      	ldrh	r3, [r7, #2]
 8000a0a:	3320      	adds	r3, #32
 8000a0c:	b29a      	uxth	r2, r3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	3328      	adds	r3, #40	; 0x28
 8000a12:	4619      	mov	r1, r3
 8000a14:	4610      	mov	r0, r2
 8000a16:	f000 fd95 	bl	8001544 <eeprom_write4Bytes>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d041      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
			&& eeprom_write4Bytes(address+OFFSET_MASK,(uint8_t *)(& Alarm_Def->alarmParameters.RTC_AlarmMask))\
 8000a20:	887b      	ldrh	r3, [r7, #2]
 8000a22:	3324      	adds	r3, #36	; 0x24
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	3324      	adds	r3, #36	; 0x24
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4610      	mov	r0, r2
 8000a2e:	f000 fd89 	bl	8001544 <eeprom_write4Bytes>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d035      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
			&& eeprom_write(address+OFFSET_H12,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_H12)\
 8000a38:	887b      	ldrh	r3, [r7, #2]
 8000a3a:	3328      	adds	r3, #40	; 0x28
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000a44:	4619      	mov	r1, r3
 8000a46:	4610      	mov	r0, r2
 8000a48:	f000 fb3e 	bl	80010c8 <eeprom_write>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d028      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
			&& eeprom_write(address+OFFSET_HOURS,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Hours)\
 8000a52:	887b      	ldrh	r3, [r7, #2]
 8000a54:	3329      	adds	r3, #41	; 0x29
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4610      	mov	r0, r2
 8000a62:	f000 fb31 	bl	80010c8 <eeprom_write>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d01b      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
			&& eeprom_write(address+OFFSET_MINUTES,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Minutes)\
 8000a6c:	887b      	ldrh	r3, [r7, #2]
 8000a6e:	332a      	adds	r3, #42	; 0x2a
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	f000 fb24 	bl	80010c8 <eeprom_write>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d00e      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
			&& eeprom_write(address+OFFSET_SECONDS,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Seconds));
 8000a86:	887b      	ldrh	r3, [r7, #2]
 8000a88:	332b      	adds	r3, #43	; 0x2b
 8000a8a:	b29a      	uxth	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000a92:	4619      	mov	r1, r3
 8000a94:	4610      	mov	r0, r2
 8000a96:	f000 fb17 	bl	80010c8 <eeprom_write>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <ClockManagement_saveAlarm+0xd4>
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	e000      	b.n	8000aa6 <ClockManagement_saveAlarm+0xd6>
 8000aa4:	2300      	movs	r3, #0
 * 				H12, Hours, Minutes, Seconds
 * @param 	Alarm_Def: the alarm setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveAlarm(Alarm_Definition * Alarm_Def, uint16_t address){
	return (ErrorStatus) (eeprom_writeNBytes(address+OFFSET_NAME,(uint8_t *)(Alarm_Def->alarmName),NAME_SIZE) \
 8000aa6:	b2db      	uxtb	r3, r3
			&& eeprom_write4Bytes(address+OFFSET_MASK,(uint8_t *)(& Alarm_Def->alarmParameters.RTC_AlarmMask))\
			&& eeprom_write(address+OFFSET_H12,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_H12)\
			&& eeprom_write(address+OFFSET_HOURS,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Hours)\
			&& eeprom_write(address+OFFSET_MINUTES,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Minutes)\
			&& eeprom_write(address+OFFSET_SECONDS,Alarm_Def->alarmParameters.RTC_AlarmTime.RTC_Seconds));
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <ClockManagement_saveTime>:
 * @note	Save H12, Hours, Minutes, and Seconds in
 * 				that order
 * @param 	Time_Def: the time setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveTime(RTC_TimeTypeDef * Time_Def){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	return (ErrorStatus)(eeprom_write(TIME_BASE_ADDRESS, Time_Def->RTC_H12)\
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	78db      	ldrb	r3, [r3, #3]
 8000abc:	4619      	mov	r1, r3
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f000 fb02 	bl	80010c8 <eeprom_write>
 8000ac4:	4603      	mov	r3, r0
			&& eeprom_write(TIME_BASE_ADDRESS+0x01, Time_Def->RTC_Hours)\
			&& eeprom_write(TIME_BASE_ADDRESS+0x02, Time_Def->RTC_Minutes)\
			&& eeprom_write(TIME_BASE_ADDRESS+0x03, Time_Def->RTC_Seconds));
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d01c      	beq.n	8000b04 <ClockManagement_saveTime+0x54>
 * @param 	Time_Def: the time setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveTime(RTC_TimeTypeDef * Time_Def){
	return (ErrorStatus)(eeprom_write(TIME_BASE_ADDRESS, Time_Def->RTC_H12)\
			&& eeprom_write(TIME_BASE_ADDRESS+0x01, Time_Def->RTC_Hours)\
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f000 faf9 	bl	80010c8 <eeprom_write>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d013      	beq.n	8000b04 <ClockManagement_saveTime+0x54>
			&& eeprom_write(TIME_BASE_ADDRESS+0x02, Time_Def->RTC_Minutes)\
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	785b      	ldrb	r3, [r3, #1]
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	2002      	movs	r0, #2
 8000ae4:	f000 faf0 	bl	80010c8 <eeprom_write>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d00a      	beq.n	8000b04 <ClockManagement_saveTime+0x54>
			&& eeprom_write(TIME_BASE_ADDRESS+0x03, Time_Def->RTC_Seconds));
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	789b      	ldrb	r3, [r3, #2]
 8000af2:	4619      	mov	r1, r3
 8000af4:	2003      	movs	r0, #3
 8000af6:	f000 fae7 	bl	80010c8 <eeprom_write>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <ClockManagement_saveTime+0x54>
 8000b00:	2301      	movs	r3, #1
 8000b02:	e000      	b.n	8000b06 <ClockManagement_saveTime+0x56>
 8000b04:	2300      	movs	r3, #0
 * 				that order
 * @param 	Time_Def: the time setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveTime(RTC_TimeTypeDef * Time_Def){
	return (ErrorStatus)(eeprom_write(TIME_BASE_ADDRESS, Time_Def->RTC_H12)\
 8000b06:	b2db      	uxtb	r3, r3
			&& eeprom_write(TIME_BASE_ADDRESS+0x01, Time_Def->RTC_Hours)\
			&& eeprom_write(TIME_BASE_ADDRESS+0x02, Time_Def->RTC_Minutes)\
			&& eeprom_write(TIME_BASE_ADDRESS+0x03, Time_Def->RTC_Seconds));
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3708      	adds	r7, #8
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <ClockManagement_saveDate>:
 * @note	Save Date, Month, WeekDay, and Year in
 * 				that order
 * @param 	Date_Def: the date setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveDate(RTC_DateTypeDef * Date_Def){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	return (ErrorStatus) (eeprom_write(DATE_BASE_ADDRESS, Date_Def->RTC_Date)\
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	789b      	ldrb	r3, [r3, #2]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	2004      	movs	r0, #4
 8000b20:	f000 fad2 	bl	80010c8 <eeprom_write>
 8000b24:	4603      	mov	r3, r0
			&& eeprom_write(DATE_BASE_ADDRESS+1, Date_Def->RTC_Month)\
			&& eeprom_write(DATE_BASE_ADDRESS+2, Date_Def->RTC_WeekDay)\
			&& eeprom_write(DATE_BASE_ADDRESS+3, Date_Def->RTC_Year));
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d01c      	beq.n	8000b64 <ClockManagement_saveDate+0x54>
 * @param 	Date_Def: the date setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveDate(RTC_DateTypeDef * Date_Def){
	return (ErrorStatus) (eeprom_write(DATE_BASE_ADDRESS, Date_Def->RTC_Date)\
			&& eeprom_write(DATE_BASE_ADDRESS+1, Date_Def->RTC_Month)\
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	785b      	ldrb	r3, [r3, #1]
 8000b2e:	4619      	mov	r1, r3
 8000b30:	2005      	movs	r0, #5
 8000b32:	f000 fac9 	bl	80010c8 <eeprom_write>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d013      	beq.n	8000b64 <ClockManagement_saveDate+0x54>
			&& eeprom_write(DATE_BASE_ADDRESS+2, Date_Def->RTC_WeekDay)\
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	2006      	movs	r0, #6
 8000b44:	f000 fac0 	bl	80010c8 <eeprom_write>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d00a      	beq.n	8000b64 <ClockManagement_saveDate+0x54>
			&& eeprom_write(DATE_BASE_ADDRESS+3, Date_Def->RTC_Year));
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	78db      	ldrb	r3, [r3, #3]
 8000b52:	4619      	mov	r1, r3
 8000b54:	2007      	movs	r0, #7
 8000b56:	f000 fab7 	bl	80010c8 <eeprom_write>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <ClockManagement_saveDate+0x54>
 8000b60:	2301      	movs	r3, #1
 8000b62:	e000      	b.n	8000b66 <ClockManagement_saveDate+0x56>
 8000b64:	2300      	movs	r3, #0
 * 				that order
 * @param 	Date_Def: the date setitngs
 * @retval	ErrorStatus
 */
ErrorStatus ClockManagement_saveDate(RTC_DateTypeDef * Date_Def){
	return (ErrorStatus) (eeprom_write(DATE_BASE_ADDRESS, Date_Def->RTC_Date)\
 8000b66:	b2db      	uxtb	r3, r3
			&& eeprom_write(DATE_BASE_ADDRESS+1, Date_Def->RTC_Month)\
			&& eeprom_write(DATE_BASE_ADDRESS+2, Date_Def->RTC_WeekDay)\
			&& eeprom_write(DATE_BASE_ADDRESS+3, Date_Def->RTC_Year));
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <ClockManagement_loadAlarm>:
 * @note	Load in this order: Name, DateWeekDay, DateWeekDaySel, Mask
 * 				H12, Hours, Minutes, Seconds
 * @param 	index: the index in memory of the alarm
 * @retval	Alarm_Definition
 */
Alarm_Definition ClockManagement_loadAlarm(uint16_t index){
 8000b70:	b5b0      	push	{r4, r5, r7, lr}
 8000b72:	b08e      	sub	sp, #56	; 0x38
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	460b      	mov	r3, r1
 8000b7a:	807b      	strh	r3, [r7, #2]
	Alarm_Definition alarm;
	eeprom_readNBytes(index+OFFSET_NAME,(uint8_t *)alarm.alarmName,NAME_SIZE);
 8000b7c:	f107 0108 	add.w	r1, r7, #8
 8000b80:	887b      	ldrh	r3, [r7, #2]
 8000b82:	221f      	movs	r2, #31
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 fd2d 	bl	80015e4 <eeprom_readNBytes>
	alarm.alarmParameters.RTC_AlarmDateWeekDay = eeprom_read(index+OFFSET_DATEWEEKDAY);
 8000b8a:	887b      	ldrh	r3, [r7, #2]
 8000b8c:	331f      	adds	r3, #31
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	4618      	mov	r0, r3
 8000b92:	f000 fb4d 	bl	8001230 <eeprom_read>
 8000b96:	4603      	mov	r3, r0
 8000b98:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	alarm.alarmParameters.RTC_AlarmDateWeekDaySel = eeprom_read4Bytes(index+OFFSET_DATEWEEKDAY_SEL);
 8000b9c:	887b      	ldrh	r3, [r7, #2]
 8000b9e:	3320      	adds	r3, #32
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 fcf6 	bl	8001594 <eeprom_read4Bytes>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	633b      	str	r3, [r7, #48]	; 0x30
	alarm.alarmParameters.RTC_AlarmMask = eeprom_read4Bytes(index+OFFSET_MASK);
 8000bac:	887b      	ldrh	r3, [r7, #2]
 8000bae:	3324      	adds	r3, #36	; 0x24
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f000 fcee 	bl	8001594 <eeprom_read4Bytes>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	62fb      	str	r3, [r7, #44]	; 0x2c
	alarm.alarmParameters.RTC_AlarmTime.RTC_H12 = eeprom_read(index+OFFSET_H12);
 8000bbc:	887b      	ldrh	r3, [r7, #2]
 8000bbe:	3328      	adds	r3, #40	; 0x28
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 fb34 	bl	8001230 <eeprom_read>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	alarm.alarmParameters.RTC_AlarmTime.RTC_Hours = eeprom_read(index+OFFSET_HOURS);
 8000bce:	887b      	ldrh	r3, [r7, #2]
 8000bd0:	3329      	adds	r3, #41	; 0x29
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 fb2b 	bl	8001230 <eeprom_read>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	alarm.alarmParameters.RTC_AlarmTime.RTC_Minutes = eeprom_read(index+OFFSET_MINUTES);
 8000be0:	887b      	ldrh	r3, [r7, #2]
 8000be2:	332a      	adds	r3, #42	; 0x2a
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	4618      	mov	r0, r3
 8000be8:	f000 fb22 	bl	8001230 <eeprom_read>
 8000bec:	4603      	mov	r3, r0
 8000bee:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	alarm.alarmParameters.RTC_AlarmTime.RTC_Seconds = eeprom_read(index+OFFSET_SECONDS);
 8000bf2:	887b      	ldrh	r3, [r7, #2]
 8000bf4:	332b      	adds	r3, #43	; 0x2b
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fb19 	bl	8001230 <eeprom_read>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	return alarm;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	461d      	mov	r5, r3
 8000c08:	f107 0408 	add.w	r4, r7, #8
 8000c0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000c18:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	3738      	adds	r7, #56	; 0x38
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bdb0      	pop	{r4, r5, r7, pc}

08000c24 <ClockManagement_loadTime>:
 * @note	Load H12, Hours, Minutes, and Seconds in
 * 				that order
 * @param 	None
 * @retval	RTC_TimeTypeDef
 */
RTC_TimeTypeDef ClockManagement_loadTime(void){
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef time;
	time.RTC_H12 = eeprom_read(TIME_BASE_ADDRESS);
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f000 fb00 	bl	8001230 <eeprom_read>
 8000c30:	4603      	mov	r3, r0
 8000c32:	70fb      	strb	r3, [r7, #3]
	time.RTC_Hours = eeprom_read(TIME_BASE_ADDRESS+0x01);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f000 fafb 	bl	8001230 <eeprom_read>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	703b      	strb	r3, [r7, #0]
	time.RTC_Minutes = eeprom_read(TIME_BASE_ADDRESS+0x02);
 8000c3e:	2002      	movs	r0, #2
 8000c40:	f000 faf6 	bl	8001230 <eeprom_read>
 8000c44:	4603      	mov	r3, r0
 8000c46:	707b      	strb	r3, [r7, #1]
	time.RTC_Seconds = eeprom_read(TIME_BASE_ADDRESS+0x03);
 8000c48:	2003      	movs	r0, #3
 8000c4a:	f000 faf1 	bl	8001230 <eeprom_read>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	70bb      	strb	r3, [r7, #2]
	return time;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	607b      	str	r3, [r7, #4]
 8000c56:	2300      	movs	r3, #0
 8000c58:	793a      	ldrb	r2, [r7, #4]
 8000c5a:	f362 0307 	bfi	r3, r2, #0, #8
 8000c5e:	797a      	ldrb	r2, [r7, #5]
 8000c60:	f362 230f 	bfi	r3, r2, #8, #8
 8000c64:	79ba      	ldrb	r2, [r7, #6]
 8000c66:	f362 4317 	bfi	r3, r2, #16, #8
 8000c6a:	79fa      	ldrb	r2, [r7, #7]
 8000c6c:	f362 631f 	bfi	r3, r2, #24, #8
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <ClockManagement_loadDate>:
 * @note	Load Date, Month, WeekDay, and Year in
 * 				that order
 * @param 	None
 * @retval	RTC_DateTypeDef
 */
RTC_DateTypeDef ClockManagement_loadDate(void){
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
	RTC_DateTypeDef date;
	date.RTC_Date = eeprom_read(DATE_BASE_ADDRESS);
 8000c7e:	2004      	movs	r0, #4
 8000c80:	f000 fad6 	bl	8001230 <eeprom_read>
 8000c84:	4603      	mov	r3, r0
 8000c86:	70bb      	strb	r3, [r7, #2]
	date.RTC_Month = eeprom_read(DATE_BASE_ADDRESS+1);
 8000c88:	2005      	movs	r0, #5
 8000c8a:	f000 fad1 	bl	8001230 <eeprom_read>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	707b      	strb	r3, [r7, #1]
	date.RTC_WeekDay = eeprom_read(DATE_BASE_ADDRESS+2);
 8000c92:	2006      	movs	r0, #6
 8000c94:	f000 facc 	bl	8001230 <eeprom_read>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	703b      	strb	r3, [r7, #0]
	date.RTC_Year = eeprom_read(DATE_BASE_ADDRESS+3);
 8000c9c:	2007      	movs	r0, #7
 8000c9e:	f000 fac7 	bl	8001230 <eeprom_read>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	70fb      	strb	r3, [r7, #3]
	return date;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	607b      	str	r3, [r7, #4]
 8000caa:	2300      	movs	r3, #0
 8000cac:	793a      	ldrb	r2, [r7, #4]
 8000cae:	f362 0307 	bfi	r3, r2, #0, #8
 8000cb2:	797a      	ldrb	r2, [r7, #5]
 8000cb4:	f362 230f 	bfi	r3, r2, #8, #8
 8000cb8:	79ba      	ldrb	r2, [r7, #6]
 8000cba:	f362 4317 	bfi	r3, r2, #16, #8
 8000cbe:	79fa      	ldrb	r2, [r7, #7]
 8000cc0:	f362 631f 	bfi	r3, r2, #24, #8
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <bluetooth_init>:
/**
 * @brief	Initialize the bluetooth and set baudrate to 9600
 * @param 	None
 * @retval	None
 */
void bluetooth_init(void){
 8000ccc:	b5b0      	push	{r4, r5, r7, lr}
 8000cce:	b090      	sub	sp, #64	; 0x40
 8000cd0:	af00      	add	r7, sp, #0
	// Enable RCC for USART1, GPIOB
	RCC_APB2PeriphClockCmd(BLUETOOTH_PERIPH_USARTX,ENABLE);
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	2010      	movs	r0, #16
 8000cd6:	f001 fe7f 	bl	80029d8 <RCC_APB2PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(BLUETOOTH_PERIPH_GPIOX,ENABLE);
 8000cda:	2101      	movs	r1, #1
 8000cdc:	2002      	movs	r0, #2
 8000cde:	f001 fe3b 	bl	8002958 <RCC_AHB1PeriphClockCmd>
	// GPIO Configuration
	{
		GPIO_InitTypeDef GPIO_InitStructure;

		// Configure USART1 TX (PB6) as alternate function push-pull
		GPIO_InitStructure.GPIO_Pin = BLUETOOTH_TX_PIN | BLUETOOTH_RX_PIN;
 8000ce2:	23c0      	movs	r3, #192	; 0xc0
 8000ce4:	61bb      	str	r3, [r7, #24]
		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	773b      	strb	r3, [r7, #28]
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cea:	2300      	movs	r3, #0
 8000cec:	77bb      	strb	r3, [r7, #30]
		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	77fb      	strb	r3, [r7, #31]
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	777b      	strb	r3, [r7, #29]

		GPIO_Init(BLUETOOTH_GPIOX, &GPIO_InitStructure);
 8000cf6:	f107 0318 	add.w	r3, r7, #24
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4824      	ldr	r0, [pc, #144]	; (8000d90 <bluetooth_init+0xc4>)
 8000cfe:	f001 fc29 	bl	8002554 <GPIO_Init>

		GPIO_PinAFConfig(BLUETOOTH_GPIOX, BLUETOOTH_TX_PINSOURCE, BLUETOOTH_AF_USART);
 8000d02:	2207      	movs	r2, #7
 8000d04:	2106      	movs	r1, #6
 8000d06:	4822      	ldr	r0, [pc, #136]	; (8000d90 <bluetooth_init+0xc4>)
 8000d08:	f001 fce4 	bl	80026d4 <GPIO_PinAFConfig>
		GPIO_PinAFConfig(BLUETOOTH_GPIOX, BLUETOOTH_RX_PINSOURCE, BLUETOOTH_AF_USART);
 8000d0c:	2207      	movs	r2, #7
 8000d0e:	2107      	movs	r1, #7
 8000d10:	481f      	ldr	r0, [pc, #124]	; (8000d90 <bluetooth_init+0xc4>)
 8000d12:	f001 fcdf 	bl	80026d4 <GPIO_PinAFConfig>

	// NVIC Configuration
	{
		NVIC_InitTypeDef NVIC_InitStructure;

		NVIC_InitStructure.NVIC_IRQChannel = BLUETOOTH_USARTX_IRQ;
 8000d16:	2325      	movs	r3, #37	; 0x25
 8000d18:	753b      	strb	r3, [r7, #20]
		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	757b      	strb	r3, [r7, #21]
		NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	75bb      	strb	r3, [r7, #22]
		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000d22:	2301      	movs	r3, #1
 8000d24:	75fb      	strb	r3, [r7, #23]

		NVIC_Init(&NVIC_InitStructure);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f001 f89a 	bl	8001e64 <NVIC_Init>

	// USART Configuration
	{
		USART_InitTypeDef USART_InitStructure;

		USART_InitStructure.USART_BaudRate = BLUETOOTH_BAUDRATE;
 8000d30:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000d34:	607b      	str	r3, [r7, #4]
		USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000d36:	2300      	movs	r3, #0
 8000d38:	813b      	strh	r3, [r7, #8]
		USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	817b      	strh	r3, [r7, #10]
		USART_InitStructure.USART_Parity = USART_Parity_No;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	81bb      	strh	r3, [r7, #12]
		USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000d42:	2300      	movs	r3, #0
 8000d44:	823b      	strh	r3, [r7, #16]
		USART_InitStructure.USART_Mode = USART_Mode_Tx|USART_Mode_Rx;
 8000d46:	230c      	movs	r3, #12
 8000d48:	81fb      	strh	r3, [r7, #14]

		USART_Init(BLUETOOTH_USARTX,&USART_InitStructure);
 8000d4a:	1d3b      	adds	r3, r7, #4
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4811      	ldr	r0, [pc, #68]	; (8000d94 <bluetooth_init+0xc8>)
 8000d50:	f002 fa44 	bl	80031dc <USART_Init>

		// Enable USART1 receive and transmission complete interrupts
		USART_ITConfig(BLUETOOTH_USARTX,USART_IT_RXNE,ENABLE);
 8000d54:	2201      	movs	r2, #1
 8000d56:	f240 5125 	movw	r1, #1317	; 0x525
 8000d5a:	480e      	ldr	r0, [pc, #56]	; (8000d94 <bluetooth_init+0xc8>)
 8000d5c:	f002 fb3a 	bl	80033d4 <USART_ITConfig>

		USART_Cmd(BLUETOOTH_USARTX,ENABLE);
 8000d60:	2101      	movs	r1, #1
 8000d62:	480c      	ldr	r0, [pc, #48]	; (8000d94 <bluetooth_init+0xc8>)
 8000d64:	f002 faf4 	bl	8003350 <USART_Cmd>

	}

	uint8_t welcome_str[] = " Welcome to NeoPixelClock!\r\n";
 8000d68:	4b0b      	ldr	r3, [pc, #44]	; (8000d98 <bluetooth_init+0xcc>)
 8000d6a:	f107 0420 	add.w	r4, r7, #32
 8000d6e:	461d      	mov	r5, r3
 8000d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d74:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d78:	c407      	stmia	r4!, {r0, r1, r2}
 8000d7a:	7023      	strb	r3, [r4, #0]
	bluetooth_send(welcome_str);
 8000d7c:	f107 0320 	add.w	r3, r7, #32
 8000d80:	4618      	mov	r0, r3
 8000d82:	f000 f893 	bl	8000eac <bluetooth_send>
}
 8000d86:	bf00      	nop
 8000d88:	3740      	adds	r7, #64	; 0x40
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40020400 	.word	0x40020400
 8000d94:	40011000 	.word	0x40011000
 8000d98:	08003a24 	.word	0x08003a24

08000d9c <USART1_IRQHandler>:
/**
 * @brief	USART1 Interrupt Handler
 * @param 	None
 * @retval	none
 */
void USART1_IRQHandler(void){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
	// Wait until reception
	while(USART_GetFlagStatus(BLUETOOTH_USARTX, USART_FLAG_RXNE)==RESET);
 8000da2:	bf00      	nop
 8000da4:	2120      	movs	r1, #32
 8000da6:	4836      	ldr	r0, [pc, #216]	; (8000e80 <USART1_IRQHandler+0xe4>)
 8000da8:	f002 fb5c 	bl	8003464 <USART_GetFlagStatus>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d0f8      	beq.n	8000da4 <USART1_IRQHandler+0x8>
	uint8_t data = toupper(bluetooth_receive());
 8000db2:	f000 f8a1 	bl	8000ef8 <bluetooth_receive>
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	4b32      	ldr	r3, [pc, #200]	; (8000e84 <USART1_IRQHandler+0xe8>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	4413      	add	r3, r2
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	f003 0303 	and.w	r3, r3, #3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d102      	bne.n	8000dd4 <USART1_IRQHandler+0x38>
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	3b20      	subs	r3, #32
 8000dd2:	e000      	b.n	8000dd6 <USART1_IRQHandler+0x3a>
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	71bb      	strb	r3, [r7, #6]
	if(data=='R'){
 8000dd8:	79bb      	ldrb	r3, [r7, #6]
 8000dda:	2b52      	cmp	r3, #82	; 0x52
 8000ddc:	d106      	bne.n	8000dec <USART1_IRQHandler+0x50>
		pixel_color='R';
 8000dde:	4b2a      	ldr	r3, [pc, #168]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000de0:	2252      	movs	r2, #82	; 0x52
 8000de2:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Red\n\r");
 8000de4:	4829      	ldr	r0, [pc, #164]	; (8000e8c <USART1_IRQHandler+0xf0>)
 8000de6:	f000 f861 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000dea:	e044      	b.n	8000e76 <USART1_IRQHandler+0xda>
	uint8_t data = toupper(bluetooth_receive());
	if(data=='R'){
		pixel_color='R';
		bluetooth_send((uint8_t *)"Red\n\r");
	}
	else if(data=='G'){
 8000dec:	79bb      	ldrb	r3, [r7, #6]
 8000dee:	2b47      	cmp	r3, #71	; 0x47
 8000df0:	d106      	bne.n	8000e00 <USART1_IRQHandler+0x64>
		pixel_color='G';
 8000df2:	4b25      	ldr	r3, [pc, #148]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000df4:	2247      	movs	r2, #71	; 0x47
 8000df6:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Green\n\r");
 8000df8:	4825      	ldr	r0, [pc, #148]	; (8000e90 <USART1_IRQHandler+0xf4>)
 8000dfa:	f000 f857 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000dfe:	e03a      	b.n	8000e76 <USART1_IRQHandler+0xda>
	}
	else if(data=='G'){
		pixel_color='G';
		bluetooth_send((uint8_t *)"Green\n\r");
	}
	else if(data=='B'){
 8000e00:	79bb      	ldrb	r3, [r7, #6]
 8000e02:	2b42      	cmp	r3, #66	; 0x42
 8000e04:	d106      	bne.n	8000e14 <USART1_IRQHandler+0x78>
		pixel_color='B';
 8000e06:	4b20      	ldr	r3, [pc, #128]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000e08:	2242      	movs	r2, #66	; 0x42
 8000e0a:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Blue\n\r");
 8000e0c:	4821      	ldr	r0, [pc, #132]	; (8000e94 <USART1_IRQHandler+0xf8>)
 8000e0e:	f000 f84d 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000e12:	e030      	b.n	8000e76 <USART1_IRQHandler+0xda>
	}
	else if(data=='B'){
		pixel_color='B';
		bluetooth_send((uint8_t *)"Blue\n\r");
	}
	else if(data=='Y'){
 8000e14:	79bb      	ldrb	r3, [r7, #6]
 8000e16:	2b59      	cmp	r3, #89	; 0x59
 8000e18:	d106      	bne.n	8000e28 <USART1_IRQHandler+0x8c>
		pixel_color='Y';
 8000e1a:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000e1c:	2259      	movs	r2, #89	; 0x59
 8000e1e:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Yellow\n\r");
 8000e20:	481d      	ldr	r0, [pc, #116]	; (8000e98 <USART1_IRQHandler+0xfc>)
 8000e22:	f000 f843 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000e26:	e026      	b.n	8000e76 <USART1_IRQHandler+0xda>
	}
	else if(data=='Y'){
		pixel_color='Y';
		bluetooth_send((uint8_t *)"Yellow\n\r");
	}
	else if(data=='M'){
 8000e28:	79bb      	ldrb	r3, [r7, #6]
 8000e2a:	2b4d      	cmp	r3, #77	; 0x4d
 8000e2c:	d106      	bne.n	8000e3c <USART1_IRQHandler+0xa0>
		pixel_color='M';
 8000e2e:	4b16      	ldr	r3, [pc, #88]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000e30:	224d      	movs	r2, #77	; 0x4d
 8000e32:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Magenta\n\r");
 8000e34:	4819      	ldr	r0, [pc, #100]	; (8000e9c <USART1_IRQHandler+0x100>)
 8000e36:	f000 f839 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000e3a:	e01c      	b.n	8000e76 <USART1_IRQHandler+0xda>
	}
	else if(data=='M'){
		pixel_color='M';
		bluetooth_send((uint8_t *)"Magenta\n\r");
	}
	else if(data=='C'){
 8000e3c:	79bb      	ldrb	r3, [r7, #6]
 8000e3e:	2b43      	cmp	r3, #67	; 0x43
 8000e40:	d106      	bne.n	8000e50 <USART1_IRQHandler+0xb4>
		pixel_color='C';
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000e44:	2243      	movs	r2, #67	; 0x43
 8000e46:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Cyan\n\r");
 8000e48:	4815      	ldr	r0, [pc, #84]	; (8000ea0 <USART1_IRQHandler+0x104>)
 8000e4a:	f000 f82f 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000e4e:	e012      	b.n	8000e76 <USART1_IRQHandler+0xda>
	}
	else if(data=='C'){
		pixel_color='C';
		bluetooth_send((uint8_t *)"Cyan\n\r");
	}
	else if(data=='D'){
 8000e50:	79bb      	ldrb	r3, [r7, #6]
 8000e52:	2b44      	cmp	r3, #68	; 0x44
 8000e54:	d106      	bne.n	8000e64 <USART1_IRQHandler+0xc8>
		pixel_color='D';
 8000e56:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000e58:	2244      	movs	r2, #68	; 0x44
 8000e5a:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"Dark\n\r");
 8000e5c:	4811      	ldr	r0, [pc, #68]	; (8000ea4 <USART1_IRQHandler+0x108>)
 8000e5e:	f000 f825 	bl	8000eac <bluetooth_send>
	}
	else if(data=='W'){
		pixel_color='W';
		bluetooth_send((uint8_t *)"White\n\r");
	}
}
 8000e62:	e008      	b.n	8000e76 <USART1_IRQHandler+0xda>
	}
	else if(data=='D'){
		pixel_color='D';
		bluetooth_send((uint8_t *)"Dark\n\r");
	}
	else if(data=='W'){
 8000e64:	79bb      	ldrb	r3, [r7, #6]
 8000e66:	2b57      	cmp	r3, #87	; 0x57
 8000e68:	d105      	bne.n	8000e76 <USART1_IRQHandler+0xda>
		pixel_color='W';
 8000e6a:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <USART1_IRQHandler+0xec>)
 8000e6c:	2257      	movs	r2, #87	; 0x57
 8000e6e:	701a      	strb	r2, [r3, #0]
		bluetooth_send((uint8_t *)"White\n\r");
 8000e70:	480d      	ldr	r0, [pc, #52]	; (8000ea8 <USART1_IRQHandler+0x10c>)
 8000e72:	f000 f81b 	bl	8000eac <bluetooth_send>
	}
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40011000 	.word	0x40011000
 8000e84:	20000024 	.word	0x20000024
 8000e88:	20000380 	.word	0x20000380
 8000e8c:	08003a44 	.word	0x08003a44
 8000e90:	08003a4c 	.word	0x08003a4c
 8000e94:	08003a54 	.word	0x08003a54
 8000e98:	08003a5c 	.word	0x08003a5c
 8000e9c:	08003a68 	.word	0x08003a68
 8000ea0:	08003a74 	.word	0x08003a74
 8000ea4:	08003a7c 	.word	0x08003a7c
 8000ea8:	08003a84 	.word	0x08003a84

08000eac <bluetooth_send>:
/**
 * @brief 	send string to the hc-06
 * @param	data: string to be sent
 * @retval	None
 */
void bluetooth_send(uint8_t * data){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	uint32_t size = strlen((char *)data);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff f991 	bl	80001dc <strlen>
 8000eba:	60f8      	str	r0, [r7, #12]
	while(size--){
 8000ebc:	e010      	b.n	8000ee0 <bluetooth_send+0x34>
		USART_SendData(BLUETOOTH_USARTX,(uint16_t)*data++);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	1c5a      	adds	r2, r3, #1
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4619      	mov	r1, r3
 8000eca:	480a      	ldr	r0, [pc, #40]	; (8000ef4 <bluetooth_send+0x48>)
 8000ecc:	f002 fa60 	bl	8003390 <USART_SendData>
		while(USART_GetFlagStatus(BLUETOOTH_USARTX,USART_FLAG_TC)==RESET);
 8000ed0:	bf00      	nop
 8000ed2:	2140      	movs	r1, #64	; 0x40
 8000ed4:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <bluetooth_send+0x48>)
 8000ed6:	f002 fac5 	bl	8003464 <USART_GetFlagStatus>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f8      	beq.n	8000ed2 <bluetooth_send+0x26>
 * @param	data: string to be sent
 * @retval	None
 */
void bluetooth_send(uint8_t * data){
	uint32_t size = strlen((char *)data);
	while(size--){
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	1e5a      	subs	r2, r3, #1
 8000ee4:	60fa      	str	r2, [r7, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1e9      	bne.n	8000ebe <bluetooth_send+0x12>
		USART_SendData(BLUETOOTH_USARTX,(uint16_t)*data++);
		while(USART_GetFlagStatus(BLUETOOTH_USARTX,USART_FLAG_TC)==RESET);
	}
}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40011000 	.word	0x40011000

08000ef8 <bluetooth_receive>:
/**
 * @brief	receive a byte from hc-06
 * @param	None
 * @retval	An uint8_t byte of data
 */
uint8_t bluetooth_receive(void){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	return USART_ReceiveData(BLUETOOTH_USARTX);
 8000efc:	4803      	ldr	r0, [pc, #12]	; (8000f0c <bluetooth_receive+0x14>)
 8000efe:	f002 fa59 	bl	80033b4 <USART_ReceiveData>
 8000f02:	4603      	mov	r3, r0
 8000f04:	b2db      	uxtb	r3, r3
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40011000 	.word	0x40011000

08000f10 <clock_init>:
/**
 * @brief	Initialise the clock to 1Hz and setup peripherals for Alarm
 * @param	None
 * @retval	None
 */
void clock_init(void){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0

	/* RTC domain access */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE); // Power controller
 8000f16:	2101      	movs	r1, #1
 8000f18:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000f1c:	f001 fd3c 	bl	8002998 <RCC_APB1PeriphClockCmd>
	PWR_BackupAccessCmd(ENABLE); // Backup access
 8000f20:	2001      	movs	r0, #1
 8000f22:	f001 fc21 	bl	8002768 <PWR_BackupAccessCmd>

	RCC_RTCCLKConfig(RCC_RTCCLKSource_HSE_Div8); // RTC Clock source
 8000f26:	481c      	ldr	r0, [pc, #112]	; (8000f98 <clock_init+0x88>)
 8000f28:	f001 fcd8 	bl	80028dc <RCC_RTCCLKConfig>

	RCC_RTCCLKCmd(ENABLE); // Enable clock
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f001 fd03 	bl	8002938 <RCC_RTCCLKCmd>
	RTC_WaitForSynchro();
 8000f32:	f001 fe37 	bl	8002ba4 <RTC_WaitForSynchro>

	/* Set clock frequency to 1Hz */
	{
		RTC_InitStruct.RTC_AsynchPrediv = RTC_PREDIV_A;
 8000f36:	4b19      	ldr	r3, [pc, #100]	; (8000f9c <clock_init+0x8c>)
 8000f38:	227c      	movs	r2, #124	; 0x7c
 8000f3a:	605a      	str	r2, [r3, #4]
		RTC_InitStruct.RTC_SynchPrediv = RTC_PREDIV_S;
 8000f3c:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <clock_init+0x8c>)
 8000f3e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f42:	609a      	str	r2, [r3, #8]
		RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_12;
 8000f44:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <clock_init+0x8c>)
 8000f46:	2240      	movs	r2, #64	; 0x40
 8000f48:	601a      	str	r2, [r3, #0]
		RTC_Init(&RTC_InitStruct);
 8000f4a:	4814      	ldr	r0, [pc, #80]	; (8000f9c <clock_init+0x8c>)
 8000f4c:	f001 fda4 	bl	8002a98 <RTC_Init>
	}

	/* EXTI configuration */
	{
		EXTI_ClearITPendingBit(EXTI_Line17);
 8000f50:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f54:	f001 faee 	bl	8002534 <EXTI_ClearITPendingBit>
		EXTI_InitStruct.EXTI_Line = EXTI_Line17;
 8000f58:	4b11      	ldr	r3, [pc, #68]	; (8000fa0 <clock_init+0x90>)
 8000f5a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f5e:	601a      	str	r2, [r3, #0]
		EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8000f60:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <clock_init+0x90>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	711a      	strb	r2, [r3, #4]
		EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 8000f66:	4b0e      	ldr	r3, [pc, #56]	; (8000fa0 <clock_init+0x90>)
 8000f68:	2208      	movs	r2, #8
 8000f6a:	715a      	strb	r2, [r3, #5]
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <clock_init+0x90>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <clock_init+0x90>)
 8000f74:	f001 fa6c 	bl	8002450 <EXTI_Init>
	}
	/* Enable Alarm interrupt */
	{
		NVIC_InitTypeDef NVIC_InitStruct;
		NVIC_InitStruct.NVIC_IRQChannel = RTC_Alarm_IRQn;
 8000f78:	2329      	movs	r3, #41	; 0x29
 8000f7a:	713b      	strb	r3, [r7, #4]
		NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	717b      	strb	r3, [r7, #5]
		NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	71bb      	strb	r3, [r7, #6]
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000f84:	2301      	movs	r3, #1
 8000f86:	71fb      	strb	r3, [r7, #7]
		NVIC_Init(&NVIC_InitStruct);
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 ff6a 	bl	8001e64 <NVIC_Init>
	}
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	00080300 	.word	0x00080300
 8000f9c:	2000035c 	.word	0x2000035c
 8000fa0:	20000378 	.word	0x20000378

08000fa4 <RTC_Alarm_IRQHandler>:
 * @brief	Alarm Handler
 * @param	None
 * @retval	None
 */

void RTC_Alarm_IRQHandler(void){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
	/* ALARM A Detection */
	while(RTC_GetITStatus(RTC_IT_ALRA)==RESET);	// Wait for Alarm A event
 8000fa8:	bf00      	nop
 8000faa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fae:	f001 fe35 	bl	8002c1c <RTC_GetITStatus>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d0f8      	beq.n	8000faa <RTC_Alarm_IRQHandler+0x6>
	RTC_ClearITPendingBit(RTC_IT_ALRA);			// Clear Alarm A interrupt pending bit
 8000fb8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000fbc:	f001 fe62 	bl	8002c84 <RTC_ClearITPendingBit>
	EXTI_ClearITPendingBit(EXTI_Line17);		// Clear External Interrupt pending bit
 8000fc0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000fc4:	f001 fab6 	bl	8002534 <EXTI_ClearITPendingBit>

	/* TODO What need to be done when Alarm event occurs*/
	GPIO_ToggleBits(GPIOD, GPIO_Pin_13);
 8000fc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <RTC_Alarm_IRQHandler+0x34>)
 8000fce:	f001 fb6f 	bl	80026b0 <GPIO_ToggleBits>
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40020c00 	.word	0x40020c00

08000fdc <NPC_init>:
/**
 * @brief	Initialize all firmwares used by the NPC
 * @param	None
 * @retval	None
 */
void NPC_init(void){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	/* Initialise bluetooth */
	bluetooth_init();
 8000fe0:	f7ff fe74 	bl	8000ccc <bluetooth_init>
	/* Initialise neopixel */
	neopixel_init();
 8000fe4:	f000 fb22 	bl	800162c <neopixel_init>
	/* Initialise clock */
	clock_init();
 8000fe8:	f7ff ff92 	bl	8000f10 <clock_init>
	/* Initialise eeprom*/
	eeprom_init();
 8000fec:	f000 f804 	bl	8000ff8 <eeprom_init>
	/* Initialise temperature */
	temperature_init();
 8000ff0:	f000 fd3a 	bl	8001a68 <temperature_init>
}
 8000ff4:	bf00      	nop
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <eeprom_init>:
/**
 * @brief Initialise communication to the eeprom
 * @param None
 * @retval None
 */
void eeprom_init(void){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
	/* RCC Configuration */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000ffe:	2101      	movs	r1, #1
 8001000:	2002      	movs	r0, #2
 8001002:	f001 fca9 	bl	8002958 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE);
 8001006:	2101      	movs	r1, #1
 8001008:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800100c:	f001 fcc4 	bl	8002998 <RCC_APB1PeriphClockCmd>

	/* GPIO Configuration */
	// MOSI, MISO, CLK configuration
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001010:	2302      	movs	r3, #2
 8001012:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001014:	2300      	movs	r3, #0
 8001016:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	77fb      	strb	r3, [r7, #31]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 800101c:	2302      	movs	r3, #2
 800101e:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15;
 8001020:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001024:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001026:	f107 0318 	add.w	r3, r7, #24
 800102a:	4619      	mov	r1, r3
 800102c:	4824      	ldr	r0, [pc, #144]	; (80010c0 <eeprom_init+0xc8>)
 800102e:	f001 fa91 	bl	8002554 <GPIO_Init>
	// CS configuration
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_12;
 8001032:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001036:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8001038:	2301      	movs	r3, #1
 800103a:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800103c:	2300      	movs	r3, #0
 800103e:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001040:	2302      	movs	r3, #2
 8001042:	777b      	strb	r3, [r7, #29]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001044:	f107 0318 	add.w	r3, r7, #24
 8001048:	4619      	mov	r1, r3
 800104a:	481d      	ldr	r0, [pc, #116]	; (80010c0 <eeprom_init+0xc8>)
 800104c:	f001 fa82 	bl	8002554 <GPIO_Init>

	GPIO_SetBits(GPIOB, GPIO_Pin_12); // set CS High
 8001050:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001054:	481a      	ldr	r0, [pc, #104]	; (80010c0 <eeprom_init+0xc8>)
 8001056:	f001 fb0b 	bl	8002670 <GPIO_SetBits>
	// Configuring MISO,MOSI,CLK as Alternate function of SPI2
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource13, GPIO_AF_SPI2);
 800105a:	2205      	movs	r2, #5
 800105c:	210d      	movs	r1, #13
 800105e:	4818      	ldr	r0, [pc, #96]	; (80010c0 <eeprom_init+0xc8>)
 8001060:	f001 fb38 	bl	80026d4 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource14, GPIO_AF_SPI2);
 8001064:	2205      	movs	r2, #5
 8001066:	210e      	movs	r1, #14
 8001068:	4815      	ldr	r0, [pc, #84]	; (80010c0 <eeprom_init+0xc8>)
 800106a:	f001 fb33 	bl	80026d4 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource15, GPIO_AF_SPI2);
 800106e:	2205      	movs	r2, #5
 8001070:	210f      	movs	r1, #15
 8001072:	4813      	ldr	r0, [pc, #76]	; (80010c0 <eeprom_init+0xc8>)
 8001074:	f001 fb2e 	bl	80026d4 <GPIO_PinAFConfig>

	/* SPI Configuration */
	SPI_InitTypeDef SPI_InitStrcut;
	SPI_I2S_DeInit(SPI2);
 8001078:	4812      	ldr	r0, [pc, #72]	; (80010c4 <eeprom_init+0xcc>)
 800107a:	f001 fe21 	bl	8002cc0 <SPI_I2S_DeInit>
	SPI_InitStrcut.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 800107e:	2318      	movs	r3, #24
 8001080:	823b      	strh	r3, [r7, #16]
	SPI_InitStrcut.SPI_CPHA = SPI_CPHA_1Edge;
 8001082:	2300      	movs	r3, #0
 8001084:	81bb      	strh	r3, [r7, #12]
	SPI_InitStrcut.SPI_CPOL = SPI_CPOL_Low;
 8001086:	2300      	movs	r3, #0
 8001088:	817b      	strh	r3, [r7, #10]
	SPI_InitStrcut.SPI_CRCPolynomial = 7;
 800108a:	2307      	movs	r3, #7
 800108c:	82bb      	strh	r3, [r7, #20]
	SPI_InitStrcut.SPI_DataSize = SPI_DataSize_8b;
 800108e:	2300      	movs	r3, #0
 8001090:	813b      	strh	r3, [r7, #8]
	SPI_InitStrcut.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001092:	2300      	movs	r3, #0
 8001094:	80bb      	strh	r3, [r7, #4]
	SPI_InitStrcut.SPI_FirstBit = SPI_FirstBit_MSB;
 8001096:	2300      	movs	r3, #0
 8001098:	827b      	strh	r3, [r7, #18]
	SPI_InitStrcut.SPI_Mode = SPI_Mode_Master;
 800109a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800109e:	80fb      	strh	r3, [r7, #6]
	SPI_InitStrcut.SPI_NSS = SPI_NSS_Soft;
 80010a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010a4:	81fb      	strh	r3, [r7, #14]

	SPI_Init(SPI2, &SPI_InitStrcut);
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	4619      	mov	r1, r3
 80010aa:	4806      	ldr	r0, [pc, #24]	; (80010c4 <eeprom_init+0xcc>)
 80010ac:	f001 fe76 	bl	8002d9c <SPI_Init>
	SPI_Cmd(SPI2, ENABLE);
 80010b0:	2101      	movs	r1, #1
 80010b2:	4804      	ldr	r0, [pc, #16]	; (80010c4 <eeprom_init+0xcc>)
 80010b4:	f001 feb6 	bl	8002e24 <SPI_Cmd>
}
 80010b8:	bf00      	nop
 80010ba:	3720      	adds	r7, #32
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40020400 	.word	0x40020400
 80010c4:	40003800 	.word	0x40003800

080010c8 <eeprom_write>:
 * @brief	Write a byte to the eeprom
 * @param	address:	The address of th memory
 * @param	data:	The data to be written to the memory
 * @retval 	None
 */
ErrorStatus eeprom_write(uint16_t address, uint8_t data){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	460a      	mov	r2, r1
 80010d2:	80fb      	strh	r3, [r7, #6]
 80010d4:	4613      	mov	r3, r2
 80010d6:	717b      	strb	r3, [r7, #5]
	if(address+1 > EEPROM_SIZE) return ERROR;
 80010d8:	88fb      	ldrh	r3, [r7, #6]
 80010da:	3301      	adds	r3, #1
 80010dc:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 80010e0:	dd01      	ble.n	80010e6 <eeprom_write+0x1e>
 80010e2:	2300      	movs	r3, #0
 80010e4:	e09b      	b.n	800121e <eeprom_write+0x156>
	else{
		// write enable latch
		GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 80010e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ea:	484f      	ldr	r0, [pc, #316]	; (8001228 <eeprom_write+0x160>)
 80010ec:	f001 fad0 	bl	8002690 <GPIO_ResetBits>
		delay(1);
 80010f0:	2001      	movs	r0, #1
 80010f2:	f000 fd5d 	bl	8001bb0 <delay>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 80010f6:	bf00      	nop
 80010f8:	2102      	movs	r1, #2
 80010fa:	484c      	ldr	r0, [pc, #304]	; (800122c <eeprom_write+0x164>)
 80010fc:	f001 fed0 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d0f8      	beq.n	80010f8 <eeprom_write+0x30>
		SPI_I2S_SendData(SPI2,WREN);
 8001106:	2106      	movs	r1, #6
 8001108:	4848      	ldr	r0, [pc, #288]	; (800122c <eeprom_write+0x164>)
 800110a:	f001 feb9 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 800110e:	bf00      	nop
 8001110:	2101      	movs	r1, #1
 8001112:	4846      	ldr	r0, [pc, #280]	; (800122c <eeprom_write+0x164>)
 8001114:	f001 fec4 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d0f8      	beq.n	8001110 <eeprom_write+0x48>
		SPI_I2S_ReceiveData(SPI2); // junk
 800111e:	4843      	ldr	r0, [pc, #268]	; (800122c <eeprom_write+0x164>)
 8001120:	f001 fea0 	bl	8002e64 <SPI_I2S_ReceiveData>
		GPIO_SetBits(GPIOB, GPIO_Pin_12);
 8001124:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001128:	483f      	ldr	r0, [pc, #252]	; (8001228 <eeprom_write+0x160>)
 800112a:	f001 faa1 	bl	8002670 <GPIO_SetBits>
		delay(5000);
 800112e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001132:	f000 fd3d 	bl	8001bb0 <delay>

		// start transmission
		GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 8001136:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800113a:	483b      	ldr	r0, [pc, #236]	; (8001228 <eeprom_write+0x160>)
 800113c:	f001 faa8 	bl	8002690 <GPIO_ResetBits>
		delay(1);
 8001140:	2001      	movs	r0, #1
 8001142:	f000 fd35 	bl	8001bb0 <delay>
		// send write instruction
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 8001146:	bf00      	nop
 8001148:	2102      	movs	r1, #2
 800114a:	4838      	ldr	r0, [pc, #224]	; (800122c <eeprom_write+0x164>)
 800114c:	f001 fea8 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0f8      	beq.n	8001148 <eeprom_write+0x80>
		SPI_I2S_SendData(SPI2,WRITE);
 8001156:	2102      	movs	r1, #2
 8001158:	4834      	ldr	r0, [pc, #208]	; (800122c <eeprom_write+0x164>)
 800115a:	f001 fe91 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 800115e:	bf00      	nop
 8001160:	2101      	movs	r1, #1
 8001162:	4832      	ldr	r0, [pc, #200]	; (800122c <eeprom_write+0x164>)
 8001164:	f001 fe9c 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f8      	beq.n	8001160 <eeprom_write+0x98>
		SPI_I2S_ReceiveData(SPI2); // junk
 800116e:	482f      	ldr	r0, [pc, #188]	; (800122c <eeprom_write+0x164>)
 8001170:	f001 fe78 	bl	8002e64 <SPI_I2S_ReceiveData>
		// send the address of the register
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 8001174:	bf00      	nop
 8001176:	2102      	movs	r1, #2
 8001178:	482c      	ldr	r0, [pc, #176]	; (800122c <eeprom_write+0x164>)
 800117a:	f001 fe91 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0f8      	beq.n	8001176 <eeprom_write+0xae>
		SPI_I2S_SendData(SPI2, address>>8);
 8001184:	88fb      	ldrh	r3, [r7, #6]
 8001186:	0a1b      	lsrs	r3, r3, #8
 8001188:	b29b      	uxth	r3, r3
 800118a:	4619      	mov	r1, r3
 800118c:	4827      	ldr	r0, [pc, #156]	; (800122c <eeprom_write+0x164>)
 800118e:	f001 fe77 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 8001192:	bf00      	nop
 8001194:	2101      	movs	r1, #1
 8001196:	4825      	ldr	r0, [pc, #148]	; (800122c <eeprom_write+0x164>)
 8001198:	f001 fe82 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f8      	beq.n	8001194 <eeprom_write+0xcc>
		SPI_I2S_ReceiveData(SPI2); // junk
 80011a2:	4822      	ldr	r0, [pc, #136]	; (800122c <eeprom_write+0x164>)
 80011a4:	f001 fe5e 	bl	8002e64 <SPI_I2S_ReceiveData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 80011a8:	bf00      	nop
 80011aa:	2102      	movs	r1, #2
 80011ac:	481f      	ldr	r0, [pc, #124]	; (800122c <eeprom_write+0x164>)
 80011ae:	f001 fe77 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d0f8      	beq.n	80011aa <eeprom_write+0xe2>
		SPI_I2S_SendData(SPI2, address);
 80011b8:	88fb      	ldrh	r3, [r7, #6]
 80011ba:	4619      	mov	r1, r3
 80011bc:	481b      	ldr	r0, [pc, #108]	; (800122c <eeprom_write+0x164>)
 80011be:	f001 fe5f 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 80011c2:	bf00      	nop
 80011c4:	2101      	movs	r1, #1
 80011c6:	4819      	ldr	r0, [pc, #100]	; (800122c <eeprom_write+0x164>)
 80011c8:	f001 fe6a 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0f8      	beq.n	80011c4 <eeprom_write+0xfc>
		SPI_I2S_ReceiveData(SPI2); // junk
 80011d2:	4816      	ldr	r0, [pc, #88]	; (800122c <eeprom_write+0x164>)
 80011d4:	f001 fe46 	bl	8002e64 <SPI_I2S_ReceiveData>
		// send data
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 80011d8:	bf00      	nop
 80011da:	2102      	movs	r1, #2
 80011dc:	4813      	ldr	r0, [pc, #76]	; (800122c <eeprom_write+0x164>)
 80011de:	f001 fe5f 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0f8      	beq.n	80011da <eeprom_write+0x112>
		SPI_I2S_SendData(SPI2, data);
 80011e8:	797b      	ldrb	r3, [r7, #5]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	4619      	mov	r1, r3
 80011ee:	480f      	ldr	r0, [pc, #60]	; (800122c <eeprom_write+0x164>)
 80011f0:	f001 fe46 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 80011f4:	bf00      	nop
 80011f6:	2101      	movs	r1, #1
 80011f8:	480c      	ldr	r0, [pc, #48]	; (800122c <eeprom_write+0x164>)
 80011fa:	f001 fe51 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d0f8      	beq.n	80011f6 <eeprom_write+0x12e>
		SPI_I2S_ReceiveData(SPI2); // junk
 8001204:	4809      	ldr	r0, [pc, #36]	; (800122c <eeprom_write+0x164>)
 8001206:	f001 fe2d 	bl	8002e64 <SPI_I2S_ReceiveData>

		// end transmission
		GPIO_SetBits(GPIOB, GPIO_Pin_12);
 800120a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800120e:	4806      	ldr	r0, [pc, #24]	; (8001228 <eeprom_write+0x160>)
 8001210:	f001 fa2e 	bl	8002670 <GPIO_SetBits>
		delay(5000);
 8001214:	f241 3088 	movw	r0, #5000	; 0x1388
 8001218:	f000 fcca 	bl	8001bb0 <delay>
		return SUCCESS;
 800121c:	2301      	movs	r3, #1
	}
}
 800121e:	4618      	mov	r0, r3
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40020400 	.word	0x40020400
 800122c:	40003800 	.word	0x40003800

08001230 <eeprom_read>:
/**
 * @brief	Read a byte from the eeprom
 * @param	address: The address of the memory
 * @retval 	uint8_t data from eeprom
 */
uint8_t eeprom_read(uint16_t address){
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	80fb      	strh	r3, [r7, #6]
	uint8_t value;
	GPIO_ResetBits(GPIOB,GPIO_Pin_12); // CS Low -- start transmission
 800123a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123e:	4833      	ldr	r0, [pc, #204]	; (800130c <eeprom_read+0xdc>)
 8001240:	f001 fa26 	bl	8002690 <GPIO_ResetBits>
	delay(1);
 8001244:	2001      	movs	r0, #1
 8001246:	f000 fcb3 	bl	8001bb0 <delay>

	// send read instruction
	while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 800124a:	bf00      	nop
 800124c:	2102      	movs	r1, #2
 800124e:	4830      	ldr	r0, [pc, #192]	; (8001310 <eeprom_read+0xe0>)
 8001250:	f001 fe26 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d0f8      	beq.n	800124c <eeprom_read+0x1c>

	SPI_I2S_SendData(SPI2,READ); // read instruction
 800125a:	2103      	movs	r1, #3
 800125c:	482c      	ldr	r0, [pc, #176]	; (8001310 <eeprom_read+0xe0>)
 800125e:	f001 fe0f 	bl	8002e80 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(SPI2,SPI_I2S_FLAG_RXNE)==RESET);
 8001262:	bf00      	nop
 8001264:	2101      	movs	r1, #1
 8001266:	482a      	ldr	r0, [pc, #168]	; (8001310 <eeprom_read+0xe0>)
 8001268:	f001 fe1a 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f8      	beq.n	8001264 <eeprom_read+0x34>
	SPI_I2S_ReceiveData(SPI2); // junk data
 8001272:	4827      	ldr	r0, [pc, #156]	; (8001310 <eeprom_read+0xe0>)
 8001274:	f001 fdf6 	bl	8002e64 <SPI_I2S_ReceiveData>
	// send 16 bits address register
	while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 8001278:	bf00      	nop
 800127a:	2102      	movs	r1, #2
 800127c:	4824      	ldr	r0, [pc, #144]	; (8001310 <eeprom_read+0xe0>)
 800127e:	f001 fe0f 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0f8      	beq.n	800127a <eeprom_read+0x4a>
	SPI_I2S_SendData(SPI2,address>>8); // send address of register
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	0a1b      	lsrs	r3, r3, #8
 800128c:	b29b      	uxth	r3, r3
 800128e:	4619      	mov	r1, r3
 8001290:	481f      	ldr	r0, [pc, #124]	; (8001310 <eeprom_read+0xe0>)
 8001292:	f001 fdf5 	bl	8002e80 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(SPI2,SPI_I2S_FLAG_RXNE)==RESET);
 8001296:	bf00      	nop
 8001298:	2101      	movs	r1, #1
 800129a:	481d      	ldr	r0, [pc, #116]	; (8001310 <eeprom_read+0xe0>)
 800129c:	f001 fe00 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d0f8      	beq.n	8001298 <eeprom_read+0x68>
	SPI_I2S_ReceiveData(SPI2); // junk data
 80012a6:	481a      	ldr	r0, [pc, #104]	; (8001310 <eeprom_read+0xe0>)
 80012a8:	f001 fddc 	bl	8002e64 <SPI_I2S_ReceiveData>
	SPI_I2S_SendData(SPI2,address);
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	4619      	mov	r1, r3
 80012b0:	4817      	ldr	r0, [pc, #92]	; (8001310 <eeprom_read+0xe0>)
 80012b2:	f001 fde5 	bl	8002e80 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(SPI2,SPI_I2S_FLAG_RXNE)==RESET);
 80012b6:	bf00      	nop
 80012b8:	2101      	movs	r1, #1
 80012ba:	4815      	ldr	r0, [pc, #84]	; (8001310 <eeprom_read+0xe0>)
 80012bc:	f001 fdf0 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d0f8      	beq.n	80012b8 <eeprom_read+0x88>
	SPI_I2S_ReceiveData(SPI2); // junk data
 80012c6:	4812      	ldr	r0, [pc, #72]	; (8001310 <eeprom_read+0xe0>)
 80012c8:	f001 fdcc 	bl	8002e64 <SPI_I2S_ReceiveData>

	// get data
	SPI_I2S_SendData(SPI2,0x42);
 80012cc:	2142      	movs	r1, #66	; 0x42
 80012ce:	4810      	ldr	r0, [pc, #64]	; (8001310 <eeprom_read+0xe0>)
 80012d0:	f001 fdd6 	bl	8002e80 <SPI_I2S_SendData>
	while(SPI_I2S_GetFlagStatus(SPI2,SPI_I2S_FLAG_RXNE)==RESET);
 80012d4:	bf00      	nop
 80012d6:	2101      	movs	r1, #1
 80012d8:	480d      	ldr	r0, [pc, #52]	; (8001310 <eeprom_read+0xe0>)
 80012da:	f001 fde1 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0f8      	beq.n	80012d6 <eeprom_read+0xa6>
	value = SPI_I2S_ReceiveData(SPI2); // data
 80012e4:	480a      	ldr	r0, [pc, #40]	; (8001310 <eeprom_read+0xe0>)
 80012e6:	f001 fdbd 	bl	8002e64 <SPI_I2S_ReceiveData>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]

	GPIO_SetBits(GPIOB, GPIO_Pin_12); // CS High -- end transmission
 80012ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012f2:	4806      	ldr	r0, [pc, #24]	; (800130c <eeprom_read+0xdc>)
 80012f4:	f001 f9bc 	bl	8002670 <GPIO_SetBits>
	delay(5000);
 80012f8:	f241 3088 	movw	r0, #5000	; 0x1388
 80012fc:	f000 fc58 	bl	8001bb0 <delay>
	return value;
 8001300:	7bfb      	ldrb	r3, [r7, #15]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40020400 	.word	0x40020400
 8001310:	40003800 	.word	0x40003800

08001314 <eeprom_write32Bytes>:
 * @brief	Write a page to the eeprom
 * @param	baseAddress: The base address of the page
 * @param 	data: An array of data to be send
 * @retval	None
 */
ErrorStatus eeprom_write32Bytes(uint16_t baseAddress, uint8_t *data){
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	6039      	str	r1, [r7, #0]
 800131e:	80fb      	strh	r3, [r7, #6]
	if(baseAddress+PAGE_LENGTH > EEPROM_SIZE)
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	3320      	adds	r3, #32
 8001324:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001328:	dd01      	ble.n	800132e <eeprom_write32Bytes+0x1a>
		return ERROR;
 800132a:	2300      	movs	r3, #0
 800132c:	e0a7      	b.n	800147e <eeprom_write32Bytes+0x16a>
	else{
		// write enable latch
		GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 800132e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001332:	4855      	ldr	r0, [pc, #340]	; (8001488 <eeprom_write32Bytes+0x174>)
 8001334:	f001 f9ac 	bl	8002690 <GPIO_ResetBits>
		delay(1);
 8001338:	2001      	movs	r0, #1
 800133a:	f000 fc39 	bl	8001bb0 <delay>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 800133e:	bf00      	nop
 8001340:	2102      	movs	r1, #2
 8001342:	4852      	ldr	r0, [pc, #328]	; (800148c <eeprom_write32Bytes+0x178>)
 8001344:	f001 fdac 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0f8      	beq.n	8001340 <eeprom_write32Bytes+0x2c>
		SPI_I2S_SendData(SPI2,WREN);
 800134e:	2106      	movs	r1, #6
 8001350:	484e      	ldr	r0, [pc, #312]	; (800148c <eeprom_write32Bytes+0x178>)
 8001352:	f001 fd95 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 8001356:	bf00      	nop
 8001358:	2101      	movs	r1, #1
 800135a:	484c      	ldr	r0, [pc, #304]	; (800148c <eeprom_write32Bytes+0x178>)
 800135c:	f001 fda0 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f8      	beq.n	8001358 <eeprom_write32Bytes+0x44>
		SPI_I2S_ReceiveData(SPI2); // junk
 8001366:	4849      	ldr	r0, [pc, #292]	; (800148c <eeprom_write32Bytes+0x178>)
 8001368:	f001 fd7c 	bl	8002e64 <SPI_I2S_ReceiveData>
		GPIO_SetBits(GPIOB, GPIO_Pin_12);
 800136c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001370:	4845      	ldr	r0, [pc, #276]	; (8001488 <eeprom_write32Bytes+0x174>)
 8001372:	f001 f97d 	bl	8002670 <GPIO_SetBits>
		delay(5000);
 8001376:	f241 3088 	movw	r0, #5000	; 0x1388
 800137a:	f000 fc19 	bl	8001bb0 <delay>

		// start transmission
		GPIO_ResetBits(GPIOB, GPIO_Pin_12);
 800137e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001382:	4841      	ldr	r0, [pc, #260]	; (8001488 <eeprom_write32Bytes+0x174>)
 8001384:	f001 f984 	bl	8002690 <GPIO_ResetBits>
		delay(1);
 8001388:	2001      	movs	r0, #1
 800138a:	f000 fc11 	bl	8001bb0 <delay>
		// send write instruction
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 800138e:	bf00      	nop
 8001390:	2102      	movs	r1, #2
 8001392:	483e      	ldr	r0, [pc, #248]	; (800148c <eeprom_write32Bytes+0x178>)
 8001394:	f001 fd84 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d0f8      	beq.n	8001390 <eeprom_write32Bytes+0x7c>
		SPI_I2S_SendData(SPI2,WRITE);
 800139e:	2102      	movs	r1, #2
 80013a0:	483a      	ldr	r0, [pc, #232]	; (800148c <eeprom_write32Bytes+0x178>)
 80013a2:	f001 fd6d 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 80013a6:	bf00      	nop
 80013a8:	2101      	movs	r1, #1
 80013aa:	4838      	ldr	r0, [pc, #224]	; (800148c <eeprom_write32Bytes+0x178>)
 80013ac:	f001 fd78 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f8      	beq.n	80013a8 <eeprom_write32Bytes+0x94>
		SPI_I2S_ReceiveData(SPI2); // junk
 80013b6:	4835      	ldr	r0, [pc, #212]	; (800148c <eeprom_write32Bytes+0x178>)
 80013b8:	f001 fd54 	bl	8002e64 <SPI_I2S_ReceiveData>
		// send the address of the register
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 80013bc:	bf00      	nop
 80013be:	2102      	movs	r1, #2
 80013c0:	4832      	ldr	r0, [pc, #200]	; (800148c <eeprom_write32Bytes+0x178>)
 80013c2:	f001 fd6d 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f8      	beq.n	80013be <eeprom_write32Bytes+0xaa>
		SPI_I2S_SendData(SPI2, baseAddress>>8);
 80013cc:	88fb      	ldrh	r3, [r7, #6]
 80013ce:	0a1b      	lsrs	r3, r3, #8
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	4619      	mov	r1, r3
 80013d4:	482d      	ldr	r0, [pc, #180]	; (800148c <eeprom_write32Bytes+0x178>)
 80013d6:	f001 fd53 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 80013da:	bf00      	nop
 80013dc:	2101      	movs	r1, #1
 80013de:	482b      	ldr	r0, [pc, #172]	; (800148c <eeprom_write32Bytes+0x178>)
 80013e0:	f001 fd5e 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f8      	beq.n	80013dc <eeprom_write32Bytes+0xc8>
		SPI_I2S_ReceiveData(SPI2); // junk
 80013ea:	4828      	ldr	r0, [pc, #160]	; (800148c <eeprom_write32Bytes+0x178>)
 80013ec:	f001 fd3a 	bl	8002e64 <SPI_I2S_ReceiveData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 80013f0:	bf00      	nop
 80013f2:	2102      	movs	r1, #2
 80013f4:	4825      	ldr	r0, [pc, #148]	; (800148c <eeprom_write32Bytes+0x178>)
 80013f6:	f001 fd53 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0f8      	beq.n	80013f2 <eeprom_write32Bytes+0xde>
		SPI_I2S_SendData(SPI2, baseAddress);
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	4619      	mov	r1, r3
 8001404:	4821      	ldr	r0, [pc, #132]	; (800148c <eeprom_write32Bytes+0x178>)
 8001406:	f001 fd3b 	bl	8002e80 <SPI_I2S_SendData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 800140a:	bf00      	nop
 800140c:	2101      	movs	r1, #1
 800140e:	481f      	ldr	r0, [pc, #124]	; (800148c <eeprom_write32Bytes+0x178>)
 8001410:	f001 fd46 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d0f8      	beq.n	800140c <eeprom_write32Bytes+0xf8>
		SPI_I2S_ReceiveData(SPI2); // junk
 800141a:	481c      	ldr	r0, [pc, #112]	; (800148c <eeprom_write32Bytes+0x178>)
 800141c:	f001 fd22 	bl	8002e64 <SPI_I2S_ReceiveData>
		// send data
		for(int i=0; i<PAGE_LENGTH; i++){
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e01e      	b.n	8001464 <eeprom_write32Bytes+0x150>
			while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
 8001426:	bf00      	nop
 8001428:	2102      	movs	r1, #2
 800142a:	4818      	ldr	r0, [pc, #96]	; (800148c <eeprom_write32Bytes+0x178>)
 800142c:	f001 fd38 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f8      	beq.n	8001428 <eeprom_write32Bytes+0x114>
			SPI_I2S_SendData(SPI2, data[i]);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	4413      	add	r3, r2
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	b29b      	uxth	r3, r3
 8001440:	4619      	mov	r1, r3
 8001442:	4812      	ldr	r0, [pc, #72]	; (800148c <eeprom_write32Bytes+0x178>)
 8001444:	f001 fd1c 	bl	8002e80 <SPI_I2S_SendData>
			while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
 8001448:	bf00      	nop
 800144a:	2101      	movs	r1, #1
 800144c:	480f      	ldr	r0, [pc, #60]	; (800148c <eeprom_write32Bytes+0x178>)
 800144e:	f001 fd27 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0f8      	beq.n	800144a <eeprom_write32Bytes+0x136>
			SPI_I2S_ReceiveData(SPI2); // junk
 8001458:	480c      	ldr	r0, [pc, #48]	; (800148c <eeprom_write32Bytes+0x178>)
 800145a:	f001 fd03 	bl	8002e64 <SPI_I2S_ReceiveData>
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE)==RESET);
		SPI_I2S_SendData(SPI2, baseAddress);
		while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
		SPI_I2S_ReceiveData(SPI2); // junk
		// send data
		for(int i=0; i<PAGE_LENGTH; i++){
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3301      	adds	r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2b1f      	cmp	r3, #31
 8001468:	dddd      	ble.n	8001426 <eeprom_write32Bytes+0x112>
			SPI_I2S_SendData(SPI2, data[i]);
			while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE)==RESET);
			SPI_I2S_ReceiveData(SPI2); // junk
		}
		// end transmission
		GPIO_SetBits(GPIOB, GPIO_Pin_12);
 800146a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800146e:	4806      	ldr	r0, [pc, #24]	; (8001488 <eeprom_write32Bytes+0x174>)
 8001470:	f001 f8fe 	bl	8002670 <GPIO_SetBits>
		delay(5000);
 8001474:	f241 3088 	movw	r0, #5000	; 0x1388
 8001478:	f000 fb9a 	bl	8001bb0 <delay>
		return SUCCESS;
 800147c:	2301      	movs	r3, #1
	}
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40020400 	.word	0x40020400
 800148c:	40003800 	.word	0x40003800

08001490 <eeprom_writeNBytes>:
 * @param	baseAddress: address of data
 * @param	data:	data to be written
 * @param	N:	number of data to write
 * @retval	ErrorStatus
 */
ErrorStatus eeprom_writeNBytes(uint16_t baseAddress, uint8_t *data, uint16_t N){
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	80fb      	strh	r3, [r7, #6]
 800149c:	4613      	mov	r3, r2
 800149e:	80bb      	strh	r3, [r7, #4]
	if(baseAddress+N <= EEPROM_SIZE){
 80014a0:	88fa      	ldrh	r2, [r7, #6]
 80014a2:	88bb      	ldrh	r3, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 80014aa:	dc45      	bgt.n	8001538 <eeprom_writeNBytes+0xa8>
		int i = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
		int div = N/PAGE_LENGTH;	// number of pages
 80014b0:	88bb      	ldrh	r3, [r7, #4]
 80014b2:	095b      	lsrs	r3, r3, #5
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	613b      	str	r3, [r7, #16]
		int res = N%PAGE_LENGTH;  	// number of data not represented as pages
 80014b8:	88bb      	ldrh	r3, [r7, #4]
 80014ba:	f003 031f 	and.w	r3, r3, #31
 80014be:	60fb      	str	r3, [r7, #12]
		for(i=0; i<div; ++i)		// write each page
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
 80014c4:	e012      	b.n	80014ec <eeprom_writeNBytes+0x5c>
			eeprom_write32Bytes(baseAddress+PAGE_LENGTH*i, &data[PAGE_LENGTH*i]);
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	015b      	lsls	r3, r3, #5
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	88fb      	ldrh	r3, [r7, #6]
 80014d0:	4413      	add	r3, r2
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	015b      	lsls	r3, r3, #5
 80014d8:	4619      	mov	r1, r3
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	440b      	add	r3, r1
 80014de:	4619      	mov	r1, r3
 80014e0:	4610      	mov	r0, r2
 80014e2:	f7ff ff17 	bl	8001314 <eeprom_write32Bytes>
ErrorStatus eeprom_writeNBytes(uint16_t baseAddress, uint8_t *data, uint16_t N){
	if(baseAddress+N <= EEPROM_SIZE){
		int i = 0;
		int div = N/PAGE_LENGTH;	// number of pages
		int res = N%PAGE_LENGTH;  	// number of data not represented as pages
		for(i=0; i<div; ++i)		// write each page
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	3301      	adds	r3, #1
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	697a      	ldr	r2, [r7, #20]
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	dbe8      	blt.n	80014c6 <eeprom_writeNBytes+0x36>
			eeprom_write32Bytes(baseAddress+PAGE_LENGTH*i, &data[PAGE_LENGTH*i]);
		for(i=0; i<res; ++i)		// write each data
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	e018      	b.n	800152c <eeprom_writeNBytes+0x9c>
			eeprom_write(baseAddress+div*PAGE_LENGTH+i,data[div*PAGE_LENGTH+i]);
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	015b      	lsls	r3, r3, #5
 8001500:	b29a      	uxth	r2, r3
 8001502:	88fb      	ldrh	r3, [r7, #6]
 8001504:	4413      	add	r3, r2
 8001506:	b29a      	uxth	r2, r3
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	b29b      	uxth	r3, r3
 800150c:	4413      	add	r3, r2
 800150e:	b298      	uxth	r0, r3
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	015a      	lsls	r2, r3, #5
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	4413      	add	r3, r2
 8001518:	461a      	mov	r2, r3
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	4413      	add	r3, r2
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	f7ff fdd1 	bl	80010c8 <eeprom_write>
		int i = 0;
		int div = N/PAGE_LENGTH;	// number of pages
		int res = N%PAGE_LENGTH;  	// number of data not represented as pages
		for(i=0; i<div; ++i)		// write each page
			eeprom_write32Bytes(baseAddress+PAGE_LENGTH*i, &data[PAGE_LENGTH*i]);
		for(i=0; i<res; ++i)		// write each data
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbe2      	blt.n	80014fa <eeprom_writeNBytes+0x6a>
			eeprom_write(baseAddress+div*PAGE_LENGTH+i,data[div*PAGE_LENGTH+i]);
		return SUCCESS;
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <eeprom_writeNBytes+0xaa>
	}
	else return ERROR;
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3718      	adds	r7, #24
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop

08001544 <eeprom_write4Bytes>:
 * @brief	Write 4 bytes to the eeprom
 * @param	baseAddress: address of data
 * @param	data:	data to be written
 * @retval	ErrorStatus
 */
ErrorStatus eeprom_write4Bytes(uint16_t baseAddress, uint8_t *data){
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	80fb      	strh	r3, [r7, #6]
	if(baseAddress+4 <= EEPROM_SIZE){
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	3304      	adds	r3, #4
 8001554:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001558:	dc16      	bgt.n	8001588 <eeprom_write4Bytes+0x44>
		int i;
		for(i=0; i<4; ++i)		// write each data
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	e00e      	b.n	800157e <eeprom_write4Bytes+0x3a>
			eeprom_write(baseAddress+i,data[i]);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	b29a      	uxth	r2, r3
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	4413      	add	r3, r2
 8001568:	b298      	uxth	r0, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	4413      	add	r3, r2
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	4619      	mov	r1, r3
 8001574:	f7ff fda8 	bl	80010c8 <eeprom_write>
 * @retval	ErrorStatus
 */
ErrorStatus eeprom_write4Bytes(uint16_t baseAddress, uint8_t *data){
	if(baseAddress+4 <= EEPROM_SIZE){
		int i;
		for(i=0; i<4; ++i)		// write each data
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	3301      	adds	r3, #1
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2b03      	cmp	r3, #3
 8001582:	dded      	ble.n	8001560 <eeprom_write4Bytes+0x1c>
			eeprom_write(baseAddress+i,data[i]);
		return SUCCESS;
 8001584:	2301      	movs	r3, #1
 8001586:	e000      	b.n	800158a <eeprom_write4Bytes+0x46>
	}
	else return ERROR;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop

08001594 <eeprom_read4Bytes>:
 * @brief	Read a 32byte from eeprom
 * @param	baseAddress
 * @retval 	uint32_t
 */

uint32_t eeprom_read4Bytes(uint16_t baseAddress){
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	80fb      	strh	r3, [r7, #6]
	// TODO more error checking
	uint32_t retval = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
	int i;
	for(i=0; i<4; ++i){
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	e015      	b.n	80015d4 <eeprom_read4Bytes+0x40>
		uint8_t data = eeprom_read(baseAddress+i);
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	88fb      	ldrh	r3, [r7, #6]
 80015ae:	4413      	add	r3, r2
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fe3c 	bl	8001230 <eeprom_read>
 80015b8:	4603      	mov	r3, r0
 80015ba:	73fb      	strb	r3, [r7, #15]
		retval |= data <<i*8; // little endian
 80015bc:	7bfa      	ldrb	r2, [r7, #15]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	617b      	str	r3, [r7, #20]

uint32_t eeprom_read4Bytes(uint16_t baseAddress){
	// TODO more error checking
	uint32_t retval = 0;
	int i;
	for(i=0; i<4; ++i){
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	3301      	adds	r3, #1
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	dde6      	ble.n	80015a8 <eeprom_read4Bytes+0x14>
		uint8_t data = eeprom_read(baseAddress+i);
		retval |= data <<i*8; // little endian
	}
	return retval;
 80015da:	697b      	ldr	r3, [r7, #20]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <eeprom_readNBytes>:

/**
 *
 */
void eeprom_readNBytes(uint16_t baseAddress,uint8_t * data, uint16_t N){
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	80fb      	strh	r3, [r7, #6]
 80015f0:	4613      	mov	r3, r2
 80015f2:	80bb      	strh	r3, [r7, #4]
	int i;
	for(i=0; i<N; ++i)
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	e00f      	b.n	800161a <eeprom_readNBytes+0x36>
		*(data+i) =eeprom_read(baseAddress+i);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	18d4      	adds	r4, r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	b29a      	uxth	r2, r3
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	4413      	add	r3, r2
 8001608:	b29b      	uxth	r3, r3
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fe10 	bl	8001230 <eeprom_read>
 8001610:	4603      	mov	r3, r0
 8001612:	7023      	strb	r3, [r4, #0]
/**
 *
 */
void eeprom_readNBytes(uint16_t baseAddress,uint8_t * data, uint16_t N){
	int i;
	for(i=0; i<N; ++i)
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	3301      	adds	r3, #1
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	88ba      	ldrh	r2, [r7, #4]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	429a      	cmp	r2, r3
 8001620:	dceb      	bgt.n	80015fa <eeprom_readNBytes+0x16>
		*(data+i) =eeprom_read(baseAddress+i);
}
 8001622:	bf00      	nop
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	bd90      	pop	{r4, r7, pc}
 800162a:	bf00      	nop

0800162c <neopixel_init>:
/**
 * @brief	Initialise the neopixel
 * @param	None
 * @retval	None
 */
void neopixel_init(void){
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	; 0x30
 8001630:	af00      	add	r7, sp, #0

	// Init data
	neopixel_dataInit();
 8001632:	f000 f89f 	bl	8001774 <neopixel_dataInit>

	// Enable RCC for timer TIM2, GPIOA and DMA1
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001636:	2101      	movs	r1, #1
 8001638:	2001      	movs	r0, #1
 800163a:	f001 f9ad 	bl	8002998 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800163e:	2101      	movs	r1, #1
 8001640:	2001      	movs	r0, #1
 8001642:	f001 f989 	bl	8002958 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8001646:	2101      	movs	r1, #1
 8001648:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800164c:	f001 f984 	bl	8002958 <RCC_AHB1PeriphClockCmd>

	// GPIO management
	{
		GPIO_InitTypeDef GPIO_InitStruct;

		GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001650:	2302      	movs	r3, #2
 8001652:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001656:	2300      	movs	r3, #0
 8001658:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		GPIO_InitStruct.GPIO_Pin = GPIO_Pin_5;
 800165c:	2320      	movs	r3, #32
 800165e:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001660:	2302      	movs	r3, #2
 8001662:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		GPIO_PinAFConfig(GPIOA,GPIO_PinSource5,GPIO_AF_TIM2);
 8001666:	2201      	movs	r2, #1
 8001668:	2105      	movs	r1, #5
 800166a:	4825      	ldr	r0, [pc, #148]	; (8001700 <neopixel_init+0xd4>)
 800166c:	f001 f832 	bl	80026d4 <GPIO_PinAFConfig>
		GPIO_Init(GPIOA,&GPIO_InitStruct);
 8001670:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001674:	4619      	mov	r1, r3
 8001676:	4822      	ldr	r0, [pc, #136]	; (8001700 <neopixel_init+0xd4>)
 8001678:	f000 ff6c 	bl	8002554 <GPIO_Init>

	// TIM Timebase management
	{
		TIM_TimeBaseInitTypeDef TIM_BaseStruct;

		TIM_BaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 800167c:	2300      	movs	r3, #0
 800167e:	84bb      	strh	r3, [r7, #36]	; 0x24
		TIM_BaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8001680:	2300      	movs	r3, #0
 8001682:	83fb      	strh	r3, [r7, #30]
		TIM_BaseStruct.TIM_Period = TIMER_PERIOD - 1;
 8001684:	2368      	movs	r3, #104	; 0x68
 8001686:	623b      	str	r3, [r7, #32]
		TIM_BaseStruct.TIM_Prescaler = 0;
 8001688:	2300      	movs	r3, #0
 800168a:	83bb      	strh	r3, [r7, #28]
		TIM_BaseStruct.TIM_RepetitionCounter = LED_BUFFER_SIZE+1;
 800168c:	23c6      	movs	r3, #198	; 0xc6
 800168e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		// Initialise TIM2
		TIM_TimeBaseInit(TIM2,&TIM_BaseStruct);
 8001692:	f107 031c 	add.w	r3, r7, #28
 8001696:	4619      	mov	r1, r3
 8001698:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800169c:	f001 fc1c 	bl	8002ed8 <TIM_TimeBaseInit>
		//
		TIM_ITConfig(TIM2,TIM_IT_Update,ENABLE);
 80016a0:	2201      	movs	r2, #1
 80016a2:	2101      	movs	r1, #1
 80016a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016a8:	f001 fd38 	bl	800311c <TIM_ITConfig>

	// TIM Output Compare management
	{
		TIM_OCInitTypeDef TIM_OCStruct;

		TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM1;
 80016ac:	2360      	movs	r3, #96	; 0x60
 80016ae:	813b      	strh	r3, [r7, #8]
		TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 80016b0:	2300      	movs	r3, #0
 80016b2:	82bb      	strh	r3, [r7, #20]
		TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 80016b4:	2301      	movs	r3, #1
 80016b6:	817b      	strh	r3, [r7, #10]
		TIM_OCStruct.TIM_Pulse = WS2812_0;
 80016b8:	2323      	movs	r3, #35	; 0x23
 80016ba:	613b      	str	r3, [r7, #16]
		// Initialise TIM2 PWM1
		TIM_OC1Init(TIM2,&TIM_OCStruct);
 80016bc:	f107 0308 	add.w	r3, r7, #8
 80016c0:	4619      	mov	r1, r3
 80016c2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016c6:	f001 fc93 	bl	8002ff0 <TIM_OC1Init>
		// Activate OCPreload
		TIM_OC1PreloadConfig(TIM2,TIM_OCPreload_Disable);
 80016ca:	2100      	movs	r1, #0
 80016cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016d0:	f001 fd08 	bl	80030e4 <TIM_OC1PreloadConfig>

	// TIM interrupt DMA and FLAG management
	{
		NVIC_InitTypeDef NVIC_InitStruct;

		NVIC_InitStruct.NVIC_IRQChannel = TIM2_IRQn;
 80016d4:	231c      	movs	r3, #28
 80016d6:	713b      	strb	r3, [r7, #4]
		NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	717b      	strb	r3, [r7, #5]
		NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	71bb      	strb	r3, [r7, #6]
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80016e0:	2301      	movs	r3, #1
 80016e2:	71fb      	strb	r3, [r7, #7]
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 80016e4:	2101      	movs	r1, #1
 80016e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016ea:	f001 fd65 	bl	80031b8 <TIM_ClearITPendingBit>
		NVIC_Init(&NVIC_InitStruct);
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 fbb7 	bl	8001e64 <NVIC_Init>
		// Enable TIM DMA
		TIM_DMACmd(TIM2,TIM_DMA_CC1,ENABLE);
		//
		//TIM_CtrlPWMOutputs(TIM2,DISABLE);
	}*/
}
 80016f6:	bf00      	nop
 80016f8:	3730      	adds	r7, #48	; 0x30
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40020000 	.word	0x40020000

08001704 <TIM2_IRQHandler>:
 * @brief	Timer Handler for neopixel
 * @note	LEDBuffer is pushed every time the handle is called
 * @param	None
 * @retval	None
 */
void TIM2_IRQHandler(void){
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	static int index = 0;

	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET)
 8001708:	2101      	movs	r1, #1
 800170a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800170e:	f001 fd29 	bl	8003164 <TIM_GetITStatus>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d024      	beq.n	8001762 <TIM2_IRQHandler+0x5e>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001718:	2101      	movs	r1, #1
 800171a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800171e:	f001 fd4b 	bl	80031b8 <TIM_ClearITPendingBit>
	    TIM2->CCR1 = LEDbuffer[index];
 8001722:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001726:	4b10      	ldr	r3, [pc, #64]	; (8001768 <TIM2_IRQHandler+0x64>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4910      	ldr	r1, [pc, #64]	; (800176c <TIM2_IRQHandler+0x68>)
 800172c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001730:	6353      	str	r3, [r2, #52]	; 0x34
	    if(index==LED_BUFFER_SIZE)
 8001732:	4b0d      	ldr	r3, [pc, #52]	; (8001768 <TIM2_IRQHandler+0x64>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2bc5      	cmp	r3, #197	; 0xc5
 8001738:	d104      	bne.n	8001744 <TIM2_IRQHandler+0x40>
	    	// Start count of TIM2
			TIM_Cmd(TIM2,DISABLE);
 800173a:	2100      	movs	r1, #0
 800173c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001740:	f001 fc36 	bl	8002fb0 <TIM_Cmd>
	    index = (index + 1)% LED_BUFFER_SIZE;
 8001744:	4b08      	ldr	r3, [pc, #32]	; (8001768 <TIM2_IRQHandler+0x64>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <TIM2_IRQHandler+0x6c>)
 800174c:	fb83 1302 	smull	r1, r3, r3, r2
 8001750:	1199      	asrs	r1, r3, #6
 8001752:	17d3      	asrs	r3, r2, #31
 8001754:	1acb      	subs	r3, r1, r3
 8001756:	21c5      	movs	r1, #197	; 0xc5
 8001758:	fb01 f303 	mul.w	r3, r1, r3
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	4a02      	ldr	r2, [pc, #8]	; (8001768 <TIM2_IRQHandler+0x64>)
 8001760:	6013      	str	r3, [r2, #0]
	 }

	//GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
}
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000358 	.word	0x20000358
 800176c:	20000044 	.word	0x20000044
 8001770:	532ae21d 	.word	0x532ae21d

08001774 <neopixel_dataInit>:
/**
 * @brief  	Initialise the LEDbuffer
 * @param 	None
 * @retval	None
 */
void neopixel_dataInit(void){
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
	uint32_t index, buffIndex;
	buffIndex = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	603b      	str	r3, [r7, #0]

	for (index = 0; index < RESET_SLOTS_BEGIN; index++) {
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	e00a      	b.n	800179a <neopixel_dataInit+0x26>
		LEDbuffer[buffIndex] = WS2812_RESET;
 8001784:	4a20      	ldr	r2, [pc, #128]	; (8001808 <neopixel_dataInit+0x94>)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2100      	movs	r1, #0
 800178a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		buffIndex++;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	603b      	str	r3, [r7, #0]
 */
void neopixel_dataInit(void){
	uint32_t index, buffIndex;
	buffIndex = 0;

	for (index = 0; index < RESET_SLOTS_BEGIN; index++) {
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3301      	adds	r3, #1
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b31      	cmp	r3, #49	; 0x31
 800179e:	d9f1      	bls.n	8001784 <neopixel_dataInit+0x10>
		LEDbuffer[buffIndex] = WS2812_RESET;
		buffIndex++;
	}
	for (index = 0; index < LED_DATA_SIZE; index++) {
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	e00a      	b.n	80017bc <neopixel_dataInit+0x48>
		LEDbuffer[buffIndex] = WS2812_0;
 80017a6:	4a18      	ldr	r2, [pc, #96]	; (8001808 <neopixel_dataInit+0x94>)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2123      	movs	r1, #35	; 0x23
 80017ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		buffIndex++;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	3301      	adds	r3, #1
 80017b4:	603b      	str	r3, [r7, #0]

	for (index = 0; index < RESET_SLOTS_BEGIN; index++) {
		LEDbuffer[buffIndex] = WS2812_RESET;
		buffIndex++;
	}
	for (index = 0; index < LED_DATA_SIZE; index++) {
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3301      	adds	r3, #1
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2b5f      	cmp	r3, #95	; 0x5f
 80017c0:	d9f1      	bls.n	80017a6 <neopixel_dataInit+0x32>
		LEDbuffer[buffIndex] = WS2812_0;
		buffIndex++;
	}
	LEDbuffer[buffIndex] = WS2812_0;
 80017c2:	4a11      	ldr	r2, [pc, #68]	; (8001808 <neopixel_dataInit+0x94>)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	2123      	movs	r1, #35	; 0x23
 80017c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffIndex++;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	3301      	adds	r3, #1
 80017d0:	603b      	str	r3, [r7, #0]
	for (index = 0; index < RESET_SLOTS_END; index++) {
 80017d2:	2300      	movs	r3, #0
 80017d4:	607b      	str	r3, [r7, #4]
 80017d6:	e00a      	b.n	80017ee <neopixel_dataInit+0x7a>
		LEDbuffer[buffIndex] = WS2812_RESET;
 80017d8:	4a0b      	ldr	r2, [pc, #44]	; (8001808 <neopixel_dataInit+0x94>)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	2100      	movs	r1, #0
 80017de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		buffIndex++;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	603b      	str	r3, [r7, #0]
		LEDbuffer[buffIndex] = WS2812_0;
		buffIndex++;
	}
	LEDbuffer[buffIndex] = WS2812_0;
	buffIndex++;
	for (index = 0; index < RESET_SLOTS_END; index++) {
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3301      	adds	r3, #1
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b31      	cmp	r3, #49	; 0x31
 80017f2:	d9f1      	bls.n	80017d8 <neopixel_dataInit+0x64>
		LEDbuffer[buffIndex] = WS2812_RESET;
		buffIndex++;
	}
	// Start count of TIM2
	TIM_Cmd(TIM2,ENABLE);
 80017f4:	2101      	movs	r1, #1
 80017f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80017fa:	f001 fbd9 	bl	8002fb0 <TIM_Cmd>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000044 	.word	0x20000044

0800180c <neopixel_setPixelColourRGB>:
 * @param	r: RED intensity
 * @param	g: GREEN intensity
 * @param	b: BLUE intensity
 * @retval	None
 */
void neopixel_setPixelColourRGB(uint8_t n, uint8_t r, uint8_t g, uint8_t b){
 800180c:	b590      	push	{r4, r7, lr}
 800180e:	b08d      	sub	sp, #52	; 0x34
 8001810:	af00      	add	r7, sp, #0
 8001812:	4604      	mov	r4, r0
 8001814:	4608      	mov	r0, r1
 8001816:	4611      	mov	r1, r2
 8001818:	461a      	mov	r2, r3
 800181a:	4623      	mov	r3, r4
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	4603      	mov	r3, r0
 8001820:	71bb      	strb	r3, [r7, #6]
 8001822:	460b      	mov	r3, r1
 8001824:	717b      	strb	r3, [r7, #5]
 8001826:	4613      	mov	r3, r2
 8001828:	713b      	strb	r3, [r7, #4]
	// scale according to brightness
	float _max = (float)max(r,g,b);
 800182a:	79bb      	ldrb	r3, [r7, #6]
 800182c:	7979      	ldrb	r1, [r7, #5]
 800182e:	793a      	ldrb	r2, [r7, #4]
 8001830:	4618      	mov	r0, r3
 8001832:	f000 f9a1 	bl	8001b78 <max>
 8001836:	ee07 0a90 	vmov	s15, r0
 800183a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800183e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	float b_scale = brightness/_max;
 8001842:	4b5b      	ldr	r3, [pc, #364]	; (80019b0 <neopixel_setPixelColourRGB+0x1a4>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	ee07 3a90 	vmov	s15, r3
 800184a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800184e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001856:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	// scale RGB
	r = (uint8_t) ((float)r*b_scale);
 800185a:	79bb      	ldrb	r3, [r7, #6]
 800185c:	ee07 3a90 	vmov	s15, r3
 8001860:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001864:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800186c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001870:	edc7 7a00 	vstr	s15, [r7]
 8001874:	783b      	ldrb	r3, [r7, #0]
 8001876:	71bb      	strb	r3, [r7, #6]
	g = (uint8_t) ((float)g*b_scale);
 8001878:	797b      	ldrb	r3, [r7, #5]
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001882:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800188e:	edc7 7a00 	vstr	s15, [r7]
 8001892:	783b      	ldrb	r3, [r7, #0]
 8001894:	717b      	strb	r3, [r7, #5]
	b = (uint8_t) ((float)b*b_scale);
 8001896:	793b      	ldrb	r3, [r7, #4]
 8001898:	ee07 3a90 	vmov	s15, r3
 800189c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018a0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80018a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ac:	edc7 7a00 	vstr	s15, [r7]
 80018b0:	783b      	ldrb	r3, [r7, #0]
 80018b2:	713b      	strb	r3, [r7, #4]

	uint8_t tempBuffer[24];
	uint32_t i;
	uint32_t LEDindex;
	LEDindex = n % LED_NUMBER;
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	623b      	str	r3, [r7, #32]

	for (i = 0; i < 8; i++) // GREEN data
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018c0:	e013      	b.n	80018ea <neopixel_setPixelColourRGB+0xde>
		tempBuffer[i] = ((g << i) & 0x80) ? WS2812_1 : WS2812_0;
 80018c2:	797a      	ldrb	r2, [r7, #5]
 80018c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <neopixel_setPixelColourRGB+0xca>
 80018d2:	2146      	movs	r1, #70	; 0x46
 80018d4:	e000      	b.n	80018d8 <neopixel_setPixelColourRGB+0xcc>
 80018d6:	2123      	movs	r1, #35	; 0x23
 80018d8:	f107 0208 	add.w	r2, r7, #8
 80018dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018de:	4413      	add	r3, r2
 80018e0:	460a      	mov	r2, r1
 80018e2:	701a      	strb	r2, [r3, #0]
	uint8_t tempBuffer[24];
	uint32_t i;
	uint32_t LEDindex;
	LEDindex = n % LED_NUMBER;

	for (i = 0; i < 8; i++) // GREEN data
 80018e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e6:	3301      	adds	r3, #1
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ec:	2b07      	cmp	r3, #7
 80018ee:	d9e8      	bls.n	80018c2 <neopixel_setPixelColourRGB+0xb6>
		tempBuffer[i] = ((g << i) & 0x80) ? WS2812_1 : WS2812_0;
	for (i = 0; i < 8; i++) // RED
 80018f0:	2300      	movs	r3, #0
 80018f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018f4:	e014      	b.n	8001920 <neopixel_setPixelColourRGB+0x114>
		tempBuffer[8 + i] = ((r << i) & 0x80) ? WS2812_1 : WS2812_0;
 80018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f8:	3308      	adds	r3, #8
 80018fa:	79b9      	ldrb	r1, [r7, #6]
 80018fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001902:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001906:	2a00      	cmp	r2, #0
 8001908:	d001      	beq.n	800190e <neopixel_setPixelColourRGB+0x102>
 800190a:	2246      	movs	r2, #70	; 0x46
 800190c:	e000      	b.n	8001910 <neopixel_setPixelColourRGB+0x104>
 800190e:	2223      	movs	r2, #35	; 0x23
 8001910:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001914:	440b      	add	r3, r1
 8001916:	f803 2c28 	strb.w	r2, [r3, #-40]
	uint32_t LEDindex;
	LEDindex = n % LED_NUMBER;

	for (i = 0; i < 8; i++) // GREEN data
		tempBuffer[i] = ((g << i) & 0x80) ? WS2812_1 : WS2812_0;
	for (i = 0; i < 8; i++) // RED
 800191a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800191c:	3301      	adds	r3, #1
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001922:	2b07      	cmp	r3, #7
 8001924:	d9e7      	bls.n	80018f6 <neopixel_setPixelColourRGB+0xea>
		tempBuffer[8 + i] = ((r << i) & 0x80) ? WS2812_1 : WS2812_0;
	for (i = 0; i < 8; i++) // BLUE
 8001926:	2300      	movs	r3, #0
 8001928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800192a:	e014      	b.n	8001956 <neopixel_setPixelColourRGB+0x14a>
		tempBuffer[16 + i] = ((b << i) & 0x80) ? WS2812_1 : WS2812_0;
 800192c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800192e:	3310      	adds	r3, #16
 8001930:	7939      	ldrb	r1, [r7, #4]
 8001932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001934:	fa01 f202 	lsl.w	r2, r1, r2
 8001938:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800193c:	2a00      	cmp	r2, #0
 800193e:	d001      	beq.n	8001944 <neopixel_setPixelColourRGB+0x138>
 8001940:	2246      	movs	r2, #70	; 0x46
 8001942:	e000      	b.n	8001946 <neopixel_setPixelColourRGB+0x13a>
 8001944:	2223      	movs	r2, #35	; 0x23
 8001946:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800194a:	440b      	add	r3, r1
 800194c:	f803 2c28 	strb.w	r2, [r3, #-40]

	for (i = 0; i < 8; i++) // GREEN data
		tempBuffer[i] = ((g << i) & 0x80) ? WS2812_1 : WS2812_0;
	for (i = 0; i < 8; i++) // RED
		tempBuffer[8 + i] = ((r << i) & 0x80) ? WS2812_1 : WS2812_0;
	for (i = 0; i < 8; i++) // BLUE
 8001950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001952:	3301      	adds	r3, #1
 8001954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001958:	2b07      	cmp	r3, #7
 800195a:	d9e7      	bls.n	800192c <neopixel_setPixelColourRGB+0x120>
		tempBuffer[16 + i] = ((b << i) & 0x80) ? WS2812_1 : WS2812_0;
	TIM_Cmd(TIM2,DISABLE);
 800195c:	2100      	movs	r1, #0
 800195e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001962:	f001 fb25 	bl	8002fb0 <TIM_Cmd>
	for (i = 0; i < 24; i++)
 8001966:	2300      	movs	r3, #0
 8001968:	62fb      	str	r3, [r7, #44]	; 0x2c
 800196a:	e014      	b.n	8001996 <neopixel_setPixelColourRGB+0x18a>
		LEDbuffer[RESET_SLOTS_BEGIN + LEDindex * 24 + i] = tempBuffer[i];
 800196c:	6a3a      	ldr	r2, [r7, #32]
 800196e:	4613      	mov	r3, r2
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	4413      	add	r3, r2
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	461a      	mov	r2, r3
 8001978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197a:	4413      	add	r3, r2
 800197c:	3332      	adds	r3, #50	; 0x32
 800197e:	f107 0108 	add.w	r1, r7, #8
 8001982:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001984:	440a      	add	r2, r1
 8001986:	7812      	ldrb	r2, [r2, #0]
 8001988:	4611      	mov	r1, r2
 800198a:	4a0a      	ldr	r2, [pc, #40]	; (80019b4 <neopixel_setPixelColourRGB+0x1a8>)
 800198c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < 8; i++) // RED
		tempBuffer[8 + i] = ((r << i) & 0x80) ? WS2812_1 : WS2812_0;
	for (i = 0; i < 8; i++) // BLUE
		tempBuffer[16 + i] = ((b << i) & 0x80) ? WS2812_1 : WS2812_0;
	TIM_Cmd(TIM2,DISABLE);
	for (i = 0; i < 24; i++)
 8001990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001992:	3301      	adds	r3, #1
 8001994:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001998:	2b17      	cmp	r3, #23
 800199a:	d9e7      	bls.n	800196c <neopixel_setPixelColourRGB+0x160>
		LEDbuffer[RESET_SLOTS_BEGIN + LEDindex * 24 + i] = tempBuffer[i];
	TIM_Cmd(TIM2,ENABLE);
 800199c:	2101      	movs	r1, #1
 800199e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80019a2:	f001 fb05 	bl	8002fb0 <TIM_Cmd>
}
 80019a6:	bf00      	nop
 80019a8:	3734      	adds	r7, #52	; 0x34
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd90      	pop	{r4, r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000000 	.word	0x20000000
 80019b4:	20000044 	.word	0x20000044

080019b8 <neopixel_setBrightness>:
 * 			- fully bright:	255
 * @param	b: Brightness
 * @retval	None
 */

void neopixel_setBrightness(uint8_t b){
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	71fb      	strb	r3, [r7, #7]
	brightness = b;
 80019c2:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <neopixel_setBrightness+0x1c>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	7013      	strb	r3, [r2, #0]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	20000000 	.word	0x20000000

080019d8 <neopixel_colourRGB>:
 * @param	r: RED intensity
 * @param	g: GREEN intensity
 * @param	b: BLUE intensity
 * @retval	None
 */
uint32_t neopixel_colourRGB(uint8_t r,uint8_t g,uint8_t b){
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	4603      	mov	r3, r0
 80019e0:	71fb      	strb	r3, [r7, #7]
 80019e2:	460b      	mov	r3, r1
 80019e4:	71bb      	strb	r3, [r7, #6]
 80019e6:	4613      	mov	r3, r2
 80019e8:	717b      	strb	r3, [r7, #5]
	return (uint32_t)(r<<16 | g<<8 | b);
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	041a      	lsls	r2, r3, #16
 80019ee:	79bb      	ldrb	r3, [r7, #6]
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	431a      	orrs	r2, r3
 80019f4:	797b      	ldrb	r3, [r7, #5]
 80019f6:	4313      	orrs	r3, r2
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <neopixel_setPixelColour>:
 * @brief 	Set the colour of one led
 * @param	n: Led index
 * @param	c: 32bit RGB colour
 * @retval	None
 */
void neopixel_setPixelColour(uint8_t n, uint32_t c){
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	6039      	str	r1, [r7, #0]
 8001a0e:	71fb      	strb	r3, [r7, #7]
	neopixel_setPixelColourRGB(n,(uint8_t)(c>>16), (uint8_t)(c>>8), (uint8_t)(c));
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	0c1b      	lsrs	r3, r3, #16
 8001a14:	b2d9      	uxtb	r1, r3
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	79f8      	ldrb	r0, [r7, #7]
 8001a22:	f7ff fef3 	bl	800180c <neopixel_setPixelColourRGB>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop

08001a30 <USART2_IRQHandler>:
/**
 * @brief	USART2 Interrupt Handler
 * @param 	None
 * @retval	none
 */
void USART2_IRQHandler(void){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	// Wait until reception
	while(USART_GetFlagStatus(SLAVE_USARTX, USART_FLAG_RXNE)==RESET);
 8001a34:	bf00      	nop
 8001a36:	2120      	movs	r1, #32
 8001a38:	4804      	ldr	r0, [pc, #16]	; (8001a4c <USART2_IRQHandler+0x1c>)
 8001a3a:	f001 fd13 	bl	8003464 <USART_GetFlagStatus>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f8      	beq.n	8001a36 <USART2_IRQHandler+0x6>
	slave_receive();
 8001a44:	f000 f804 	bl	8001a50 <slave_receive>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40004400 	.word	0x40004400

08001a50 <slave_receive>:
/**
 * @brief	receive a byte from slave
 * @param	None
 * @retval	An uint8_t byte of data
 */
uint8_t slave_receive(void){
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	return USART_ReceiveData(SLAVE_USARTX);
 8001a54:	4803      	ldr	r0, [pc, #12]	; (8001a64 <slave_receive+0x14>)
 8001a56:	f001 fcad 	bl	80033b4 <USART_ReceiveData>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	b2db      	uxtb	r3, r3
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40004400 	.word	0x40004400

08001a68 <temperature_init>:
 * 			3) Configure ADC channel8 pin as analog input
 * 			4) Configure ADC1 channel 1
 * 	@param 	None
 * 	@retval None
 */
void temperature_init(void){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0
	// Clock configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001a6e:	2101      	movs	r1, #1
 8001a70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a74:	f000 ffb0 	bl	80029d8 <RCC_APB2PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB,ENABLE);
 8001a78:	2101      	movs	r1, #1
 8001a7a:	2002      	movs	r0, #2
 8001a7c:	f000 ff6c 	bl	8002958 <RCC_AHB1PeriphClockCmd>

	// Analogue pin configuration
	{
		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0;
 8001a80:	2301      	movs	r3, #1
 8001a82:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8001a84:	2303      	movs	r3, #3
 8001a86:	773b      	strb	r3, [r7, #28]
		GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	77fb      	strb	r3, [r7, #31]
		GPIO_Init(GPIOB,&GPIO_InitStruct);
 8001a8c:	f107 0318 	add.w	r3, r7, #24
 8001a90:	4619      	mov	r1, r3
 8001a92:	4813      	ldr	r0, [pc, #76]	; (8001ae0 <temperature_init+0x78>)
 8001a94:	f000 fd5e 	bl	8002554 <GPIO_Init>
	}

	// ADC structure configuration
	{
		ADC_DeInit();
 8001a98:	f000 fa46 	bl	8001f28 <ADC_DeInit>
		ADC_InitTypeDef ADC_InitStruct;
		ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	613b      	str	r3, [r7, #16]
		ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	603b      	str	r3, [r7, #0]
		ADC_InitStruct.ADC_ContinuousConvMode = ENABLE;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	717b      	strb	r3, [r7, #5]
		ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
		ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
		ADC_InitStruct.ADC_NbrOfConversion = 1;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	753b      	strb	r3, [r7, #20]
		ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	713b      	strb	r3, [r7, #4]
		ADC_Init(ADC1,&ADC_InitStruct);
 8001ab8:	463b      	mov	r3, r7
 8001aba:	4619      	mov	r1, r3
 8001abc:	4809      	ldr	r0, [pc, #36]	; (8001ae4 <temperature_init+0x7c>)
 8001abe:	f000 fa41 	bl	8001f44 <ADC_Init>
		ADC_Cmd(ADC1,ENABLE);
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	4807      	ldr	r0, [pc, #28]	; (8001ae4 <temperature_init+0x7c>)
 8001ac6:	f000 fa93 	bl	8001ff0 <ADC_Cmd>
		ADC_RegularChannelConfig(ADC1,ADC_Channel_8,1,ADC_SampleTime_144Cycles);
 8001aca:	2306      	movs	r3, #6
 8001acc:	2201      	movs	r2, #1
 8001ace:	2108      	movs	r1, #8
 8001ad0:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <temperature_init+0x7c>)
 8001ad2:	f000 faa9 	bl	8002028 <ADC_RegularChannelConfig>
	}
}
 8001ad6:	bf00      	nop
 8001ad8:	3720      	adds	r7, #32
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40012000 	.word	0x40012000

08001ae8 <temperature_value>:
/**
 * @brief Read ADC value
 * @param None
 * @retval uint32_t of the ADC value
 */
uint16_t temperature_value(void){
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
	ADC_SoftwareStartConv(ADC1);
 8001aec:	4808      	ldr	r0, [pc, #32]	; (8001b10 <temperature_value+0x28>)
 8001aee:	f000 fb65 	bl	80021bc <ADC_SoftwareStartConv>
	while(!ADC_GetFlagStatus(ADC1,ADC_FLAG_EOC));
 8001af2:	bf00      	nop
 8001af4:	2102      	movs	r1, #2
 8001af6:	4806      	ldr	r0, [pc, #24]	; (8001b10 <temperature_value+0x28>)
 8001af8:	f000 fb7e 	bl	80021f8 <ADC_GetFlagStatus>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f8      	beq.n	8001af4 <temperature_value+0xc>
	return ADC_GetConversionValue(ADC1);
 8001b02:	4803      	ldr	r0, [pc, #12]	; (8001b10 <temperature_value+0x28>)
 8001b04:	f000 fb6a 	bl	80021dc <ADC_GetConversionValue>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40012000 	.word	0x40012000

08001b14 <temperature_read>:
 * @brief Convert the ADC value to its corresponding
 * 			temperature value
 * @param None
 * @retval int32_t of the temperature read
 */
int32_t temperature_read(void){
 8001b14:	b590      	push	{r4, r7, lr}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
	// Convert digital reading to voltage equivalent
	float gradient = 3000.0/0xFFF;
 8001b1a:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <temperature_read+0x58>)
 8001b1c:	607b      	str	r3, [r7, #4]
	float voltage = temperature_value()*gradient;
 8001b1e:	f7ff ffe3 	bl	8001ae8 <temperature_value>
 8001b22:	4603      	mov	r3, r0
 8001b24:	ee07 3a90 	vmov	s15, r3
 8001b28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b34:	edc7 7a00 	vstr	s15, [r7]

	// Convert voltage to temperature
	return (int32_t) ((voltage-500)/10.0);
 8001b38:	edd7 7a00 	vldr	s15, [r7]
 8001b3c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001b70 <temperature_read+0x5c>
 8001b40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b44:	ee17 0a90 	vmov	r0, s15
 8001b48:	f7fe fcb4 	bl	80004b4 <__aeabi_f2d>
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <temperature_read+0x60>)
 8001b52:	f7fe fe2d 	bl	80007b0 <__aeabi_ddiv>
 8001b56:	4603      	mov	r3, r0
 8001b58:	460c      	mov	r4, r1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	4621      	mov	r1, r4
 8001b5e:	f7fe ff0f 	bl	8000980 <__aeabi_d2iz>
 8001b62:	4603      	mov	r3, r0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd90      	pop	{r4, r7, pc}
 8001b6c:	3f3b8bb9 	.word	0x3f3b8bb9
 8001b70:	43fa0000 	.word	0x43fa0000
 8001b74:	40240000 	.word	0x40240000

08001b78 <max>:
 * @param	a: First value
 * @param	b: second value
 * @param	c: Third value
 * @retval	uint32_t of the maximum value
 */
uint32_t max(uint32_t a, uint32_t b, uint32_t c){
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
	return a>b?(a>c?a:c):(b>c?b:c);
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d905      	bls.n	8001b98 <max+0x20>
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4293      	cmp	r3, r2
 8001b92:	bf38      	it	cc
 8001b94:	4613      	movcc	r3, r2
 8001b96:	e004      	b.n	8001ba2 <max+0x2a>
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	bf38      	it	cc
 8001ba0:	4613      	movcc	r3, r2
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop

08001bb0 <delay>:
 * @brief	delay for the number of microsecond
 * @note 	TODO use RTOS delay instead
 * @param	microseconds
 * @retval	None
 */
void delay(uint32_t microseconds) {
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Hangs for specified number of microseconds. */
  volatile uint32_t counter = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60fb      	str	r3, [r7, #12]
  microseconds *= 4;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	607b      	str	r3, [r7, #4]
  for(; counter<microseconds; counter++);
 8001bc2:	e002      	b.n	8001bca <delay+0x1a>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d3f8      	bcc.n	8001bc4 <delay+0x14>
}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop

08001be0 <test_ClockMangement_save_and_load_time>:
/**
 * @brief	Unit testing for time save and load
 * @param	None
 * @retval	None
 */
bool test_ClockMangement_save_and_load_time(void){
 8001be0:	b590      	push	{r4, r7, lr}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef time1, time2;
	/*
	 * time:	01:27:20 PM
	 */
	time1.RTC_H12 = PM;
 8001be6:	2340      	movs	r3, #64	; 0x40
 8001be8:	71fb      	strb	r3, [r7, #7]
	time1.RTC_Hours = 01;
 8001bea:	2301      	movs	r3, #1
 8001bec:	713b      	strb	r3, [r7, #4]
	time1.RTC_Minutes = 27;
 8001bee:	231b      	movs	r3, #27
 8001bf0:	717b      	strb	r3, [r7, #5]
	time1.RTC_Seconds = 20;
 8001bf2:	2314      	movs	r3, #20
 8001bf4:	71bb      	strb	r3, [r7, #6]

	ClockManagement_saveTime(&time1);
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe ff59 	bl	8000ab0 <ClockManagement_saveTime>
	time2 = ClockManagement_loadTime();
 8001bfe:	f7ff f811 	bl	8000c24 <ClockManagement_loadTime>
 8001c02:	4603      	mov	r3, r0
 8001c04:	603b      	str	r3, [r7, #0]

	return assertEqual(time1.RTC_H12, time2.RTC_H12)\
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4610      	mov	r0, r2
 8001c10:	f000 f916 	bl	8001e40 <assertEqual>
 8001c14:	4603      	mov	r3, r0
 8001c16:	461c      	mov	r4, r3
			& assertEqual(time1.RTC_Hours, time2.RTC_Hours)\
 8001c18:	793b      	ldrb	r3, [r7, #4]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	783b      	ldrb	r3, [r7, #0]
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4610      	mov	r0, r2
 8001c22:	f000 f90d 	bl	8001e40 <assertEqual>
 8001c26:	4603      	mov	r3, r0
	time1.RTC_Seconds = 20;

	ClockManagement_saveTime(&time1);
	time2 = ClockManagement_loadTime();

	return assertEqual(time1.RTC_H12, time2.RTC_H12)\
 8001c28:	4023      	ands	r3, r4
 8001c2a:	b2dc      	uxtb	r4, r3
			& assertEqual(time1.RTC_Hours, time2.RTC_Hours)\
			& assertEqual(time1.RTC_Minutes, time2.RTC_Minutes)\
 8001c2c:	797b      	ldrb	r3, [r7, #5]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	787b      	ldrb	r3, [r7, #1]
 8001c32:	4619      	mov	r1, r3
 8001c34:	4610      	mov	r0, r2
 8001c36:	f000 f903 	bl	8001e40 <assertEqual>
 8001c3a:	4603      	mov	r3, r0
	time1.RTC_Seconds = 20;

	ClockManagement_saveTime(&time1);
	time2 = ClockManagement_loadTime();

	return assertEqual(time1.RTC_H12, time2.RTC_H12)\
 8001c3c:	4023      	ands	r3, r4
 8001c3e:	b2dc      	uxtb	r4, r3
			& assertEqual(time1.RTC_Hours, time2.RTC_Hours)\
			& assertEqual(time1.RTC_Minutes, time2.RTC_Minutes)\
			& assertEqual(time1.RTC_Seconds, time2.RTC_Seconds);
 8001c40:	79bb      	ldrb	r3, [r7, #6]
 8001c42:	461a      	mov	r2, r3
 8001c44:	78bb      	ldrb	r3, [r7, #2]
 8001c46:	4619      	mov	r1, r3
 8001c48:	4610      	mov	r0, r2
 8001c4a:	f000 f8f9 	bl	8001e40 <assertEqual>
 8001c4e:	4603      	mov	r3, r0
	time1.RTC_Seconds = 20;

	ClockManagement_saveTime(&time1);
	time2 = ClockManagement_loadTime();

	return assertEqual(time1.RTC_H12, time2.RTC_H12)\
 8001c50:	4023      	ands	r3, r4
 8001c52:	b2db      	uxtb	r3, r3
			& assertEqual(time1.RTC_Hours, time2.RTC_Hours)\
			& assertEqual(time1.RTC_Minutes, time2.RTC_Minutes)\
			& assertEqual(time1.RTC_Seconds, time2.RTC_Seconds);
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd90      	pop	{r4, r7, pc}

08001c5c <test_ClockMangement_save_and_load_date>:
/**
 * @brief	Unit testing for date save and load
 * @param	None
 * @retval	None
 */
bool test_ClockMangement_save_and_load_date(void){
 8001c5c:	b590      	push	{r4, r7, lr}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
	RTC_DateTypeDef date1, date2;
	/*
	 * date:	Friday 2017/03/31
	 */
	date1.RTC_Date = 31;
 8001c62:	231f      	movs	r3, #31
 8001c64:	71bb      	strb	r3, [r7, #6]
	date1.RTC_Month = RTC_Month_March;
 8001c66:	2303      	movs	r3, #3
 8001c68:	717b      	strb	r3, [r7, #5]
	date1.RTC_WeekDay = RTC_Weekday_Friday;
 8001c6a:	2305      	movs	r3, #5
 8001c6c:	713b      	strb	r3, [r7, #4]
	date1.RTC_Year = 17;
 8001c6e:	2311      	movs	r3, #17
 8001c70:	71fb      	strb	r3, [r7, #7]

	ClockManagement_saveDate(&date1);
 8001c72:	1d3b      	adds	r3, r7, #4
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe ff4b 	bl	8000b10 <ClockManagement_saveDate>
	date2 = ClockManagement_loadDate();
 8001c7a:	f7fe fffd 	bl	8000c78 <ClockManagement_loadDate>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	603b      	str	r3, [r7, #0]

	return assertEqual(date1.RTC_Date, date2.RTC_Date)\
 8001c82:	79bb      	ldrb	r3, [r7, #6]
 8001c84:	461a      	mov	r2, r3
 8001c86:	78bb      	ldrb	r3, [r7, #2]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4610      	mov	r0, r2
 8001c8c:	f000 f8d8 	bl	8001e40 <assertEqual>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461c      	mov	r4, r3
			& assertEqual(date1.RTC_Month, date2.RTC_Month)\
 8001c94:	797b      	ldrb	r3, [r7, #5]
 8001c96:	461a      	mov	r2, r3
 8001c98:	787b      	ldrb	r3, [r7, #1]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	f000 f8cf 	bl	8001e40 <assertEqual>
 8001ca2:	4603      	mov	r3, r0
	date1.RTC_Year = 17;

	ClockManagement_saveDate(&date1);
	date2 = ClockManagement_loadDate();

	return assertEqual(date1.RTC_Date, date2.RTC_Date)\
 8001ca4:	4023      	ands	r3, r4
 8001ca6:	b2dc      	uxtb	r4, r3
			& assertEqual(date1.RTC_Month, date2.RTC_Month)\
			& assertEqual(date1.RTC_WeekDay, date2.RTC_WeekDay)\
 8001ca8:	793b      	ldrb	r3, [r7, #4]
 8001caa:	461a      	mov	r2, r3
 8001cac:	783b      	ldrb	r3, [r7, #0]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	f000 f8c5 	bl	8001e40 <assertEqual>
 8001cb6:	4603      	mov	r3, r0
	date1.RTC_Year = 17;

	ClockManagement_saveDate(&date1);
	date2 = ClockManagement_loadDate();

	return assertEqual(date1.RTC_Date, date2.RTC_Date)\
 8001cb8:	4023      	ands	r3, r4
 8001cba:	b2dc      	uxtb	r4, r3
			& assertEqual(date1.RTC_Month, date2.RTC_Month)\
			& assertEqual(date1.RTC_WeekDay, date2.RTC_WeekDay)\
			& assertEqual(date1.RTC_Year, date2.RTC_Year);
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	78fb      	ldrb	r3, [r7, #3]
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	f000 f8bb 	bl	8001e40 <assertEqual>
 8001cca:	4603      	mov	r3, r0
	date1.RTC_Year = 17;

	ClockManagement_saveDate(&date1);
	date2 = ClockManagement_loadDate();

	return assertEqual(date1.RTC_Date, date2.RTC_Date)\
 8001ccc:	4023      	ands	r3, r4
 8001cce:	b2db      	uxtb	r3, r3
			& assertEqual(date1.RTC_Month, date2.RTC_Month)\
			& assertEqual(date1.RTC_WeekDay, date2.RTC_WeekDay)\
			& assertEqual(date1.RTC_Year, date2.RTC_Year);
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd90      	pop	{r4, r7, pc}

08001cd8 <test_ClockMangement_save_and_load_alarm>:
/**
 * @brief	Unit testing for alarm save and load
 * @param	None
 * @retval	None
 */
bool test_ClockMangement_save_and_load_alarm(void){
 8001cd8:	b5b0      	push	{r4, r5, r7, lr}
 8001cda:	b0a4      	sub	sp, #144	; 0x90
 8001cdc:	af00      	add	r7, sp, #0
	Alarm_Definition alarm1, alarm2;
	/*
	 * alarm:	"Wake up!!!" 05:00:00 AM everyday
	 */
	// TODO when assigning name to the alarm, the non used space should be filled by a char FOR TESTING ONLY
	strcpy(alarm1.alarmName,"Wake up!!!000000000000000000000");
 8001cde:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001ce2:	4a4d      	ldr	r2, [pc, #308]	; (8001e18 <test_ClockMangement_save_and_load_alarm+0x140>)
 8001ce4:	461c      	mov	r4, r3
 8001ce6:	4615      	mov	r5, r2
 8001ce8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cec:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001cf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	alarm1.alarmParameters.RTC_AlarmDateWeekDay = 31;
 8001cf4:	231f      	movs	r3, #31
 8001cf6:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
	alarm1.alarmParameters.RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	alarm1.alarmParameters.RTC_AlarmMask = REPEAT_DateWeekDay;
 8001d00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	alarm1.alarmParameters.RTC_AlarmTime.RTC_H12 = AM;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Hours = 05;
 8001d0e:	2305      	movs	r3, #5
 8001d10:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
 8001d20:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001d24:	2108      	movs	r1, #8
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe fe52 	bl	80009d0 <ClockManagement_saveAlarm>
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	2108      	movs	r1, #8
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe ff1d 	bl	8000b70 <ClockManagement_loadAlarm>
 8001d36:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001d3a:	463d      	mov	r5, r7
 8001d3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001d48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001d4c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001d50:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001d54:	4611      	mov	r1, r2
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fa36 	bl	80001c8 <strcmp>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	4618      	mov	r0, r3
 8001d62:	f000 f85b 	bl	8001e1c <assertTrue>
 8001d66:	4603      	mov	r3, r0
 8001d68:	461c      	mov	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDay,alarm2.alarmParameters.RTC_AlarmDateWeekDay )\
 8001d6a:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8001d6e:	461a      	mov	r2, r3
 8001d70:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001d74:	4619      	mov	r1, r3
 8001d76:	4610      	mov	r0, r2
 8001d78:	f000 f862 	bl	8001e40 <assertEqual>
 8001d7c:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001d7e:	4023      	ands	r3, r4
 8001d80:	b2dc      	uxtb	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDay,alarm2.alarmParameters.RTC_AlarmDateWeekDay )\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDaySel,alarm2.alarmParameters.RTC_AlarmDateWeekDaySel)\
 8001d82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d86:	461a      	mov	r2, r3
 8001d88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	f000 f857 	bl	8001e40 <assertEqual>
 8001d92:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001d94:	4023      	ands	r3, r4
 8001d96:	b2dc      	uxtb	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDay,alarm2.alarmParameters.RTC_AlarmDateWeekDay )\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDaySel,alarm2.alarmParameters.RTC_AlarmDateWeekDaySel)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmMask,alarm2.alarmParameters.RTC_AlarmMask)\
 8001d98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001da0:	4619      	mov	r1, r3
 8001da2:	4610      	mov	r0, r2
 8001da4:	f000 f84c 	bl	8001e40 <assertEqual>
 8001da8:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001daa:	4023      	ands	r3, r4
 8001dac:	b2dc      	uxtb	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDay,alarm2.alarmParameters.RTC_AlarmDateWeekDay )\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDaySel,alarm2.alarmParameters.RTC_AlarmDateWeekDaySel)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmMask,alarm2.alarmParameters.RTC_AlarmMask)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_H12,alarm2.alarmParameters.RTC_AlarmTime.RTC_H12)\
 8001dae:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8001db2:	461a      	mov	r2, r3
 8001db4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f000 f840 	bl	8001e40 <assertEqual>
 8001dc0:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001dc2:	4023      	ands	r3, r4
 8001dc4:	b2dc      	uxtb	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDay,alarm2.alarmParameters.RTC_AlarmDateWeekDay )\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDaySel,alarm2.alarmParameters.RTC_AlarmDateWeekDaySel)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmMask,alarm2.alarmParameters.RTC_AlarmMask)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_H12,alarm2.alarmParameters.RTC_AlarmTime.RTC_H12)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Hours,alarm2.alarmParameters.RTC_AlarmTime.RTC_Hours)\
 8001dc6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8001dca:	461a      	mov	r2, r3
 8001dcc:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4610      	mov	r0, r2
 8001dd4:	f000 f834 	bl	8001e40 <assertEqual>
 8001dd8:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001dda:	4023      	ands	r3, r4
 8001ddc:	b2dc      	uxtb	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDay,alarm2.alarmParameters.RTC_AlarmDateWeekDay )\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDaySel,alarm2.alarmParameters.RTC_AlarmDateWeekDaySel)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmMask,alarm2.alarmParameters.RTC_AlarmMask)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_H12,alarm2.alarmParameters.RTC_AlarmTime.RTC_H12)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Hours,alarm2.alarmParameters.RTC_AlarmTime.RTC_Hours)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes,alarm2.alarmParameters.RTC_AlarmTime.RTC_Minutes)\
 8001dde:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8001de2:	461a      	mov	r2, r3
 8001de4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8001de8:	4619      	mov	r1, r3
 8001dea:	4610      	mov	r0, r2
 8001dec:	f000 f828 	bl	8001e40 <assertEqual>
 8001df0:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001df2:	4023      	ands	r3, r4
 8001df4:	b2dc      	uxtb	r4, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmDateWeekDaySel,alarm2.alarmParameters.RTC_AlarmDateWeekDaySel)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmMask,alarm2.alarmParameters.RTC_AlarmMask)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_H12,alarm2.alarmParameters.RTC_AlarmTime.RTC_H12)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Hours,alarm2.alarmParameters.RTC_AlarmTime.RTC_Hours)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes,alarm2.alarmParameters.RTC_AlarmTime.RTC_Minutes)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds,alarm2.alarmParameters.RTC_AlarmTime.RTC_Seconds);
 8001df6:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8001e00:	4619      	mov	r1, r3
 8001e02:	4610      	mov	r0, r2
 8001e04:	f000 f81c 	bl	8001e40 <assertEqual>
 8001e08:	4603      	mov	r3, r0
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes = 00;
	alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds = 00;

	ClockManagement_saveAlarm(&alarm1,ALARM_BASE_ADDRESS);
	alarm2 = ClockManagement_loadAlarm(ALARM_BASE_ADDRESS);
	return assertTrue(strcmp(alarm1.alarmName,alarm2.alarmName))\
 8001e0a:	4023      	ands	r3, r4
 8001e0c:	b2db      	uxtb	r3, r3
			& assertEqual(alarm1.alarmParameters.RTC_AlarmMask,alarm2.alarmParameters.RTC_AlarmMask)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_H12,alarm2.alarmParameters.RTC_AlarmTime.RTC_H12)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Hours,alarm2.alarmParameters.RTC_AlarmTime.RTC_Hours)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Minutes,alarm2.alarmParameters.RTC_AlarmTime.RTC_Minutes)\
			& assertEqual(alarm1.alarmParameters.RTC_AlarmTime.RTC_Seconds,alarm2.alarmParameters.RTC_AlarmTime.RTC_Seconds);
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3790      	adds	r7, #144	; 0x90
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bdb0      	pop	{r4, r5, r7, pc}
 8001e16:	bf00      	nop
 8001e18:	08003a8c 	.word	0x08003a8c

08001e1c <assertTrue>:
/**
 * @brief	Assert than condition is true
 * @param	condition
 * @return bool: result of assertion
 */
bool assertTrue(bool condition){
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
	return condition==true?true:false;
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	bf0c      	ite	eq
 8001e2c:	2301      	moveq	r3, #1
 8001e2e:	2300      	movne	r3, #0
 8001e30:	b2db      	uxtb	r3, r3
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop

08001e40 <assertEqual>:
 * @brief	Assert than a equals b
 * @param	a
 * @param 	b
 * @return 	bool: result of assertion
 */
bool assertEqual(int a, int b){
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
	return a==b?true:false;
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	bf0c      	ite	eq
 8001e52:	2301      	moveq	r3, #1
 8001e54:	2300      	movne	r3, #0
 8001e56:	b2db      	uxtb	r3, r3
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	73fb      	strb	r3, [r7, #15]
 8001e70:	2300      	movs	r3, #0
 8001e72:	73bb      	strb	r3, [r7, #14]
 8001e74:	230f      	movs	r3, #15
 8001e76:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	78db      	ldrb	r3, [r3, #3]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d038      	beq.n	8001ef2 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001e80:	4b27      	ldr	r3, [pc, #156]	; (8001f20 <NVIC_Init+0xbc>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001e8a:	0a1b      	lsrs	r3, r3, #8
 8001e8c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
 8001e90:	f1c3 0304 	rsb	r3, r3, #4
 8001e94:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8001e96:	7b7a      	ldrb	r2, [r7, #13]
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	fa42 f303 	asr.w	r3, r2, r3
 8001e9e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	785b      	ldrb	r3, [r3, #1]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	7bbb      	ldrb	r3, [r7, #14]
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	789a      	ldrb	r2, [r3, #2]
 8001eb2:	7b7b      	ldrb	r3, [r7, #13]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	011b      	lsls	r3, r3, #4
 8001ec2:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001ec4:	4a17      	ldr	r2, [pc, #92]	; (8001f24 <NVIC_Init+0xc0>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	4413      	add	r3, r2
 8001ecc:	7bfa      	ldrb	r2, [r7, #15]
 8001ece:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001ed2:	4a14      	ldr	r2, [pc, #80]	; (8001f24 <NVIC_Init+0xc0>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	095b      	lsrs	r3, r3, #5
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	f003 031f 	and.w	r3, r3, #31
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001eec:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001ef0:	e00f      	b.n	8001f12 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001ef2:	490c      	ldr	r1, [pc, #48]	; (8001f24 <NVIC_Init+0xc0>)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	095b      	lsrs	r3, r3, #5
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	f003 031f 	and.w	r3, r3, #31
 8001f06:	2201      	movs	r2, #1
 8001f08:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001f0a:	f100 0320 	add.w	r3, r0, #32
 8001f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001f12:	bf00      	nop
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	e000ed00 	.word	0xe000ed00
 8001f24:	e000e100 	.word	0xe000e100

08001f28 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f32:	f000 fd91 	bl	8002a58 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 8001f36:	2100      	movs	r1, #0
 8001f38:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f3c:	f000 fd8c 	bl	8002a58 <RCC_APB2PeriphResetCmd>
}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001f62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f66:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	791b      	ldrb	r3, [r3, #4]
 8001f6c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8001f72:	4313      	orrs	r3, r2
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	4b18      	ldr	r3, [pc, #96]	; (8001fec <ADC_Init+0xa8>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8001f96:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8001f9c:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	795b      	ldrb	r3, [r3, #5]
 8001fa2:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001fbe:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	7d1b      	ldrb	r3, [r3, #20]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	7afb      	ldrb	r3, [r7, #11]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8001fce:	7afb      	ldrb	r3, [r7, #11]
 8001fd0:	051b      	lsls	r3, r3, #20
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001fde:	bf00      	nop
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	c0fff7fd 	.word	0xc0fff7fd

08001ff0 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001ffc:	78fb      	ldrb	r3, [r7, #3]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d006      	beq.n	8002010 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f043 0201 	orr.w	r2, r3, #1
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800200e:	e005      	b.n	800201c <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f023 0201 	bic.w	r2, r3, #1
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	609a      	str	r2, [r3, #8]
  }
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	4608      	mov	r0, r1
 8002032:	4611      	mov	r1, r2
 8002034:	461a      	mov	r2, r3
 8002036:	4603      	mov	r3, r0
 8002038:	70fb      	strb	r3, [r7, #3]
 800203a:	460b      	mov	r3, r1
 800203c:	70bb      	strb	r3, [r7, #2]
 800203e:	4613      	mov	r3, r2
 8002040:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	2300      	movs	r3, #0
 8002048:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800204a:	78fb      	ldrb	r3, [r7, #3]
 800204c:	2b09      	cmp	r3, #9
 800204e:	d923      	bls.n	8002098 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	f1a3 020a 	sub.w	r2, r3, #10
 800205c:	4613      	mov	r3, r2
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	4413      	add	r3, r2
 8002062:	2207      	movs	r2, #7
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	43db      	mvns	r3, r3
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4013      	ands	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8002074:	7879      	ldrb	r1, [r7, #1]
 8002076:	78fb      	ldrb	r3, [r7, #3]
 8002078:	f1a3 020a 	sub.w	r2, r3, #10
 800207c:	4613      	mov	r3, r2
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4413      	add	r3, r2
 8002082:	fa01 f303 	lsl.w	r3, r1, r3
 8002086:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	4313      	orrs	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	e01e      	b.n	80020d6 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 800209e:	78fa      	ldrb	r2, [r7, #3]
 80020a0:	4613      	mov	r3, r2
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	4413      	add	r3, r2
 80020a6:	2207      	movs	r2, #7
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	43db      	mvns	r3, r3
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	4013      	ands	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80020b8:	7879      	ldrb	r1, [r7, #1]
 80020ba:	78fa      	ldrb	r2, [r7, #3]
 80020bc:	4613      	mov	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4413      	add	r3, r2
 80020c2:	fa01 f303 	lsl.w	r3, r1, r3
 80020c6:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80020d6:	78bb      	ldrb	r3, [r7, #2]
 80020d8:	2b06      	cmp	r3, #6
 80020da:	d821      	bhi.n	8002120 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020e0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80020e2:	78bb      	ldrb	r3, [r7, #2]
 80020e4:	1e5a      	subs	r2, r3, #1
 80020e6:	4613      	mov	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	221f      	movs	r2, #31
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	43db      	mvns	r3, r3
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	4013      	ands	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80020fe:	78f9      	ldrb	r1, [r7, #3]
 8002100:	78bb      	ldrb	r3, [r7, #2]
 8002102:	1e5a      	subs	r2, r3, #1
 8002104:	4613      	mov	r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	4413      	add	r3, r2
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002110:	68fa      	ldr	r2, [r7, #12]
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	4313      	orrs	r3, r2
 8002116:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800211e:	e047      	b.n	80021b0 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8002120:	78bb      	ldrb	r3, [r7, #2]
 8002122:	2b0c      	cmp	r3, #12
 8002124:	d821      	bhi.n	800216a <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800212c:	78bb      	ldrb	r3, [r7, #2]
 800212e:	1fda      	subs	r2, r3, #7
 8002130:	4613      	mov	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	221f      	movs	r2, #31
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	43db      	mvns	r3, r3
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	4013      	ands	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8002148:	78f9      	ldrb	r1, [r7, #3]
 800214a:	78bb      	ldrb	r3, [r7, #2]
 800214c:	1fda      	subs	r2, r3, #7
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	fa01 f303 	lsl.w	r3, r1, r3
 8002158:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8002168:	e022      	b.n	80021b0 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8002170:	78bb      	ldrb	r3, [r7, #2]
 8002172:	f1a3 020d 	sub.w	r2, r3, #13
 8002176:	4613      	mov	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	221f      	movs	r2, #31
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	43db      	mvns	r3, r3
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	4013      	ands	r3, r2
 800218c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800218e:	78f9      	ldrb	r1, [r7, #3]
 8002190:	78bb      	ldrb	r3, [r7, #2]
 8002192:	f1a3 020d 	sub.w	r2, r3, #13
 8002196:	4613      	mov	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	4413      	add	r3, r2
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	609a      	str	r2, [r3, #8]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e8:	b29b      	uxth	r3, r3
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	460b      	mov	r3, r1
 8002202:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8002204:	2300      	movs	r3, #0
 8002206:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	78fb      	ldrb	r3, [r7, #3]
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8002214:	2301      	movs	r3, #1
 8002216:	73fb      	strb	r3, [r7, #15]
 8002218:	e001      	b.n	800221e <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 800221e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 800223c:	4b08      	ldr	r3, [pc, #32]	; (8002260 <DAC_SetChannel1Data+0x34>)
 800223e:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	3308      	adds	r3, #8
 8002248:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	461a      	mov	r2, r3
 800224e:	887b      	ldrh	r3, [r7, #2]
 8002250:	6013      	str	r3, [r2, #0]
}
 8002252:	bf00      	nop
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40007400 	.word	0x40007400

08002264 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	4b25      	ldr	r3, [pc, #148]	; (8002310 <DMA_Init+0xac>)
 800227c:	4013      	ands	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800228e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800229a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80022a6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ac:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80022b2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b8:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	4313      	orrs	r3, r2
 80022be:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f023 0307 	bic.w	r3, r3, #7
 80022d2:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022dc:	4313      	orrs	r3, r2
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	691a      	ldr	r2, [r3, #16]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	60da      	str	r2, [r3, #12]
}
 8002302:	bf00      	nop
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	f01c803f 	.word	0xf01c803f

08002314 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002320:	78fb      	ldrb	r3, [r7, #3]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d006      	beq.n	8002334 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f043 0201 	orr.w	r2, r3, #1
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8002332:	e005      	b.n	8002340 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 0201 	bic.w	r2, r3, #1
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	601a      	str	r2, [r3, #0]
  }
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8002354:	2300      	movs	r3, #0
 8002356:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
 8002368:	e001      	b.n	800236e <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800237c:	b480      	push	{r7}
 800237e:	b087      	sub	sp, #28
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8002386:	2300      	movs	r3, #0
 8002388:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a15      	ldr	r2, [pc, #84]	; (80023e8 <DMA_GetFlagStatus+0x6c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d802      	bhi.n	800239c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002396:	4b15      	ldr	r3, [pc, #84]	; (80023ec <DMA_GetFlagStatus+0x70>)
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	e001      	b.n	80023a0 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800239c:	4b14      	ldr	r3, [pc, #80]	; (80023f0 <DMA_GetFlagStatus+0x74>)
 800239e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	e002      	b.n	80023b8 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80023be:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80023c2:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	4013      	ands	r3, r2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80023ce:	2301      	movs	r3, #1
 80023d0:	75fb      	strb	r3, [r7, #23]
 80023d2:	e001      	b.n	80023d8 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80023d4:	2300      	movs	r3, #0
 80023d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	371c      	adds	r7, #28
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	4002640f 	.word	0x4002640f
 80023ec:	40026000 	.word	0x40026000
 80023f0:	40026400 	.word	0x40026400

080023f4 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a10      	ldr	r2, [pc, #64]	; (8002444 <DMA_ClearFlag+0x50>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d802      	bhi.n	800240c <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002406:	4b10      	ldr	r3, [pc, #64]	; (8002448 <DMA_ClearFlag+0x54>)
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	e001      	b.n	8002410 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 800240c:	4b0f      	ldr	r3, [pc, #60]	; (800244c <DMA_ClearFlag+0x58>)
 800240e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d007      	beq.n	800242a <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002420:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002428:	e006      	b.n	8002438 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002430:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	6093      	str	r3, [r2, #8]
  }    
}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	4002640f 	.word	0x4002640f
 8002448:	40026000 	.word	0x40026000
 800244c:	40026400 	.word	0x40026400

08002450 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800245c:	4b34      	ldr	r3, [pc, #208]	; (8002530 <EXTI_Init+0xe0>)
 800245e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	799b      	ldrb	r3, [r3, #6]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d04f      	beq.n	8002508 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8002468:	4931      	ldr	r1, [pc, #196]	; (8002530 <EXTI_Init+0xe0>)
 800246a:	4b31      	ldr	r3, [pc, #196]	; (8002530 <EXTI_Init+0xe0>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	43db      	mvns	r3, r3
 8002474:	4013      	ands	r3, r2
 8002476:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8002478:	492d      	ldr	r1, [pc, #180]	; (8002530 <EXTI_Init+0xe0>)
 800247a:	4b2d      	ldr	r3, [pc, #180]	; (8002530 <EXTI_Init+0xe0>)
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	43db      	mvns	r3, r3
 8002484:	4013      	ands	r3, r2
 8002486:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	791b      	ldrb	r3, [r3, #4]
 800248c:	461a      	mov	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4413      	add	r3, r2
 8002492:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	6811      	ldr	r1, [r2, #0]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80024a2:	4923      	ldr	r1, [pc, #140]	; (8002530 <EXTI_Init+0xe0>)
 80024a4:	4b22      	ldr	r3, [pc, #136]	; (8002530 <EXTI_Init+0xe0>)
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4013      	ands	r3, r2
 80024b0:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80024b2:	491f      	ldr	r1, [pc, #124]	; (8002530 <EXTI_Init+0xe0>)
 80024b4:	4b1e      	ldr	r3, [pc, #120]	; (8002530 <EXTI_Init+0xe0>)
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	43db      	mvns	r3, r3
 80024be:	4013      	ands	r3, r2
 80024c0:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	795b      	ldrb	r3, [r3, #5]
 80024c6:	2b10      	cmp	r3, #16
 80024c8:	d10e      	bne.n	80024e8 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80024ca:	4919      	ldr	r1, [pc, #100]	; (8002530 <EXTI_Init+0xe0>)
 80024cc:	4b18      	ldr	r3, [pc, #96]	; (8002530 <EXTI_Init+0xe0>)
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80024d8:	4915      	ldr	r1, [pc, #84]	; (8002530 <EXTI_Init+0xe0>)
 80024da:	4b15      	ldr	r3, [pc, #84]	; (8002530 <EXTI_Init+0xe0>)
 80024dc:	68da      	ldr	r2, [r3, #12]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80024e6:	e01d      	b.n	8002524 <EXTI_Init+0xd4>
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 80024e8:	4b11      	ldr	r3, [pc, #68]	; (8002530 <EXTI_Init+0xe0>)
 80024ea:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	795b      	ldrb	r3, [r3, #5]
 80024f0:	461a      	mov	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4413      	add	r3, r2
 80024f6:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	6811      	ldr	r1, [r2, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6812      	ldr	r2, [r2, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	601a      	str	r2, [r3, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8002506:	e00d      	b.n	8002524 <EXTI_Init+0xd4>
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	791b      	ldrb	r3, [r3, #4]
 800250c:	461a      	mov	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	4413      	add	r3, r2
 8002512:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	6811      	ldr	r1, [r2, #0]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	43d2      	mvns	r2, r2
 8002520:	400a      	ands	r2, r1
 8002522:	601a      	str	r2, [r3, #0]
  }
}
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40013c00 	.word	0x40013c00

08002534 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800253c:	4a04      	ldr	r2, [pc, #16]	; (8002550 <EXTI_ClearITPendingBit+0x1c>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6153      	str	r3, [r2, #20]
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40013c00 	.word	0x40013c00

08002554 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002554:	b480      	push	{r7}
 8002556:	b087      	sub	sp, #28
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800255e:	2300      	movs	r3, #0
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	2300      	movs	r3, #0
 8002564:	613b      	str	r3, [r7, #16]
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e076      	b.n	800265e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002570:	2201      	movs	r2, #1
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	4013      	ands	r3, r2
 8002582:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8002584:	68fa      	ldr	r2, [r7, #12]
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d165      	bne.n	8002658 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	2103      	movs	r1, #3
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	401a      	ands	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	791b      	ldrb	r3, [r3, #4]
 80025aa:	4619      	mov	r1, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	791b      	ldrb	r3, [r3, #4]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d003      	beq.n	80025ca <GPIO_Init+0x76>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	791b      	ldrb	r3, [r3, #4]
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d12e      	bne.n	8002628 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	2103      	movs	r1, #3
 80025d4:	fa01 f303 	lsl.w	r3, r1, r3
 80025d8:	43db      	mvns	r3, r3
 80025da:	401a      	ands	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	795b      	ldrb	r3, [r3, #5]
 80025e8:	4619      	mov	r1, r3
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	fa01 f303 	lsl.w	r3, r1, r3
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2101      	movs	r1, #1
 8002602:	fa01 f303 	lsl.w	r3, r1, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	401a      	ands	r2, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	799b      	ldrb	r3, [r3, #6]
 8002616:	4619      	mov	r1, r3
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	b29b      	uxth	r3, r3
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	b29b      	uxth	r3, r3
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	b29b      	uxth	r3, r3
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2103      	movs	r1, #3
 8002634:	fa01 f303 	lsl.w	r3, r1, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	401a      	ands	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	79db      	ldrb	r3, [r3, #7]
 8002648:	4619      	mov	r1, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	3301      	adds	r3, #1
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b0f      	cmp	r3, #15
 8002662:	d985      	bls.n	8002570 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002664:	bf00      	nop
 8002666:	371c      	adds	r7, #28
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	460b      	mov	r3, r1
 800267a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	887a      	ldrh	r2, [r7, #2]
 8002680:	831a      	strh	r2, [r3, #24]
}
 8002682:	bf00      	nop
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop

08002690 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	887a      	ldrh	r2, [r7, #2]
 80026a0:	835a      	strh	r2, [r3, #26]
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop

080026b0 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	695a      	ldr	r2, [r3, #20]
 80026c0:	887b      	ldrh	r3, [r7, #2]
 80026c2:	405a      	eors	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	615a      	str	r2, [r3, #20]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	460b      	mov	r3, r1
 80026de:	807b      	strh	r3, [r7, #2]
 80026e0:	4613      	mov	r3, r2
 80026e2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80026e4:	2300      	movs	r3, #0
 80026e6:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80026e8:	2300      	movs	r3, #0
 80026ea:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80026ec:	787a      	ldrb	r2, [r7, #1]
 80026ee:	887b      	ldrh	r3, [r7, #2]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80026fc:	887b      	ldrh	r3, [r7, #2]
 80026fe:	08db      	lsrs	r3, r3, #3
 8002700:	b29b      	uxth	r3, r3
 8002702:	4618      	mov	r0, r3
 8002704:	887b      	ldrh	r3, [r7, #2]
 8002706:	08db      	lsrs	r3, r3, #3
 8002708:	b29b      	uxth	r3, r3
 800270a:	461a      	mov	r2, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3208      	adds	r2, #8
 8002710:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002714:	887b      	ldrh	r3, [r7, #2]
 8002716:	f003 0307 	and.w	r3, r3, #7
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	210f      	movs	r1, #15
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	ea02 0103 	and.w	r1, r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f100 0208 	add.w	r2, r0, #8
 800272e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002732:	887b      	ldrh	r3, [r7, #2]
 8002734:	08db      	lsrs	r3, r3, #3
 8002736:	b29b      	uxth	r3, r3
 8002738:	461a      	mov	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3208      	adds	r2, #8
 800273e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	4313      	orrs	r3, r2
 8002746:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002748:	887b      	ldrh	r3, [r7, #2]
 800274a:	08db      	lsrs	r3, r3, #3
 800274c:	b29b      	uxth	r3, r3
 800274e:	461a      	mov	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3208      	adds	r2, #8
 8002754:	68b9      	ldr	r1, [r7, #8]
 8002756:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop

08002768 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8002772:	4a04      	ldr	r2, [pc, #16]	; (8002784 <PWR_BackupAccessCmd+0x1c>)
 8002774:	79fb      	ldrb	r3, [r7, #7]
 8002776:	6013      	str	r3, [r2, #0]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	420e0020 	.word	0x420e0020

08002788 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8002788:	b480      	push	{r7}
 800278a:	b089      	sub	sp, #36	; 0x24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8002790:	2300      	movs	r3, #0
 8002792:	61bb      	str	r3, [r7, #24]
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
 8002798:	2300      	movs	r3, #0
 800279a:	61fb      	str	r3, [r7, #28]
 800279c:	2302      	movs	r3, #2
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	2300      	movs	r3, #0
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	2302      	movs	r3, #2
 80027a6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80027a8:	4b48      	ldr	r3, [pc, #288]	; (80028cc <RCC_GetClocksFreq+0x144>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 030c 	and.w	r3, r3, #12
 80027b0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d007      	beq.n	80027c8 <RCC_GetClocksFreq+0x40>
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d009      	beq.n	80027d0 <RCC_GetClocksFreq+0x48>
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d13f      	bne.n	8002840 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a43      	ldr	r2, [pc, #268]	; (80028d0 <RCC_GetClocksFreq+0x148>)
 80027c4:	601a      	str	r2, [r3, #0]
      break;
 80027c6:	e03f      	b.n	8002848 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4a42      	ldr	r2, [pc, #264]	; (80028d4 <RCC_GetClocksFreq+0x14c>)
 80027cc:	601a      	str	r2, [r3, #0]
      break;
 80027ce:	e03b      	b.n	8002848 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80027d0:	4b3e      	ldr	r3, [pc, #248]	; (80028cc <RCC_GetClocksFreq+0x144>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027d8:	0d9b      	lsrs	r3, r3, #22
 80027da:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027dc:	4b3b      	ldr	r3, [pc, #236]	; (80028cc <RCC_GetClocksFreq+0x144>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027e4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00d      	beq.n	8002808 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80027ec:	4a39      	ldr	r2, [pc, #228]	; (80028d4 <RCC_GetClocksFreq+0x14c>)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80027f4:	4b35      	ldr	r3, [pc, #212]	; (80028cc <RCC_GetClocksFreq+0x144>)
 80027f6:	6859      	ldr	r1, [r3, #4]
 80027f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80027fc:	400b      	ands	r3, r1
 80027fe:	099b      	lsrs	r3, r3, #6
 8002800:	fb03 f302 	mul.w	r3, r3, r2
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	e00c      	b.n	8002822 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8002808:	4a31      	ldr	r2, [pc, #196]	; (80028d0 <RCC_GetClocksFreq+0x148>)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002810:	4b2e      	ldr	r3, [pc, #184]	; (80028cc <RCC_GetClocksFreq+0x144>)
 8002812:	6859      	ldr	r1, [r3, #4]
 8002814:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002818:	400b      	ands	r3, r1
 800281a:	099b      	lsrs	r3, r3, #6
 800281c:	fb03 f302 	mul.w	r3, r3, r2
 8002820:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002822:	4b2a      	ldr	r3, [pc, #168]	; (80028cc <RCC_GetClocksFreq+0x144>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800282a:	0c1b      	lsrs	r3, r3, #16
 800282c:	3301      	adds	r3, #1
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8002832:	69fa      	ldr	r2, [r7, #28]
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	fbb2 f2f3 	udiv	r2, r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	601a      	str	r2, [r3, #0]
      break;
 800283e:	e003      	b.n	8002848 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a23      	ldr	r2, [pc, #140]	; (80028d0 <RCC_GetClocksFreq+0x148>)
 8002844:	601a      	str	r2, [r3, #0]
      break;
 8002846:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002848:	4b20      	ldr	r3, [pc, #128]	; (80028cc <RCC_GetClocksFreq+0x144>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002850:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	091b      	lsrs	r3, r3, #4
 8002856:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002858:	4a1f      	ldr	r2, [pc, #124]	; (80028d8 <RCC_GetClocksFreq+0x150>)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	4413      	add	r3, r2
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	b2db      	uxtb	r3, r3
 8002862:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	40da      	lsrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8002870:	4b16      	ldr	r3, [pc, #88]	; (80028cc <RCC_GetClocksFreq+0x144>)
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002878:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	0a9b      	lsrs	r3, r3, #10
 800287e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8002880:	4a15      	ldr	r2, [pc, #84]	; (80028d8 <RCC_GetClocksFreq+0x150>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	4413      	add	r3, r2
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	40da      	lsrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8002898:	4b0c      	ldr	r3, [pc, #48]	; (80028cc <RCC_GetClocksFreq+0x144>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80028a0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	0b5b      	lsrs	r3, r3, #13
 80028a6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80028a8:	4a0b      	ldr	r2, [pc, #44]	; (80028d8 <RCC_GetClocksFreq+0x150>)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	4413      	add	r3, r2
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	40da      	lsrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	60da      	str	r2, [r3, #12]
}
 80028c0:	bf00      	nop
 80028c2:	3724      	adds	r7, #36	; 0x24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	40023800 	.word	0x40023800
 80028d0:	00f42400 	.word	0x00f42400
 80028d4:	007a1200 	.word	0x007a1200
 80028d8:	20000004 	.word	0x20000004

080028dc <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80028f2:	d111      	bne.n	8002918 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <RCC_RTCCLKConfig+0x58>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002900:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	4313      	orrs	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8002912:	4a08      	ldr	r2, [pc, #32]	; (8002934 <RCC_RTCCLKConfig+0x58>)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8002918:	4906      	ldr	r1, [pc, #24]	; (8002934 <RCC_RTCCLKConfig+0x58>)
 800291a:	4b06      	ldr	r3, [pc, #24]	; (8002934 <RCC_RTCCLKConfig+0x58>)
 800291c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002924:	4313      	orrs	r3, r2
 8002926:	670b      	str	r3, [r1, #112]	; 0x70
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	40023800 	.word	0x40023800

08002938 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8002942:	4a04      	ldr	r2, [pc, #16]	; (8002954 <RCC_RTCCLKCmd+0x1c>)
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	6013      	str	r3, [r2, #0]
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	42470e3c 	.word	0x42470e3c

08002958 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	460b      	mov	r3, r1
 8002962:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d006      	beq.n	8002978 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800296a:	490a      	ldr	r1, [pc, #40]	; (8002994 <RCC_AHB1PeriphClockCmd+0x3c>)
 800296c:	4b09      	ldr	r3, [pc, #36]	; (8002994 <RCC_AHB1PeriphClockCmd+0x3c>)
 800296e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4313      	orrs	r3, r2
 8002974:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8002976:	e006      	b.n	8002986 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002978:	4906      	ldr	r1, [pc, #24]	; (8002994 <RCC_AHB1PeriphClockCmd+0x3c>)
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <RCC_AHB1PeriphClockCmd+0x3c>)
 800297c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	43db      	mvns	r3, r3
 8002982:	4013      	ands	r3, r2
 8002984:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40023800 	.word	0x40023800

08002998 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d006      	beq.n	80029b8 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80029aa:	490a      	ldr	r1, [pc, #40]	; (80029d4 <RCC_APB1PeriphClockCmd+0x3c>)
 80029ac:	4b09      	ldr	r3, [pc, #36]	; (80029d4 <RCC_APB1PeriphClockCmd+0x3c>)
 80029ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80029b6:	e006      	b.n	80029c6 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80029b8:	4906      	ldr	r1, [pc, #24]	; (80029d4 <RCC_APB1PeriphClockCmd+0x3c>)
 80029ba:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <RCC_APB1PeriphClockCmd+0x3c>)
 80029bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	4013      	ands	r3, r2
 80029c4:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40023800 	.word	0x40023800

080029d8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	460b      	mov	r3, r1
 80029e2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80029e4:	78fb      	ldrb	r3, [r7, #3]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d006      	beq.n	80029f8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80029ea:	490a      	ldr	r1, [pc, #40]	; (8002a14 <RCC_APB2PeriphClockCmd+0x3c>)
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <RCC_APB2PeriphClockCmd+0x3c>)
 80029ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80029f6:	e006      	b.n	8002a06 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80029f8:	4906      	ldr	r1, [pc, #24]	; (8002a14 <RCC_APB2PeriphClockCmd+0x3c>)
 80029fa:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <RCC_APB2PeriphClockCmd+0x3c>)
 80029fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	4013      	ands	r3, r2
 8002a04:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800

08002a18 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a24:	78fb      	ldrb	r3, [r7, #3]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d006      	beq.n	8002a38 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8002a2a:	490a      	ldr	r1, [pc, #40]	; (8002a54 <RCC_APB1PeriphResetCmd+0x3c>)
 8002a2c:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <RCC_APB1PeriphResetCmd+0x3c>)
 8002a2e:	6a1a      	ldr	r2, [r3, #32]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8002a36:	e006      	b.n	8002a46 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8002a38:	4906      	ldr	r1, [pc, #24]	; (8002a54 <RCC_APB1PeriphResetCmd+0x3c>)
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <RCC_APB1PeriphResetCmd+0x3c>)
 8002a3c:	6a1a      	ldr	r2, [r3, #32]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	43db      	mvns	r3, r3
 8002a42:	4013      	ands	r3, r2
 8002a44:	620b      	str	r3, [r1, #32]
  }
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40023800 	.word	0x40023800

08002a58 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002a64:	78fb      	ldrb	r3, [r7, #3]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d006      	beq.n	8002a78 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002a6a:	490a      	ldr	r1, [pc, #40]	; (8002a94 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a6c:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8002a76:	e006      	b.n	8002a86 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002a78:	4906      	ldr	r1, [pc, #24]	; (8002a94 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a7a:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <RCC_APB2PeriphResetCmd+0x3c>)
 8002a7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	43db      	mvns	r3, r3
 8002a82:	4013      	ands	r3, r2
 8002a84:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	40023800 	.word	0x40023800

08002a98 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002aa4:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <RTC_Init+0x74>)
 8002aa6:	22ca      	movs	r2, #202	; 0xca
 8002aa8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <RTC_Init+0x74>)
 8002aac:	2253      	movs	r2, #83	; 0x53
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8002ab0:	f000 f82e 	bl	8002b10 <RTC_EnterInitMode>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d102      	bne.n	8002ac0 <RTC_Init+0x28>
  {
    status = ERROR;
 8002aba:	2300      	movs	r3, #0
 8002abc:	73fb      	strb	r3, [r7, #15]
 8002abe:	e01c      	b.n	8002afa <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8002ac0:	4a12      	ldr	r2, [pc, #72]	; (8002b0c <RTC_Init+0x74>)
 8002ac2:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <RTC_Init+0x74>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002aca:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8002acc:	490f      	ldr	r1, [pc, #60]	; (8002b0c <RTC_Init+0x74>)
 8002ace:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <RTC_Init+0x74>)
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8002ada:	4a0c      	ldr	r2, [pc, #48]	; (8002b0c <RTC_Init+0x74>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8002ae2:	490a      	ldr	r1, [pc, #40]	; (8002b0c <RTC_Init+0x74>)
 8002ae4:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <RTC_Init+0x74>)
 8002ae6:	691a      	ldr	r2, [r3, #16]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	041b      	lsls	r3, r3, #16
 8002aee:	4313      	orrs	r3, r2
 8002af0:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8002af2:	f000 f847 	bl	8002b84 <RTC_ExitInitMode>

    status = SUCCESS;    
 8002af6:	2301      	movs	r3, #1
 8002af8:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8002afa:	4b04      	ldr	r3, [pc, #16]	; (8002b0c <RTC_Init+0x74>)
 8002afc:	22ff      	movs	r2, #255	; 0xff
 8002afe:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40002800 	.word	0x40002800

08002b10 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002b22:	4b17      	ldr	r3, [pc, #92]	; (8002b80 <RTC_EnterInitMode+0x70>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d11e      	bne.n	8002b6c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8002b2e:	4b14      	ldr	r3, [pc, #80]	; (8002b80 <RTC_EnterInitMode+0x70>)
 8002b30:	f04f 32ff 	mov.w	r2, #4294967295
 8002b34:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8002b36:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <RTC_EnterInitMode+0x70>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b3e:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3301      	adds	r3, #1
 8002b44:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b4c:	d002      	beq.n	8002b54 <RTC_EnterInitMode+0x44>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0f0      	beq.n	8002b36 <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8002b54:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <RTC_EnterInitMode+0x70>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d002      	beq.n	8002b66 <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 8002b60:	2301      	movs	r3, #1
 8002b62:	73fb      	strb	r3, [r7, #15]
 8002b64:	e004      	b.n	8002b70 <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 8002b66:	2300      	movs	r3, #0
 8002b68:	73fb      	strb	r3, [r7, #15]
 8002b6a:	e001      	b.n	8002b70 <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3714      	adds	r7, #20
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	40002800 	.word	0x40002800

08002b84 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8002b88:	4a05      	ldr	r2, [pc, #20]	; (8002ba0 <RTC_ExitInitMode+0x1c>)
 8002b8a:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <RTC_ExitInitMode+0x1c>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b92:	60d3      	str	r3, [r2, #12]
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40002800 	.word	0x40002800

08002ba4 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 8002baa:	2300      	movs	r3, #0
 8002bac:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002bb6:	4b18      	ldr	r3, [pc, #96]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002bb8:	22ca      	movs	r2, #202	; 0xca
 8002bba:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8002bbc:	4b16      	ldr	r3, [pc, #88]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002bbe:	2253      	movs	r2, #83	; 0x53
 8002bc0:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8002bc2:	4a15      	ldr	r2, [pc, #84]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002bc4:	4b14      	ldr	r3, [pc, #80]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bcc:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8002bce:	4b12      	ldr	r3, [pc, #72]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	f003 0320 	and.w	r3, r3, #32
 8002bd6:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002be4:	d002      	beq.n	8002bec <RTC_WaitForSynchro+0x48>
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f0      	beq.n	8002bce <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8002bec:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f003 0320 	and.w	r3, r3, #32
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
 8002bfc:	e001      	b.n	8002c02 <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8002c02:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <RTC_WaitForSynchro+0x74>)
 8002c04:	22ff      	movs	r2, #255	; 0xff
 8002c06:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40002800 	.word	0x40002800

08002c1c <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b087      	sub	sp, #28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8002c24:	2300      	movs	r3, #0
 8002c26:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8002c30:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <RTC_GetITStatus+0x64>)
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8002c3a:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <RTC_GetITStatus+0x64>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	401a      	ands	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	0bd9      	lsrs	r1, r3, #15
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	400b      	ands	r3, r1
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <RTC_GetITStatus+0x64>)
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	4013      	ands	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d006      	beq.n	8002c6e <RTC_GetITStatus+0x52>
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	75fb      	strb	r3, [r7, #23]
 8002c6c:	e001      	b.n	8002c72 <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8002c72:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	371c      	adds	r7, #28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	40002800 	.word	0x40002800

08002c84 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	091b      	lsrs	r3, r3, #4
 8002c94:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8002c96:	4909      	ldr	r1, [pc, #36]	; (8002cbc <RTC_ClearITPendingBit+0x38>)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ca0:	43da      	mvns	r2, r3
 8002ca2:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <RTC_ClearITPendingBit+0x38>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002caa:	4313      	orrs	r3, r2
 8002cac:	60cb      	str	r3, [r1, #12]
}
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	40002800 	.word	0x40002800

08002cc0 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a2e      	ldr	r2, [pc, #184]	; (8002d84 <SPI_I2S_DeInit+0xc4>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d10a      	bne.n	8002ce6 <SPI_I2S_DeInit+0x26>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002cd6:	f7ff febf 	bl	8002a58 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8002cda:	2100      	movs	r1, #0
 8002cdc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002ce0:	f7ff feba 	bl	8002a58 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8002ce4:	e049      	b.n	8002d7a <SPI_I2S_DeInit+0xba>
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  }
  else if (SPIx == SPI2)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a27      	ldr	r2, [pc, #156]	; (8002d88 <SPI_I2S_DeInit+0xc8>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d10a      	bne.n	8002d04 <SPI_I2S_DeInit+0x44>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8002cee:	2101      	movs	r1, #1
 8002cf0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002cf4:	f7ff fe90 	bl	8002a18 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002cfe:	f7ff fe8b 	bl	8002a18 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8002d02:	e03a      	b.n	8002d7a <SPI_I2S_DeInit+0xba>
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  }
  else if (SPIx == SPI3)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a21      	ldr	r2, [pc, #132]	; (8002d8c <SPI_I2S_DeInit+0xcc>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d10a      	bne.n	8002d22 <SPI_I2S_DeInit+0x62>
  {
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d12:	f7ff fe81 	bl	8002a18 <RCC_APB1PeriphResetCmd>
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8002d16:	2100      	movs	r1, #0
 8002d18:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d1c:	f7ff fe7c 	bl	8002a18 <RCC_APB1PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8002d20:	e02b      	b.n	8002d7a <SPI_I2S_DeInit+0xba>
    /* Enable SPI3 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
    /* Release SPI3 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  }
  else if (SPIx == SPI4)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a1a      	ldr	r2, [pc, #104]	; (8002d90 <SPI_I2S_DeInit+0xd0>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d10a      	bne.n	8002d40 <SPI_I2S_DeInit+0x80>
  {
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002d30:	f7ff fe92 	bl	8002a58 <RCC_APB2PeriphResetCmd>
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
 8002d34:	2100      	movs	r1, #0
 8002d36:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002d3a:	f7ff fe8d 	bl	8002a58 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8002d3e:	e01c      	b.n	8002d7a <SPI_I2S_DeInit+0xba>
    /* Enable SPI4 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, ENABLE);
    /* Release SPI4 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI4, DISABLE);
  }
  else if (SPIx == SPI5)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a14      	ldr	r2, [pc, #80]	; (8002d94 <SPI_I2S_DeInit+0xd4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d10a      	bne.n	8002d5e <SPI_I2S_DeInit+0x9e>
  {
    /* Enable SPI5 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, ENABLE);
 8002d48:	2101      	movs	r1, #1
 8002d4a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002d4e:	f7ff fe83 	bl	8002a58 <RCC_APB2PeriphResetCmd>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
 8002d52:	2100      	movs	r1, #0
 8002d54:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002d58:	f7ff fe7e 	bl	8002a58 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
    }
  }
}
 8002d5c:	e00d      	b.n	8002d7a <SPI_I2S_DeInit+0xba>
    /* Release SPI5 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI5, DISABLE);
  }
  else 
  {
    if (SPIx == SPI6)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a0d      	ldr	r2, [pc, #52]	; (8002d98 <SPI_I2S_DeInit+0xd8>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d109      	bne.n	8002d7a <SPI_I2S_DeInit+0xba>
    {
      /* Enable SPI6 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, ENABLE);
 8002d66:	2101      	movs	r1, #1
 8002d68:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002d6c:	f7ff fe74 	bl	8002a58 <RCC_APB2PeriphResetCmd>
      /* Release SPI6 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI6, DISABLE);
 8002d70:	2100      	movs	r1, #0
 8002d72:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002d76:	f7ff fe6f 	bl	8002a58 <RCC_APB2PeriphResetCmd>
    }
  }
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40013000 	.word	0x40013000
 8002d88:	40003800 	.word	0x40003800
 8002d8c:	40003c00 	.word	0x40003c00
 8002d90:	40013400 	.word	0x40013400
 8002d94:	40015000 	.word	0x40015000
 8002d98:	40015400 	.word	0x40015400

08002d9c <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8002db0:	89fb      	ldrh	r3, [r7, #14]
 8002db2:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8002db6:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	881a      	ldrh	r2, [r3, #0]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	885b      	ldrh	r3, [r3, #2]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002de0:	4313      	orrs	r3, r2
 8002de2:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002de8:	4313      	orrs	r3, r2
 8002dea:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8002df0:	4313      	orrs	r3, r2
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	89fb      	ldrh	r3, [r7, #14]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	89fa      	ldrh	r2, [r7, #14]
 8002dfe:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	8b9b      	ldrh	r3, [r3, #28]
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	8a1a      	ldrh	r2, [r3, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	821a      	strh	r2, [r3, #16]
}
 8002e18:	bf00      	nop
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002e30:	78fb      	ldrb	r3, [r7, #3]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d008      	beq.n	8002e48 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8002e46:	e007      	b.n	8002e58 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	801a      	strh	r2, [r3, #0]
  }
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	899b      	ldrh	r3, [r3, #12]
 8002e70:	b29b      	uxth	r3, r3
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop

08002e80 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	887a      	ldrh	r2, [r7, #2]
 8002e90:	819a      	strh	r2, [r3, #12]
}
 8002e92:	bf00      	nop
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop

08002ea0 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002eac:	2300      	movs	r3, #0
 8002eae:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	891b      	ldrh	r3, [r3, #8]
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	887b      	ldrh	r3, [r7, #2]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d002      	beq.n	8002ec6 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	73fb      	strb	r3, [r7, #15]
 8002ec4:	e001      	b.n	8002eca <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b085      	sub	sp, #20
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a29      	ldr	r2, [pc, #164]	; (8002f94 <TIM_TimeBaseInit+0xbc>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d013      	beq.n	8002f1c <TIM_TimeBaseInit+0x44>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a28      	ldr	r2, [pc, #160]	; (8002f98 <TIM_TimeBaseInit+0xc0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d00f      	beq.n	8002f1c <TIM_TimeBaseInit+0x44>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f02:	d00b      	beq.n	8002f1c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a25      	ldr	r2, [pc, #148]	; (8002f9c <TIM_TimeBaseInit+0xc4>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d007      	beq.n	8002f1c <TIM_TimeBaseInit+0x44>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a24      	ldr	r2, [pc, #144]	; (8002fa0 <TIM_TimeBaseInit+0xc8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a23      	ldr	r2, [pc, #140]	; (8002fa4 <TIM_TimeBaseInit+0xcc>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d108      	bne.n	8002f2e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002f1c:	89fb      	ldrh	r3, [r7, #14]
 8002f1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f22:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	885a      	ldrh	r2, [r3, #2]
 8002f28:	89fb      	ldrh	r3, [r7, #14]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a1d      	ldr	r2, [pc, #116]	; (8002fa8 <TIM_TimeBaseInit+0xd0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00c      	beq.n	8002f50 <TIM_TimeBaseInit+0x78>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a1c      	ldr	r2, [pc, #112]	; (8002fac <TIM_TimeBaseInit+0xd4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d008      	beq.n	8002f50 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8002f3e:	89fb      	ldrh	r3, [r7, #14]
 8002f40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f44:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	891a      	ldrh	r2, [r3, #8]
 8002f4a:	89fb      	ldrh	r3, [r7, #14]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	89fa      	ldrh	r2, [r7, #14]
 8002f54:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	881a      	ldrh	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a0a      	ldr	r2, [pc, #40]	; (8002f94 <TIM_TimeBaseInit+0xbc>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d003      	beq.n	8002f76 <TIM_TimeBaseInit+0x9e>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a09      	ldr	r2, [pc, #36]	; (8002f98 <TIM_TimeBaseInit+0xc0>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d104      	bne.n	8002f80 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	7a9b      	ldrb	r3, [r3, #10]
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	829a      	strh	r2, [r3, #20]
}
 8002f86:	bf00      	nop
 8002f88:	3714      	adds	r7, #20
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	40010000 	.word	0x40010000
 8002f98:	40010400 	.word	0x40010400
 8002f9c:	40000400 	.word	0x40000400
 8002fa0:	40000800 	.word	0x40000800
 8002fa4:	40000c00 	.word	0x40000c00
 8002fa8:	40001000 	.word	0x40001000
 8002fac:	40001400 	.word	0x40001400

08002fb0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d008      	beq.n	8002fd4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8002fd2:	e007      	b.n	8002fe4 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	801a      	strh	r2, [r3, #0]
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	817b      	strh	r3, [r7, #10]
 8002ffe:	2300      	movs	r3, #0
 8003000:	81fb      	strh	r3, [r7, #14]
 8003002:	2300      	movs	r3, #0
 8003004:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	8c1b      	ldrh	r3, [r3, #32]
 800300a:	b29b      	uxth	r3, r3
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	b29a      	uxth	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	8c1b      	ldrh	r3, [r3, #32]
 800301a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	889b      	ldrh	r3, [r3, #4]
 8003020:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	8b1b      	ldrh	r3, [r3, #24]
 8003026:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8003028:	897b      	ldrh	r3, [r7, #10]
 800302a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800302e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8003030:	897b      	ldrh	r3, [r7, #10]
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	881a      	ldrh	r2, [r3, #0]
 800303c:	897b      	ldrh	r3, [r7, #10]
 800303e:	4313      	orrs	r3, r2
 8003040:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8003042:	89fb      	ldrh	r3, [r7, #14]
 8003044:	f023 0302 	bic.w	r3, r3, #2
 8003048:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	899a      	ldrh	r2, [r3, #12]
 800304e:	89fb      	ldrh	r3, [r7, #14]
 8003050:	4313      	orrs	r3, r2
 8003052:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	885a      	ldrh	r2, [r3, #2]
 8003058:	89fb      	ldrh	r3, [r7, #14]
 800305a:	4313      	orrs	r3, r2
 800305c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a1e      	ldr	r2, [pc, #120]	; (80030dc <TIM_OC1Init+0xec>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d003      	beq.n	800306e <TIM_OC1Init+0x7e>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a1d      	ldr	r2, [pc, #116]	; (80030e0 <TIM_OC1Init+0xf0>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d123      	bne.n	80030b6 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 800306e:	89fb      	ldrh	r3, [r7, #14]
 8003070:	f023 0308 	bic.w	r3, r3, #8
 8003074:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	89da      	ldrh	r2, [r3, #14]
 800307a:	89fb      	ldrh	r3, [r7, #14]
 800307c:	4313      	orrs	r3, r2
 800307e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8003080:	89fb      	ldrh	r3, [r7, #14]
 8003082:	f023 0304 	bic.w	r3, r3, #4
 8003086:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	889a      	ldrh	r2, [r3, #4]
 800308c:	89fb      	ldrh	r3, [r7, #14]
 800308e:	4313      	orrs	r3, r2
 8003090:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8003092:	89bb      	ldrh	r3, [r7, #12]
 8003094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003098:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800309a:	89bb      	ldrh	r3, [r7, #12]
 800309c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030a0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	8a1a      	ldrh	r2, [r3, #16]
 80030a6:	89bb      	ldrh	r3, [r7, #12]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	8a5a      	ldrh	r2, [r3, #18]
 80030b0:	89bb      	ldrh	r3, [r7, #12]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	89ba      	ldrh	r2, [r7, #12]
 80030ba:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	897a      	ldrh	r2, [r7, #10]
 80030c0:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	89fa      	ldrh	r2, [r7, #14]
 80030ce:	841a      	strh	r2, [r3, #32]
}
 80030d0:	bf00      	nop
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	40010000 	.word	0x40010000
 80030e0:	40010400 	.word	0x40010400

080030e4 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	460b      	mov	r3, r1
 80030ee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	8b1b      	ldrh	r3, [r3, #24]
 80030f8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 80030fa:	89fb      	ldrh	r3, [r7, #14]
 80030fc:	f023 0308 	bic.w	r3, r3, #8
 8003100:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003102:	89fa      	ldrh	r2, [r7, #14]
 8003104:	887b      	ldrh	r3, [r7, #2]
 8003106:	4313      	orrs	r3, r2
 8003108:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	89fa      	ldrh	r2, [r7, #14]
 800310e:	831a      	strh	r2, [r3, #24]
}
 8003110:	bf00      	nop
 8003112:	3714      	adds	r7, #20
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	807b      	strh	r3, [r7, #2]
 8003128:	4613      	mov	r3, r2
 800312a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800312c:	787b      	ldrb	r3, [r7, #1]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d008      	beq.n	8003144 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	899b      	ldrh	r3, [r3, #12]
 8003136:	b29a      	uxth	r2, r3
 8003138:	887b      	ldrh	r3, [r7, #2]
 800313a:	4313      	orrs	r3, r2
 800313c:	b29a      	uxth	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8003142:	e009      	b.n	8003158 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	899b      	ldrh	r3, [r3, #12]
 8003148:	b29a      	uxth	r2, r3
 800314a:	887b      	ldrh	r3, [r7, #2]
 800314c:	43db      	mvns	r3, r3
 800314e:	b29b      	uxth	r3, r3
 8003150:	4013      	ands	r3, r2
 8003152:	b29a      	uxth	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	819a      	strh	r2, [r3, #12]
  }
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003170:	2300      	movs	r3, #0
 8003172:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8003174:	2300      	movs	r3, #0
 8003176:	81bb      	strh	r3, [r7, #12]
 8003178:	2300      	movs	r3, #0
 800317a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	8a1b      	ldrh	r3, [r3, #16]
 8003180:	b29a      	uxth	r2, r3
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	4013      	ands	r3, r2
 8003186:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	899b      	ldrh	r3, [r3, #12]
 800318c:	b29a      	uxth	r2, r3
 800318e:	887b      	ldrh	r3, [r7, #2]
 8003190:	4013      	ands	r3, r2
 8003192:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8003194:	89bb      	ldrh	r3, [r7, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <TIM_GetITStatus+0x42>
 800319a:	897b      	ldrh	r3, [r7, #10]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d002      	beq.n	80031a6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
 80031a4:	e001      	b.n	80031aa <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80031a6:	2300      	movs	r3, #0
 80031a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80031c4:	887b      	ldrh	r3, [r7, #2]
 80031c6:	43db      	mvns	r3, r3
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	821a      	strh	r2, [r3, #16]
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop

080031dc <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b08a      	sub	sp, #40	; 0x28
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80031e6:	2300      	movs	r3, #0
 80031e8:	627b      	str	r3, [r7, #36]	; 0x24
 80031ea:	2300      	movs	r3, #0
 80031ec:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 80031ee:	2300      	movs	r3, #0
 80031f0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	8a1b      	ldrh	r3, [r3, #16]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003204:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	88db      	ldrh	r3, [r3, #6]
 800320a:	461a      	mov	r2, r3
 800320c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320e:	4313      	orrs	r3, r2
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	b29a      	uxth	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	899b      	ldrh	r3, [r3, #12]
 800321e:	b29b      	uxth	r3, r3
 8003220:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8003222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003224:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003228:	f023 030c 	bic.w	r3, r3, #12
 800322c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	889a      	ldrh	r2, [r3, #4]
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	891b      	ldrh	r3, [r3, #8]
 8003236:	4313      	orrs	r3, r2
 8003238:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800323e:	4313      	orrs	r3, r2
 8003240:	b29b      	uxth	r3, r3
 8003242:	461a      	mov	r2, r3
 8003244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003246:	4313      	orrs	r3, r2
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800324a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324c:	b29a      	uxth	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	8a9b      	ldrh	r3, [r3, #20]
 8003256:	b29b      	uxth	r3, r3
 8003258:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800325a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003260:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	899b      	ldrh	r3, [r3, #12]
 8003266:	461a      	mov	r2, r3
 8003268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326a:	4313      	orrs	r3, r2
 800326c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	b29a      	uxth	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8003276:	f107 0308 	add.w	r3, r7, #8
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff fa84 	bl	8002788 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a30      	ldr	r2, [pc, #192]	; (8003344 <USART_Init+0x168>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d003      	beq.n	8003290 <USART_Init+0xb4>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a2f      	ldr	r2, [pc, #188]	; (8003348 <USART_Init+0x16c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d102      	bne.n	8003296 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	623b      	str	r3, [r7, #32]
 8003294:	e001      	b.n	800329a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	899b      	ldrh	r3, [r3, #12]
 800329e:	b29b      	uxth	r3, r3
 80032a0:	b21b      	sxth	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	da0c      	bge.n	80032c0 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80032a6:	6a3a      	ldr	r2, [r7, #32]
 80032a8:	4613      	mov	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	4413      	add	r3, r2
 80032ae:	009a      	lsls	r2, r3, #2
 80032b0:	441a      	add	r2, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032bc:	61fb      	str	r3, [r7, #28]
 80032be:	e00b      	b.n	80032d8 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80032c0:	6a3a      	ldr	r2, [r7, #32]
 80032c2:	4613      	mov	r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	009a      	lsls	r2, r3, #2
 80032ca:	441a      	add	r2, r3
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d6:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	4a1c      	ldr	r2, [pc, #112]	; (800334c <USART_Init+0x170>)
 80032dc:	fba2 2303 	umull	r2, r3, r2, r3
 80032e0:	095b      	lsrs	r3, r3, #5
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	091b      	lsrs	r3, r3, #4
 80032ea:	2264      	movs	r2, #100	; 0x64
 80032ec:	fb02 f303 	mul.w	r3, r2, r3
 80032f0:	69fa      	ldr	r2, [r7, #28]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	899b      	ldrh	r3, [r3, #12]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	b21b      	sxth	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	da0c      	bge.n	800331c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	3332      	adds	r3, #50	; 0x32
 8003308:	4a10      	ldr	r2, [pc, #64]	; (800334c <USART_Init+0x170>)
 800330a:	fba2 2303 	umull	r2, r3, r2, r3
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	f003 0307 	and.w	r3, r3, #7
 8003314:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003316:	4313      	orrs	r3, r2
 8003318:	627b      	str	r3, [r7, #36]	; 0x24
 800331a:	e00b      	b.n	8003334 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	3332      	adds	r3, #50	; 0x32
 8003322:	4a0a      	ldr	r2, [pc, #40]	; (800334c <USART_Init+0x170>)
 8003324:	fba2 2303 	umull	r2, r3, r2, r3
 8003328:	095b      	lsrs	r3, r3, #5
 800332a:	f003 030f 	and.w	r3, r3, #15
 800332e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003330:	4313      	orrs	r3, r2
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8003334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003336:	b29a      	uxth	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	811a      	strh	r2, [r3, #8]
}
 800333c:	bf00      	nop
 800333e:	3728      	adds	r7, #40	; 0x28
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40011000 	.word	0x40011000
 8003348:	40011400 	.word	0x40011400
 800334c:	51eb851f 	.word	0x51eb851f

08003350 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800335c:	78fb      	ldrb	r3, [r7, #3]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d008      	beq.n	8003374 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	899b      	ldrh	r3, [r3, #12]
 8003366:	b29b      	uxth	r3, r3
 8003368:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800336c:	b29a      	uxth	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8003372:	e007      	b.n	8003384 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	899b      	ldrh	r3, [r3, #12]
 8003378:	b29b      	uxth	r3, r3
 800337a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800337e:	b29a      	uxth	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	819a      	strh	r2, [r3, #12]
  }
}
 8003384:	bf00      	nop
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800339c:	887b      	ldrh	r3, [r7, #2]
 800339e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	809a      	strh	r2, [r3, #4]
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	889b      	ldrh	r3, [r3, #4]
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033c6:	b29b      	uxth	r3, r3
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b087      	sub	sp, #28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	460b      	mov	r3, r1
 80033de:	807b      	strh	r3, [r7, #2]
 80033e0:	4613      	mov	r3, r2
 80033e2:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80033e4:	2300      	movs	r3, #0
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	2300      	movs	r3, #0
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	2300      	movs	r3, #0
 80033ee:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80033f0:	2300      	movs	r3, #0
 80033f2:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80033f8:	887b      	ldrh	r3, [r7, #2]
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	095b      	lsrs	r3, r3, #5
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8003402:	887b      	ldrh	r3, [r7, #2]
 8003404:	f003 031f 	and.w	r3, r3, #31
 8003408:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800340a:	2201      	movs	r2, #1
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d103      	bne.n	8003422 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	330c      	adds	r3, #12
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	e009      	b.n	8003436 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b02      	cmp	r3, #2
 8003426:	d103      	bne.n	8003430 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	3310      	adds	r3, #16
 800342c:	617b      	str	r3, [r7, #20]
 800342e:	e002      	b.n	8003436 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	3314      	adds	r3, #20
 8003434:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8003436:	787b      	ldrb	r3, [r7, #1]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d006      	beq.n	800344a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	6811      	ldr	r1, [r2, #0]
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	430a      	orrs	r2, r1
 8003446:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8003448:	e006      	b.n	8003458 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	6811      	ldr	r1, [r2, #0]
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	43d2      	mvns	r2, r2
 8003454:	400a      	ands	r2, r1
 8003456:	601a      	str	r2, [r3, #0]
  }
}
 8003458:	bf00      	nop
 800345a:	371c      	adds	r7, #28
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	460b      	mov	r3, r1
 800346e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8003470:	2300      	movs	r3, #0
 8003472:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	b29a      	uxth	r2, r3
 800347a:	887b      	ldrh	r3, [r7, #2]
 800347c:	4013      	ands	r3, r2
 800347e:	b29b      	uxth	r3, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8003484:	2301      	movs	r3, #1
 8003486:	73fb      	strb	r3, [r7, #15]
 8003488:	e001      	b.n	800348e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800348a:	2300      	movs	r3, #0
 800348c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800348e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80034a0:	4b37      	ldr	r3, [pc, #220]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	4b37      	ldr	r3, [pc, #220]	; (8003584 <Audio_MAL_IRQHandler+0xe8>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4619      	mov	r1, r3
 80034aa:	4610      	mov	r0, r2
 80034ac:	f7fe ff66 	bl	800237c <DMA_GetFlagStatus>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d062      	beq.n	800357c <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80034b6:	4b34      	ldr	r3, [pc, #208]	; (8003588 <Audio_MAL_IRQHandler+0xec>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d04a      	beq.n	8003554 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80034be:	bf00      	nop
 80034c0:	4b2f      	ldr	r3, [pc, #188]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7fe ff41 	bl	800234c <DMA_GetCmdStatus>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1f7      	bne.n	80034c0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80034d0:	4b2b      	ldr	r3, [pc, #172]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	4b2b      	ldr	r3, [pc, #172]	; (8003584 <Audio_MAL_IRQHandler+0xe8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4619      	mov	r1, r3
 80034da:	4610      	mov	r0, r2
 80034dc:	f7fe ff8a 	bl	80023f4 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80034e0:	4b2a      	ldr	r3, [pc, #168]	; (800358c <Audio_MAL_IRQHandler+0xf0>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	461a      	mov	r2, r3
 80034e6:	4b2a      	ldr	r3, [pc, #168]	; (8003590 <Audio_MAL_IRQHandler+0xf4>)
 80034e8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80034ea:	4b27      	ldr	r3, [pc, #156]	; (8003588 <Audio_MAL_IRQHandler+0xec>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80034f2:	4293      	cmp	r3, r2
 80034f4:	bf28      	it	cs
 80034f6:	4613      	movcs	r3, r2
 80034f8:	4a25      	ldr	r2, [pc, #148]	; (8003590 <Audio_MAL_IRQHandler+0xf4>)
 80034fa:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80034fc:	4b20      	ldr	r3, [pc, #128]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4923      	ldr	r1, [pc, #140]	; (8003590 <Audio_MAL_IRQHandler+0xf4>)
 8003502:	4618      	mov	r0, r3
 8003504:	f7fe feae 	bl	8002264 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8003508:	4b1d      	ldr	r3, [pc, #116]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2101      	movs	r1, #1
 800350e:	4618      	mov	r0, r3
 8003510:	f7fe ff00 	bl	8002314 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003514:	4b1d      	ldr	r3, [pc, #116]	; (800358c <Audio_MAL_IRQHandler+0xf0>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <Audio_MAL_IRQHandler+0xec>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003520:	428b      	cmp	r3, r1
 8003522:	bf28      	it	cs
 8003524:	460b      	movcs	r3, r1
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	4413      	add	r3, r2
 800352a:	4a18      	ldr	r2, [pc, #96]	; (800358c <Audio_MAL_IRQHandler+0xf0>)
 800352c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800352e:	4b16      	ldr	r3, [pc, #88]	; (8003588 <Audio_MAL_IRQHandler+0xec>)
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	4b15      	ldr	r3, [pc, #84]	; (8003588 <Audio_MAL_IRQHandler+0xec>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800353a:	428b      	cmp	r3, r1
 800353c:	bf28      	it	cs
 800353e:	460b      	movcs	r3, r1
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	4a11      	ldr	r2, [pc, #68]	; (8003588 <Audio_MAL_IRQHandler+0xec>)
 8003544:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8003546:	4b0e      	ldr	r3, [pc, #56]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2101      	movs	r1, #1
 800354c:	4618      	mov	r0, r3
 800354e:	f7fe fee1 	bl	8002314 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8003552:	e013      	b.n	800357c <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2100      	movs	r1, #0
 800355a:	4618      	mov	r0, r3
 800355c:	f7fe feda 	bl	8002314 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003560:	4b07      	ldr	r3, [pc, #28]	; (8003580 <Audio_MAL_IRQHandler+0xe4>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b07      	ldr	r3, [pc, #28]	; (8003584 <Audio_MAL_IRQHandler+0xe8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4619      	mov	r1, r3
 800356a:	4610      	mov	r0, r2
 800356c:	f7fe ff42 	bl	80023f4 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8003570:	4b06      	ldr	r3, [pc, #24]	; (800358c <Audio_MAL_IRQHandler+0xf0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2100      	movs	r1, #0
 8003576:	4618      	mov	r0, r3
 8003578:	f000 f8f8 	bl	800376c <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800357c:	bf00      	nop
 800357e:	bd80      	pop	{r7, pc}
 8003580:	2000001c 	.word	0x2000001c
 8003584:	20000020 	.word	0x20000020
 8003588:	20000014 	.word	0x20000014
 800358c:	20000384 	.word	0x20000384
 8003590:	200003c4 	.word	0x200003c4

08003594 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8003598:	f7ff ff80 	bl	800349c <Audio_MAL_IRQHandler>
}
 800359c:	bf00      	nop
 800359e:	bd80      	pop	{r7, pc}

080035a0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80035a4:	f7ff ff7a 	bl	800349c <Audio_MAL_IRQHandler>
}
 80035a8:	bf00      	nop
 80035aa:	bd80      	pop	{r7, pc}

080035ac <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80035b0:	2102      	movs	r1, #2
 80035b2:	480d      	ldr	r0, [pc, #52]	; (80035e8 <SPI3_IRQHandler+0x3c>)
 80035b4:	f7ff fc74 	bl	8002ea0 <SPI_I2S_GetFlagStatus>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d011      	beq.n	80035e2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80035be:	4b0b      	ldr	r3, [pc, #44]	; (80035ec <SPI3_IRQHandler+0x40>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d106      	bne.n	80035d4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80035c6:	f000 f8dd 	bl	8003784 <EVAL_AUDIO_GetSampleCallBack>
 80035ca:	4603      	mov	r3, r0
 80035cc:	4619      	mov	r1, r3
 80035ce:	2004      	movs	r0, #4
 80035d0:	f7fe fe2c 	bl	800222c <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80035d4:	f000 f8d6 	bl	8003784 <EVAL_AUDIO_GetSampleCallBack>
 80035d8:	4603      	mov	r3, r0
 80035da:	4619      	mov	r1, r3
 80035dc:	4802      	ldr	r0, [pc, #8]	; (80035e8 <SPI3_IRQHandler+0x3c>)
 80035de:	f7ff fc4f 	bl	8002e80 <SPI_I2S_SendData>
  }
}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	40003c00 	.word	0x40003c00
 80035ec:	20000018 	.word	0x20000018

080035f0 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
  int i = 0;
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]
  int32_t temp = 0;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60bb      	str	r3, [r7, #8]
  uint32_t color = 0;
 80035fe:	2300      	movs	r3, #0
 8003600:	613b      	str	r3, [r7, #16]

  /* TODO - Add your application code here */
 /* bluetooth_init();
  GPIO_WriteBit(GPIOD,GPIO_Pin_13,Bit_SET);*/
  /* Infinite loop */
  NPC_init();
 8003602:	f7fd fceb 	bl	8000fdc <NPC_init>
/*
  bool time_comp = test_ClockMangement_time_comparison();
  bool date_comp = test_ClockMangement_date_comparison();
  bool alarm_comp = test_ClockMangement_alarm_comparison();
 */
  bool time_save_load = test_ClockMangement_save_and_load_time();
 8003606:	f7fe faeb 	bl	8001be0 <test_ClockMangement_save_and_load_time>
 800360a:	4603      	mov	r3, r0
 800360c:	71fb      	strb	r3, [r7, #7]
  bool date_save_load = test_ClockMangement_save_and_load_date();
 800360e:	f7fe fb25 	bl	8001c5c <test_ClockMangement_save_and_load_date>
 8003612:	4603      	mov	r3, r0
 8003614:	71bb      	strb	r3, [r7, #6]
  bool alarm_save_load = test_ClockMangement_save_and_load_alarm();
 8003616:	f7fe fb5f 	bl	8001cd8 <test_ClockMangement_save_and_load_alarm>
 800361a:	4603      	mov	r3, r0
 800361c:	717b      	strb	r3, [r7, #5]
  neopixel_setBrightness(100);
 800361e:	2064      	movs	r0, #100	; 0x64
 8003620:	f7fe f9ca 	bl	80019b8 <neopixel_setBrightness>
  while (1)
  {
	i++;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	3301      	adds	r3, #1
 8003628:	617b      	str	r3, [r7, #20]
	temp = temperature_read();
 800362a:	f7fe fa73 	bl	8001b14 <temperature_read>
 800362e:	60b8      	str	r0, [r7, #8]
	switch(pixel_color){
 8003630:	4b4b      	ldr	r3, [pc, #300]	; (8003760 <main+0x170>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	3b42      	subs	r3, #66	; 0x42
 8003636:	2b17      	cmp	r3, #23
 8003638:	d86a      	bhi.n	8003710 <main+0x120>
 800363a:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <main+0x50>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	080036bd 	.word	0x080036bd
 8003644:	080036d9 	.word	0x080036d9
 8003648:	08003703 	.word	0x08003703
 800364c:	08003711 	.word	0x08003711
 8003650:	08003711 	.word	0x08003711
 8003654:	080036af 	.word	0x080036af
 8003658:	08003711 	.word	0x08003711
 800365c:	08003711 	.word	0x08003711
 8003660:	08003711 	.word	0x08003711
 8003664:	08003711 	.word	0x08003711
 8003668:	08003711 	.word	0x08003711
 800366c:	080036e7 	.word	0x080036e7
 8003670:	08003711 	.word	0x08003711
 8003674:	08003711 	.word	0x08003711
 8003678:	08003711 	.word	0x08003711
 800367c:	08003711 	.word	0x08003711
 8003680:	080036a1 	.word	0x080036a1
 8003684:	08003711 	.word	0x08003711
 8003688:	08003711 	.word	0x08003711
 800368c:	08003711 	.word	0x08003711
 8003690:	08003711 	.word	0x08003711
 8003694:	080036f5 	.word	0x080036f5
 8003698:	08003711 	.word	0x08003711
 800369c:	080036cb 	.word	0x080036cb
	case 'R': color = neopixel_colourRGB(255,0,0); break;
 80036a0:	2200      	movs	r2, #0
 80036a2:	2100      	movs	r1, #0
 80036a4:	20ff      	movs	r0, #255	; 0xff
 80036a6:	f7fe f997 	bl	80019d8 <neopixel_colourRGB>
 80036aa:	6138      	str	r0, [r7, #16]
 80036ac:	e030      	b.n	8003710 <main+0x120>
	case 'G': color = neopixel_colourRGB(0,255,0); break;
 80036ae:	2200      	movs	r2, #0
 80036b0:	21ff      	movs	r1, #255	; 0xff
 80036b2:	2000      	movs	r0, #0
 80036b4:	f7fe f990 	bl	80019d8 <neopixel_colourRGB>
 80036b8:	6138      	str	r0, [r7, #16]
 80036ba:	e029      	b.n	8003710 <main+0x120>
	case 'B': color = neopixel_colourRGB(0,0,255); break;
 80036bc:	22ff      	movs	r2, #255	; 0xff
 80036be:	2100      	movs	r1, #0
 80036c0:	2000      	movs	r0, #0
 80036c2:	f7fe f989 	bl	80019d8 <neopixel_colourRGB>
 80036c6:	6138      	str	r0, [r7, #16]
 80036c8:	e022      	b.n	8003710 <main+0x120>
	case 'Y': color = neopixel_colourRGB(255,255,0); break;
 80036ca:	2200      	movs	r2, #0
 80036cc:	21ff      	movs	r1, #255	; 0xff
 80036ce:	20ff      	movs	r0, #255	; 0xff
 80036d0:	f7fe f982 	bl	80019d8 <neopixel_colourRGB>
 80036d4:	6138      	str	r0, [r7, #16]
 80036d6:	e01b      	b.n	8003710 <main+0x120>
	case 'C': color = neopixel_colourRGB(0,255,255); break;
 80036d8:	22ff      	movs	r2, #255	; 0xff
 80036da:	21ff      	movs	r1, #255	; 0xff
 80036dc:	2000      	movs	r0, #0
 80036de:	f7fe f97b 	bl	80019d8 <neopixel_colourRGB>
 80036e2:	6138      	str	r0, [r7, #16]
 80036e4:	e014      	b.n	8003710 <main+0x120>
	case 'M': color = neopixel_colourRGB(255,0,255); break;
 80036e6:	22ff      	movs	r2, #255	; 0xff
 80036e8:	2100      	movs	r1, #0
 80036ea:	20ff      	movs	r0, #255	; 0xff
 80036ec:	f7fe f974 	bl	80019d8 <neopixel_colourRGB>
 80036f0:	6138      	str	r0, [r7, #16]
 80036f2:	e00d      	b.n	8003710 <main+0x120>
	case 'W': color = neopixel_colourRGB(255,255,255); break;
 80036f4:	22ff      	movs	r2, #255	; 0xff
 80036f6:	21ff      	movs	r1, #255	; 0xff
 80036f8:	20ff      	movs	r0, #255	; 0xff
 80036fa:	f7fe f96d 	bl	80019d8 <neopixel_colourRGB>
 80036fe:	6138      	str	r0, [r7, #16]
 8003700:	e006      	b.n	8003710 <main+0x120>
	case 'D': color = neopixel_colourRGB(0,0,0); break;
 8003702:	2200      	movs	r2, #0
 8003704:	2100      	movs	r1, #0
 8003706:	2000      	movs	r0, #0
 8003708:	f7fe f966 	bl	80019d8 <neopixel_colourRGB>
 800370c:	6138      	str	r0, [r7, #16]
 800370e:	bf00      	nop
	}
	int j=150000;
 8003710:	4b14      	ldr	r3, [pc, #80]	; (8003764 <main+0x174>)
 8003712:	60fb      	str	r3, [r7, #12]
	while(j)j--;
 8003714:	e002      	b.n	800371c <main+0x12c>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	3b01      	subs	r3, #1
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1f9      	bne.n	8003716 <main+0x126>
	neopixel_setPixelColour((i-1)%4,0);
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	1e5a      	subs	r2, r3, #1
 8003726:	4b10      	ldr	r3, [pc, #64]	; (8003768 <main+0x178>)
 8003728:	4013      	ands	r3, r2
 800372a:	2b00      	cmp	r3, #0
 800372c:	da03      	bge.n	8003736 <main+0x146>
 800372e:	3b01      	subs	r3, #1
 8003730:	f063 0303 	orn	r3, r3, #3
 8003734:	3301      	adds	r3, #1
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2100      	movs	r1, #0
 800373a:	4618      	mov	r0, r3
 800373c:	f7fe f962 	bl	8001a04 <neopixel_setPixelColour>
	neopixel_setPixelColour(i%4,color);
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	4b09      	ldr	r3, [pc, #36]	; (8003768 <main+0x178>)
 8003744:	4013      	ands	r3, r2
 8003746:	2b00      	cmp	r3, #0
 8003748:	da03      	bge.n	8003752 <main+0x162>
 800374a:	3b01      	subs	r3, #1
 800374c:	f063 0303 	orn	r3, r3, #3
 8003750:	3301      	adds	r3, #1
 8003752:	b2db      	uxtb	r3, r3
 8003754:	6939      	ldr	r1, [r7, #16]
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe f954 	bl	8001a04 <neopixel_setPixelColour>
  }
 800375c:	e762      	b.n	8003624 <main+0x34>
 800375e:	bf00      	nop
 8003760:	20000380 	.word	0x20000380
 8003764:	000249f0 	.word	0x000249f0
 8003768:	80000003 	.word	0x80000003

0800376c <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8003776:	bf00      	nop
}
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop

08003784 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8003788:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800378c:	4618      	mov	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop

08003798 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003798:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037d0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800379c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800379e:	e003      	b.n	80037a8 <LoopCopyDataInit>

080037a0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80037a0:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80037a2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80037a4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80037a6:	3104      	adds	r1, #4

080037a8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80037a8:	480b      	ldr	r0, [pc, #44]	; (80037d8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80037aa:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80037ac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80037ae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80037b0:	d3f6      	bcc.n	80037a0 <CopyDataInit>
  ldr  r2, =_sbss
 80037b2:	4a0b      	ldr	r2, [pc, #44]	; (80037e0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80037b4:	e002      	b.n	80037bc <LoopFillZerobss>

080037b6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80037b6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80037b8:	f842 3b04 	str.w	r3, [r2], #4

080037bc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80037bc:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80037be:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80037c0:	d3f9      	bcc.n	80037b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037c2:	f000 f84b 	bl	800385c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037c6:	f000 f8fb 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037ca:	f7ff ff11 	bl	80035f0 <main>
  bx  lr    
 80037ce:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80037d0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80037d4:	08003bc8 	.word	0x08003bc8
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80037d8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80037dc:	20000028 	.word	0x20000028
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80037e0:	20000028 	.word	0x20000028
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80037e4:	20000400 	.word	0x20000400

080037e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037e8:	e7fe      	b.n	80037e8 <ADC_IRQHandler>
	...

080037ec <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
}
 80037f0:	bf00      	nop
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop

080037fc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003800:	e7fe      	b.n	8003800 <HardFault_Handler+0x4>
 8003802:	bf00      	nop

08003804 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8003808:	e7fe      	b.n	8003808 <MemManage_Handler+0x4>
 800380a:	bf00      	nop

0800380c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003810:	e7fe      	b.n	8003810 <BusFault_Handler+0x4>
 8003812:	bf00      	nop

08003814 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8003818:	e7fe      	b.n	8003818 <UsageFault_Handler+0x4>
 800381a:	bf00      	nop

0800381c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
}
 8003820:	bf00      	nop
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
}
 8003830:	bf00      	nop
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop

0800383c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800383c:	b480      	push	{r7}
 800383e:	af00      	add	r7, sp, #0
}
 8003840:	bf00      	nop
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop

0800384c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop

0800385c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003860:	4a16      	ldr	r2, [pc, #88]	; (80038bc <SystemInit+0x60>)
 8003862:	4b16      	ldr	r3, [pc, #88]	; (80038bc <SystemInit+0x60>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003868:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800386c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003870:	4a13      	ldr	r2, [pc, #76]	; (80038c0 <SystemInit+0x64>)
 8003872:	4b13      	ldr	r3, [pc, #76]	; (80038c0 <SystemInit+0x64>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f043 0301 	orr.w	r3, r3, #1
 800387a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800387c:	4b10      	ldr	r3, [pc, #64]	; (80038c0 <SystemInit+0x64>)
 800387e:	2200      	movs	r2, #0
 8003880:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003882:	4a0f      	ldr	r2, [pc, #60]	; (80038c0 <SystemInit+0x64>)
 8003884:	4b0e      	ldr	r3, [pc, #56]	; (80038c0 <SystemInit+0x64>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800388c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003890:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003892:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <SystemInit+0x64>)
 8003894:	4a0b      	ldr	r2, [pc, #44]	; (80038c4 <SystemInit+0x68>)
 8003896:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003898:	4a09      	ldr	r2, [pc, #36]	; (80038c0 <SystemInit+0x64>)
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <SystemInit+0x64>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038a2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80038a4:	4b06      	ldr	r3, [pc, #24]	; (80038c0 <SystemInit+0x64>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80038aa:	f000 f80d 	bl	80038c8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80038ae:	4b03      	ldr	r3, [pc, #12]	; (80038bc <SystemInit+0x60>)
 80038b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038b4:	609a      	str	r2, [r3, #8]
#endif
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	e000ed00 	.word	0xe000ed00
 80038c0:	40023800 	.word	0x40023800
 80038c4:	24003010 	.word	0x24003010

080038c8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	607b      	str	r3, [r7, #4]
 80038d2:	2300      	movs	r3, #0
 80038d4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80038d6:	4a36      	ldr	r2, [pc, #216]	; (80039b0 <SetSysClock+0xe8>)
 80038d8:	4b35      	ldr	r3, [pc, #212]	; (80039b0 <SetSysClock+0xe8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038e0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80038e2:	4b33      	ldr	r3, [pc, #204]	; (80039b0 <SetSysClock+0xe8>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ea:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3301      	adds	r3, #1
 80038f0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d103      	bne.n	8003900 <SetSysClock+0x38>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80038fe:	d1f0      	bne.n	80038e2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003900:	4b2b      	ldr	r3, [pc, #172]	; (80039b0 <SetSysClock+0xe8>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800390c:	2301      	movs	r3, #1
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	e001      	b.n	8003916 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003912:	2300      	movs	r3, #0
 8003914:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d142      	bne.n	80039a2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800391c:	4a24      	ldr	r2, [pc, #144]	; (80039b0 <SetSysClock+0xe8>)
 800391e:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <SetSysClock+0xe8>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003926:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8003928:	4a22      	ldr	r2, [pc, #136]	; (80039b4 <SetSysClock+0xec>)
 800392a:	4b22      	ldr	r3, [pc, #136]	; (80039b4 <SetSysClock+0xec>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003932:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003934:	4a1e      	ldr	r2, [pc, #120]	; (80039b0 <SetSysClock+0xe8>)
 8003936:	4b1e      	ldr	r3, [pc, #120]	; (80039b0 <SetSysClock+0xe8>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800393c:	4a1c      	ldr	r2, [pc, #112]	; (80039b0 <SetSysClock+0xe8>)
 800393e:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <SetSysClock+0xe8>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003946:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003948:	4a19      	ldr	r2, [pc, #100]	; (80039b0 <SetSysClock+0xe8>)
 800394a:	4b19      	ldr	r3, [pc, #100]	; (80039b0 <SetSysClock+0xe8>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003952:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003954:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <SetSysClock+0xe8>)
 8003956:	4a18      	ldr	r2, [pc, #96]	; (80039b8 <SetSysClock+0xf0>)
 8003958:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800395a:	4a15      	ldr	r2, [pc, #84]	; (80039b0 <SetSysClock+0xe8>)
 800395c:	4b14      	ldr	r3, [pc, #80]	; (80039b0 <SetSysClock+0xe8>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003964:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003966:	bf00      	nop
 8003968:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <SetSysClock+0xe8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0f9      	beq.n	8003968 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003974:	4b11      	ldr	r3, [pc, #68]	; (80039bc <SetSysClock+0xf4>)
 8003976:	f240 6205 	movw	r2, #1541	; 0x605
 800397a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800397c:	4a0c      	ldr	r2, [pc, #48]	; (80039b0 <SetSysClock+0xe8>)
 800397e:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <SetSysClock+0xe8>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f023 0303 	bic.w	r3, r3, #3
 8003986:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003988:	4a09      	ldr	r2, [pc, #36]	; (80039b0 <SetSysClock+0xe8>)
 800398a:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <SetSysClock+0xe8>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f043 0302 	orr.w	r3, r3, #2
 8003992:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003994:	bf00      	nop
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <SetSysClock+0xe8>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d1f9      	bne.n	8003996 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800
 80039b4:	40007000 	.word	0x40007000
 80039b8:	07405408 	.word	0x07405408
 80039bc:	40023c00 	.word	0x40023c00

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	4b0e      	ldr	r3, [pc, #56]	; (80039fc <__libc_init_array+0x3c>)
 80039c4:	4c0e      	ldr	r4, [pc, #56]	; (8003a00 <__libc_init_array+0x40>)
 80039c6:	1ae4      	subs	r4, r4, r3
 80039c8:	10a4      	asrs	r4, r4, #2
 80039ca:	2500      	movs	r5, #0
 80039cc:	461e      	mov	r6, r3
 80039ce:	42a5      	cmp	r5, r4
 80039d0:	d004      	beq.n	80039dc <__libc_init_array+0x1c>
 80039d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039d6:	4798      	blx	r3
 80039d8:	3501      	adds	r5, #1
 80039da:	e7f8      	b.n	80039ce <__libc_init_array+0xe>
 80039dc:	f000 f816 	bl	8003a0c <_init>
 80039e0:	4c08      	ldr	r4, [pc, #32]	; (8003a04 <__libc_init_array+0x44>)
 80039e2:	4b09      	ldr	r3, [pc, #36]	; (8003a08 <__libc_init_array+0x48>)
 80039e4:	1ae4      	subs	r4, r4, r3
 80039e6:	10a4      	asrs	r4, r4, #2
 80039e8:	2500      	movs	r5, #0
 80039ea:	461e      	mov	r6, r3
 80039ec:	42a5      	cmp	r5, r4
 80039ee:	d004      	beq.n	80039fa <__libc_init_array+0x3a>
 80039f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039f4:	4798      	blx	r3
 80039f6:	3501      	adds	r5, #1
 80039f8:	e7f8      	b.n	80039ec <__libc_init_array+0x2c>
 80039fa:	bd70      	pop	{r4, r5, r6, pc}
 80039fc:	08003bc0 	.word	0x08003bc0
 8003a00:	08003bc0 	.word	0x08003bc0
 8003a04:	08003bc4 	.word	0x08003bc4
 8003a08:	08003bc0 	.word	0x08003bc0

08003a0c <_init>:
 8003a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a0e:	bf00      	nop
 8003a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a12:	bc08      	pop	{r3}
 8003a14:	469e      	mov	lr, r3
 8003a16:	4770      	bx	lr

08003a18 <_fini>:
 8003a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1a:	bf00      	nop
 8003a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a1e:	bc08      	pop	{r3}
 8003a20:	469e      	mov	lr, r3
 8003a22:	4770      	bx	lr
