# 💫 About Me:
👋 Hi there! I'm Bhavan Kumar, currently pursuing a Post Graduate Diploma in VLSI Design at IIIT Bangalore.<br><br>🔧 I'm building a strong foundation in digital design and Verilog HDL, with a keen interest in VLSI and hardware systems.<br><br>💡 Passionate about circuit design, problem-solving, and learning through hands-on experience, I'm actively working on projects that deepen my understanding of semiconductor technologies.<br><br>📁 On this GitHub, you’ll find some of my ongoing coursework, personal experiments, and project work as I grow in this exciting field.<br><br>🚀 Always looking to collaborate, learn, and contribute to innovative tech!


## 🌐 Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/www.linkedin.com/in/ bhavan-kumar-963b951ba) 
# 📊 GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Bhavan701&theme=dark&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Bhavan701&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Bhavan701&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Bhavan701&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
