Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  4 18:51:25 2024
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_01_control_sets_placed.rpt
| Design       : top_level_01
| Device       : xc7a50ti
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|     Clock Signal     |        Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                             |                                 |                4 |              4 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | echo_1/sig_result           | echo_1/sig_result[8]_i_1_n_0    |                2 |              9 |         4.50 |
|  CLK100MHZ_IBUF_BUFG | echo_1/count_enable         | echo_1/sig_count[0]_i_1__0_n_0  |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG | echo_1/distance[8]_i_1_n_0  | BTNC_IBUF                       |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG | trg_pls/start_pulse_reg_n_0 | BTNC_IBUF                       |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                             | per_gen/sig_count[0]_i_1__1_n_0 |                7 |             27 |         3.86 |
+----------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+


