export
fn and(reg u32 arg0, reg u32 arg1) -> reg u32 {
    reg u32 x;
    reg bool nf, zf, vf, cf;

    // Registers.
    x = #AND(arg0, arg1);
    [x] = x;

    // Immediates.
    x = #AND(arg0, 1);
    [x] = x;
    x = #AND(arg0, -1);
    x = #AND(x, 0xcacacaca); // `bbbb` pattern.
    x = #AND(x, 0xca00ca00); // `b0b0` pattern.
    x = #AND(x, 0x00ca00ca); // `0b0b` pattern.
    [x] = x;

    // Shifts.
    x = #AND(arg0, arg1 << 0);
    [x] = x;
    x = #AND(arg0, arg1 << 1);
    [x] = x;
    x = #AND(arg0, arg1 << 31);
    [x] = x;
    x = #AND(arg0, arg1 >> 1);
    [x] = x;
    x = #AND(arg0, arg1 >> 31);
    [x] = x;
    x = #AND(arg0, arg1 >>s 1);
    [x] = x;
    x = #AND(arg0, arg1 >>s 31);
    [x] = x;
    x = #AND(arg0, arg1 >>r 1);
    [x] = x;
    x = #AND(arg0, arg1 >>r 31);
    [x] = x;

    // Set flags.
    nf, zf, cf, x = #ANDS(x, arg0);

    // Conditionals.
    nf, zf, cf, vf = #CMP(x, 0);

    // EQ
    x = #ANDcc(arg0, arg1, zf, x);
    // NE
    x = #ANDcc(arg0, arg1, !zf, x);
    // CS
    x = #ANDcc(arg0, arg1, cf, x);
    // CC
    x = #ANDcc(arg0, arg1, !cf, x);
    // MI
    x = #ANDcc(arg0, arg1, nf, x);
    // PL
    x = #ANDcc(arg0, arg1, !nf, x);
    // VS
    x = #ANDcc(arg0, arg1, vf, x);
    // VC
    x = #ANDcc(arg0, arg1, !vf, x);
    // HI
    x = #ANDcc(arg0, arg1, cf && !zf, x);
    // LS
    x = #ANDcc(arg0, arg1, !cf || zf, x);
    // GE
    x = #ANDcc(arg0, arg1, nf == vf, x);
    // LT
    x = #ANDcc(arg0, arg1, nf != vf, x);
    // GT
    x = #ANDcc(arg0, arg1, !zf && nf == vf, x);
    // LE
    x = #ANDcc(arg0, arg1, zf || nf != vf, x);

    // Combinations.
    nf, zf, cf, x = #ANDScc(x, arg0, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #ANDS(x, 2);
    ?{}, x = #ANDS(x, 0xcacacaca);
    ?{}, x = #ANDS(x, 0xca00ca00);
    ?{}, x = #ANDS(x, 0x00ca00ca);
    nf, zf, cf, x = #ANDS(x, arg0 << 3);
    nf, zf, cf, x = #ANDS(x, arg0 >> 3);
    nf, zf, cf, x = #ANDS(x, arg0 >>s 3);
    nf, zf, cf, x = #ANDS(x, arg0 >>r 3);
    nf, zf, cf, x = #ANDScc(x, 2, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #ANDScc(x, arg0 << 3, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #ANDScc(x, arg0 << 3, !!(nf == vf), nf, zf, cf, x);
    nf, zf, cf, x = #ANDScc(x, arg0 >> 3, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #ANDScc(x, arg0 >>s 3, nf == vf, nf, zf, cf, x);
    nf, zf, cf, x = #ANDScc(x, arg0 >>r 3, nf == vf, nf, zf, cf, x);
    x = #ANDcc(x, arg0, !!!!zf, x);
    x = #ANDcc(x, 2, zf, x);
    x = #ANDcc(x, 2, !!zf, x);
    x = #ANDcc(x, arg0 << 3, zf, x);
    x = #ANDcc(x, arg0 << 3, !!zf, x);
    x = #ANDcc(x, arg0 >> 3, zf, x);
    x = #ANDcc(x, arg0 >>s 3, zf, x);
    x = #ANDcc(x, arg0 >>r 3, zf, x);

    reg u32 res;
    res = x;
    return res;
}
