#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 12 13:48:33 2020
# Process ID: 8332
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15752 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\XBar\XBar.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.047 ; gain = 491.922
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/imports/new/definitions.h
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jul 12 13:50:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jul 12 13:50:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1465.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1547.156 ; gain = 0.535
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1547.156 ; gain = 0.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1695.789 ; gain = 485.062
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 12 13:51:56 2020...
