Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec  4 12:59:55 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : report_control_sets -verbose -file alltop_control_sets_placed.rpt
| Design       : alltop
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   380 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            2 |
|      4 |           14 |
|      5 |            5 |
|      6 |            7 |
|      7 |            1 |
|      8 |           15 |
|      9 |            1 |
|     10 |            6 |
|     11 |            2 |
|     12 |           10 |
|     13 |           11 |
|     14 |            7 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1745 |          596 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             775 |          270 |
| Yes          | No                    | No                     |             609 |          194 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             669 |          234 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                  Clock Signal                                                 |                                                                                  Enable Signal                                                                                 |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/sccb_req_reg_reg_i_1_n_0             |                                                                                                                                                                                |                                                                                                                                                                       |                1 |              1 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_write_protect_r_reg_reg_i_1_n_0  |                                                                                                                                                                                |                                                                                                                                                                       |                1 |              1 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_write_protect_f_reg_reg_i_1_n_0  |                                                                                                                                                                                |                                                                                                                                                                       |                1 |              1 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                       |                1 |              2 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 |                                                                                                                                                                                | rgb2dvi_inst/ClockGenInternal.ClockGenX/in0                                                                                                                           |                1 |              2 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | cam_top_inst_r/sccb_if_inst/sda_cnt[3]_i_1__0_n_0                                                                                                                              | cam_top_inst_r/sccb_if_inst/clk_div_cnt[5]_i_1__0_n_0                                                                                                                 |                2 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | pspl_comm_inst/pspl_comm_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 |                                                                                                                                                                                | rgb2dvi_inst/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                       |                2 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                       |                2 |              4 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 |                                                                                                                                                                                | rgb2dvi_inst/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                       |                1 |              4 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | cam_top_inst_f/sccb_if_inst/sda_cnt[3]_i_1_n_0                                                                                                                                 | cam_top_inst_f/sccb_if_inst/clk_div_cnt[5]_i_1_n_0                                                                                                                    |                1 |              4 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | cam_top_inst_f/sccb_if_inst/scl_cnt[3]_i_1_n_0                                                                                                                                 | cam_top_inst_f/sccb_if_inst/clk_div_cnt[5]_i_1_n_0                                                                                                                    |                2 |              4 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | cam_top_inst_r/sccb_if_inst/scl_cnt[3]_i_1__0_n_0                                                                                                                              | cam_top_inst_r/sccb_if_inst/clk_div_cnt[5]_i_1__0_n_0                                                                                                                 |                1 |              4 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/sccb_send_data[16]                                                                            |                1 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                       |                3 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                       |                1 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                       |                2 |              4 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/p_1_in                                                                                                                                                   | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                1 |              5 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | pspl_comm_inst/write_bit                                                                                                                                              |                2 |              5 |
|  pclk_r_IBUF_BUFG                                                                                             | cam_top_inst_r/camera_if_inst/vcnt[8]_i_1__0_n_0                                                                                                                               | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                2 |              6 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | pspl_comm_inst/pspl_comm_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | cam_top_inst_r/sccb_if_inst/clk_div_cnt[5]_i_1__0_n_0                                                                                                                 |                2 |              6 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | cam_top_inst_f/sccb_if_inst/clk_div_cnt[5]_i_1_n_0                                                                                                                    |                2 |              6 |
|  pclk_f_IBUF_BUFG                                                                                             | cam_top_inst_f/camera_if_inst/vcnt[8]_i_1_n_0                                                                                                                                  | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                2 |              6 |
|  pclk_f_IBUF_BUFG                                                                                             | cam_top_inst_f/camera_if_inst/hcnt2_reg_n_0_[0]                                                                                                                                | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                1 |              6 |
|  pclk_r_IBUF_BUFG                                                                                             | cam_top_inst_r/camera_if_inst/hcnt2_reg_n_0_[0]                                                                                                                                | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                1 |              6 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/kl_accel_reg_reg[6]_i_1_n_0          |                                                                                                                                                                                |                                                                                                                                                                       |                2 |              7 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                   | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                   | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/p_1_in[19]                                                                                             | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/p_1_in[24]                                                                                             | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                   | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                3 |              8 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/r_0                                                                                                                                                      | visualizer_inst/div_0/r[7]_i_1_n_0                                                                                                                                    |                2 |              8 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/kl_steer_reg_reg[7]_i_1_n_0          |                                                                                                                                                                                |                                                                                                                                                                       |                3 |              8 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/RSTB                                                                                                                                                     | visualizer_inst/div_0/b[18]_i_1_n_0                                                                                                                                   |                3 |              9 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                5 |             10 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 | CEB2                                                                                                                                                                           |                                                                                                                                                                       |                4 |             10 |
|  pclk_r_IBUF_BUFG                                                                                             |                                                                                                                                                                                | cam_top_inst_r/camera_if_inst/hcnt2[10]                                                                                                                               |                2 |             10 |
|  pclk_f_IBUF_BUFG                                                                                             |                                                                                                                                                                                | cam_top_inst_f/camera_if_inst/hcnt2[10]                                                                                                                               |                5 |             10 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/E[0]                                                                                                                                                     |                                                                                                                                                                       |                5 |             10 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/r_0                                                                                                                                                      |                                                                                                                                                                       |                6 |             11 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 | cam_reset_OBUF                                                                                                                                                                 | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                4 |             11 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/read_id[0]_i_2__0_n_0                                                                                                                                        | simple_lsd_inst_r/stp_1/out_vcnt_reg[1]_2                                                                                                                             |                3 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/line_num0                                                                                                                                                    | simple_lsd_inst_r/clear                                                                                                                                               |                3 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/E[0]                                                                                                                                                         |                                                                                                                                                                       |                3 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/sys_reset_n_sync_regs_reg[3]__0                                                                                                                              | simple_lsd_inst_f/ls_ram_wr_addr                                                                                                                                      |                3 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/read_id[0]_i_2_n_0                                                                                                                                           | simple_lsd_inst_f/stp_1/out_vcnt_reg[1]_2                                                                                                                             |                3 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/line_num0                                                                                                                                                    | simple_lsd_inst_f/clear                                                                                                                                               |                3 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/ls_ram_rd_addr[0]_i_2_n_0                                                                                                                                      | visualizer_inst/ls_ram_rd_addr[0]_i_1_n_0                                                                                                                             |                3 |             12 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_line_addr_r_reg_reg[31]_i_1_n_0  |                                                                                                                                                                                |                                                                                                                                                                       |                3 |             12 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_line_addr_f_reg_reg[31]_i_1_n_0  |                                                                                                                                                                                |                                                                                                                                                                       |                5 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/RSTB                                                                                                                                                     |                                                                                                                                                                       |                4 |             12 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/E[0]                                                                                                                                                         | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/stp_1/seg_num                                                                                                                                                | simple_lsd_inst_r/stp_1/clear                                                                                                                                         |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | cam_reset_OBUF                                                                                                                                                                 | simple_lsd_inst_f/ls_ram_wr_addr                                                                                                                                      |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/stp_1/grd_thres_offset                                                                                                                                       | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/out_flag_reg_0[0]                                                                                                                                            | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/stp_1/seg_num                                                                                                                                                | simple_lsd_inst_f/stp_1/clear                                                                                                                                         |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/stp_1/ram_wr_addr                                                                                                                                            |                                                                                                                                                                       |                3 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/stp_1/grd_thres_offset                                                                                                                                       | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                4 |             13 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/stp_1/ram_wr_addr                                                                                                                                            |                                                                                                                                                                       |                3 |             13 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                       |                4 |             13 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                                       |                5 |             13 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | testset_inst/pb_r/Parent/E[0]                                                                                                                                                  | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                3 |             14 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                       |                3 |             14 |
|  pclk_r_IBUF_BUFG                                                                                             |                                                                                                                                                                                |                                                                                                                                                                       |                4 |             14 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                       |                2 |             14 |
|  pclk_f_IBUF_BUFG                                                                                             |                                                                                                                                                                                |                                                                                                                                                                       |                6 |             14 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | testset_inst/pb_r/Parent/spline_4_reg_i_1_n_0                                                                                                                                  | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                4 |             14 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | testset_inst/pb_l/Parent/spline_4_reg_i_2__0_n_0                                                                                                                               | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |                5 |             14 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0                                                                                                                                 | testset_inst/fbr_inst/inp_fbp_tmp_i_1_n_0                                                                                                                             |                4 |             16 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | testset_inst/fbl_inst/cnt_edge_reg[15]_i_1_n_0                                                                                                                                 | testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0                                                                                                                             |                4 |             16 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                       |                3 |             16 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | testset_inst/fbr_inst/cnt_edge__0                                                                                                                                     |                4 |             16 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | testset_inst/fbl_inst/cnt_edge__0                                                                                                                                     |                4 |             16 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | btn1_debouncer/p_1_in                                                                                                                                                          | btn1_debouncer/count[17]_i_1_n_0                                                                                                                                      |                5 |             17 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                                       |                7 |             17 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_grad_thres_r_reg_reg[16]_i_1_n_0 |                                                                                                                                                                                |                                                                                                                                                                       |                6 |             17 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/lsd_grad_thres_f_reg_reg[16]_i_1_n_0 |                                                                                                                                                                                |                                                                                                                                                                       |                6 |             17 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/out_ready                                                                                                                                                | visualizer_inst/div_0/out_q[17]_i_1_n_0                                                                                                                               |                6 |             18 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/div_0/CEB2                                                                                                                                                     | visualizer_inst/div_0/RSTB                                                                                                                                            |                8 |             18 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 |                                                                                                                                                                                | rgb2dvi_inst/DataEncoders[0].DataEncoder/SR[0]                                                                                                                        |                8 |             20 |
|  pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/sccb_send_data_reg_reg[23]_i_1_n_0   |                                                                                                                                                                                |                                                                                                                                                                       |                9 |             24 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                       |                4 |             27 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                                       |                5 |             27 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                       |                4 |             27 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                       |                4 |             27 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | testset_inst/fbl_inst/inp_fbp_tmp_i_1_n_0                                                                                                                             |                7 |             29 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | testset_inst/fbr_inst/inp_fbp_tmp_i_1_n_0                                                                                                                             |                7 |             29 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | simple_lsd_inst_r/stp_0/ca_0/out_hcnt_reg[9]_0                                                                                                                        |                8 |             32 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | simple_lsd_inst_f/stp_0/ca_0/out_hcnt_reg[9]_0                                                                                                                        |                7 |             32 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                        | pspl_comm_inst/pspl_comm_i/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |               17 |             32 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                       |                8 |             32 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | visualizer_inst/swap_axis0_out                                                                                                                                                 |                                                                                                                                                                       |               11 |             41 |
|  clk_wiz_0_inst/inst/clk_out3                                                                                 |                                                                                                                                                                                |                                                                                                                                                                       |               21 |             45 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                       |                6 |             45 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               | pspl_comm_inst/pspl_comm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                       |                7 |             45 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | simple_lsd_inst_f/gau_0/stp_0/ca_0/SR[0]                                                                                                                              |               29 |             72 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | simple_lsd_inst_r/gau_0/stp_0/ca_0/SR[0]                                                                                                                              |               26 |             72 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_f/stp_1/ram_wr_addr                                                                                                                                            | simple_lsd_inst_f/stp_1/sys_reset_n_sync_regs_reg[3]__0_0                                                                                                             |               45 |             74 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | simple_lsd_inst_r/stp_1/ram_wr_addr                                                                                                                                            | simple_lsd_inst_r/stp_1/sys_reset_n_sync_regs_reg[3]__0_0                                                                                                             |               36 |             74 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |               28 |             89 |
|  pspl_comm_inst/pspl_comm_i/processing_system7_0/inst/FCLK_CLK0                                               |                                                                                                                                                                                |                                                                                                                                                                       |               30 |            110 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 | cam_reset_OBUF                                                                                                                                                                 |                                                                                                                                                                       |              100 |            215 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                | simple_lsd_inst_r/stp_1/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/SR[0]                                                                                              |              111 |            291 |
|  clk_wiz_0_inst/inst/clk_out2                                                                                 |                                                                                                                                                                                |                                                                                                                                                                       |              502 |           1515 |
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


