/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
#ifndef _dai_ipu_top_device_regmem_h_
#define _dai_ipu_top_device_regmem_h_

/* Generated with DAI generator 1.3.0 */

#include <dai/dai_device_access_types.h>
#include "dfm_regmem.h"
#include "wpt_regmem.h"
/* inner memory addresses for slave port sl_cfg of device of */
static const int dai_ipu_top_ofs_top_of_sl_cfg_regmem_addresses[] = {
	0 /* offset to inner register cmd */,
	4 /* offset to inner register pin0_dma_data_ack */,
	8 /* offset to inner register pin1_dma_data_ack */,
	12 /* offset to inner register pin2_dma_data_ack */,
	16 /* offset to inner register pin0_dma_de_queue_ack */,
	20 /* offset to inner register pin1_dma_de_queue_ack */,
	24 /* offset to inner register pin2_dma_de_queue_ack */,
	28 /* offset to inner register pin0_stream2gen_rd_ptr */,
	36 /* offset to inner register pin2_stream2gen_rd_ptr */,
	64 /* offset to inner register irq */,
	68 /* offset to inner register stat_rd_stage_0 */,
	72 /* offset to inner register stat_rd_stage_1 */,
	76 /* offset to inner register stat_upsampling_status */,
	80 /* offset to inner register stat_range_stage_status */,
	84 /* offset to inner register stat_packing_stage_status */,
	88 /* offset to inner register stat_wr_stage_0 */,
	92 /* offset to inner register stat_wr_stage_1 */,
	96 /* offset to inner register stat_buffers_taken */,
	100 /* offset to inner register mt_port_status */,
	104 /* offset to inner register stat_ackgen_status */,
	128 /* offset to inner register descriptor_rpwc */,
	132 /* offset to inner register ofa_control */,
	136 /* offset to inner register input_bpp */,
	140 /* offset to inner register upsample_p_e_0 */,
	144 /* offset to inner register upsample_p_e_1 */,
	148 /* offset to inner register upsample_p_o_0 */,
	152 /* offset to inner register upsample_p_o_1 */,
	256 /* offset to inner register pin0_format */,
	260 /* offset to inner register pin0_vertical_mirror */,
	264 /* offset to inner register pin0_horizontal_mirror */,
	268 /* offset to inner register pin0_tiling */,
	272 /* offset to inner register pin0_reduce_range */,
	276 /* offset to inner register pin0_input_image_width_vecs */,
	280 /* offset to inner register pin0_input_image_height_lines */,
	284 /* offset to inner register pin0_output_luma_x */,
	288 /* offset to inner register pin0_output_luma_y */,
	292 /* offset to inner register pin0_input_left_crop_pixel */,
	296 /* offset to inner register pin0_input_top_crop_pixel */,
	300 /* offset to inner register pin0_release_inp_addr */,
	304 /* offset to inner register pin0_ip_buff_rel_token */,
	308 /* offset to inner register pin0_inp_buff_nr_buffers */,
	312 /* offset to inner register pin0_inp_buff_y_st_addr */,
	316 /* offset to inner register pin0_inp_buff_y_buffer_stride */,
	320 /* offset to inner register pin0_inp_buff_y_line_stride */,
	324 /* offset to inner register pin0_inp_buff_u_st_addr */,
	328 /* offset to inner register pin0_inp_buff_uv_buffer_stride */,
	332 /* offset to inner register pin0_inp_buff_uv_line_stride */,
	336 /* offset to inner register pin0_inp_buff_v_st_addr */,
	348 /* offset to inner register pin0_process_out_buf_addr */,
	356 /* offset to inner register pin0_output_number_buffers */,
	360 /* offset to inner register pin0_out_buff_y_st_addr */,
	364 /* offset to inner register pin0_out_buff_y_buffer_stride */,
	368 /* offset to inner register pin0_out_buff_y_line_stride */,
	372 /* offset to inner register pin0_out_buff_u_st_addr */,
	376 /* offset to inner register pin0_out_buff_uv_buffer_stride */,
	380 /* offset to inner register pin0_out_buff_uv_line_stride */,
	384 /* offset to inner register pin0_out_buff_v_st_addr */,
	400 /* offset to inner register pin0_hist_buff_st_addr */,
	408 /* offset to inner register pin0_hist_buff_line_stride */,
	412 /* offset to inner register pin0_output_y_addr */,
	416 /* offset to inner register pin0_output_u_addr */,
	420 /* offset to inner register pin0_output_v_addr */,
	424 /* offset to inner register pin0_output_y_stride */,
	428 /* offset to inner register pin0_output_uv_stride */,
	432 /* offset to inner register pin0_unit_descr_id */,
	436 /* offset to inner register pin0_channel_descr_id */,
	440 /* offset to inner register pin0_span_a_descr_id */,
	444 /* offset to inner register pin0_span_b_descr_id */,
	448 /* offset to inner register pin0_terminal_a_descr_id */,
	452 /* offset to inner register pin0_terminal_b_descr_id */,
	456 /* offset to inner register pin0_unit_descr_address */,
	460 /* offset to inner register pin0_unit_descr_stride */,
	476 /* offset to inner register pin0_terminal_a_descr_address */,
	480 /* offset to inner register pin0_terminal_b_descr_address */,
	484 /* offset to inner register pin0_terminal_descr_stride */,
	488 /* offset to inner register pin0_dma_req_queue_cnt */,
	492 /* offset to inner register pin0_done_address */,
	496 /* offset to inner register pin0_done_message */,
	500 /* offset to inner register pin0_stream2gen_wr_ptr_addr */,
	504 /* offset to inner register pin0_stream2gen_buffer_size */,
	508 /* offset to inner register pin0_stream2gen_frame_idx */,
	512 /* offset to inner register pin1_format */,
	516 /* offset to inner register pin1_vertical_mirror */,
	520 /* offset to inner register pin1_horizontal_mirror */,
	524 /* offset to inner register pin1_tiling */,
	528 /* offset to inner register pin1_reduce_range */,
	532 /* offset to inner register pin1_input_image_width_vecs */,
	536 /* offset to inner register pin1_input_image_height_lines */,
	540 /* offset to inner register pin1_output_luma_x */,
	544 /* offset to inner register pin1_output_luma_y */,
	548 /* offset to inner register pin1_input_left_crop_pixel */,
	552 /* offset to inner register pin1_input_top_crop_pixel */,
	556 /* offset to inner register pin1_release_inp_addr */,
	560 /* offset to inner register pin1_ip_buff_rel_token */,
	564 /* offset to inner register pin1_inp_buff_nr_buffers */,
	568 /* offset to inner register pin1_inp_buff_y_st_addr */,
	572 /* offset to inner register pin1_inp_buff_y_buffer_stride */,
	576 /* offset to inner register pin1_inp_buff_y_line_stride */,
	580 /* offset to inner register pin1_inp_buff_u_st_addr */,
	584 /* offset to inner register pin1_inp_buff_uv_buffer_stride */,
	588 /* offset to inner register pin1_inp_buff_uv_line_stride */,
	592 /* offset to inner register pin1_inp_buff_v_st_addr */,
	604 /* offset to inner register pin1_process_out_buf_addr */,
	612 /* offset to inner register pin1_output_number_buffers */,
	616 /* offset to inner register pin1_out_buff_y_st_addr */,
	620 /* offset to inner register pin1_out_buff_y_buffer_stride */,
	624 /* offset to inner register pin1_out_buff_y_line_stride */,
	628 /* offset to inner register pin1_out_buff_u_st_addr */,
	632 /* offset to inner register pin1_out_buff_uv_buffer_stride */,
	636 /* offset to inner register pin1_out_buff_uv_line_stride */,
	640 /* offset to inner register pin1_out_buff_v_st_addr */,
	656 /* offset to inner register pin1_hist_buff_st_addr */,
	664 /* offset to inner register pin1_hist_buff_line_stride */,
	668 /* offset to inner register pin1_output_y_addr */,
	672 /* offset to inner register pin1_output_u_addr */,
	676 /* offset to inner register pin1_output_v_addr */,
	680 /* offset to inner register pin1_output_y_stride */,
	684 /* offset to inner register pin1_output_uv_stride */,
	688 /* offset to inner register pin1_unit_descr_id */,
	692 /* offset to inner register pin1_channel_descr_id */,
	696 /* offset to inner register pin1_span_a_descr_id */,
	700 /* offset to inner register pin1_span_b_descr_id */,
	704 /* offset to inner register pin1_terminal_a_descr_id */,
	708 /* offset to inner register pin1_terminal_b_descr_id */,
	712 /* offset to inner register pin1_unit_descr_address */,
	716 /* offset to inner register pin1_unit_descr_stride */,
	732 /* offset to inner register pin1_terminal_a_descr_address */,
	736 /* offset to inner register pin1_terminal_b_descr_address */,
	740 /* offset to inner register pin1_terminal_descr_stride */,
	744 /* offset to inner register pin1_dma_req_queue_cnt */,
	748 /* offset to inner register pin1_done_address */,
	752 /* offset to inner register pin1_done_message */,
	756 /* offset to inner register pin1_stream2gen_wr_ptr_addr */,
	760 /* offset to inner register pin1_stream2gen_buffer_size */,
	764 /* offset to inner register pin1_stream2gen_frame_idx */,
	768 /* offset to inner register pin2_format */,
	772 /* offset to inner register pin2_vertical_mirror */,
	776 /* offset to inner register pin2_horizontal_mirror */,
	780 /* offset to inner register pin2_tiling */,
	784 /* offset to inner register pin2_reduce_range */,
	788 /* offset to inner register pin2_input_image_width_vecs */,
	792 /* offset to inner register pin2_input_image_height_lines */,
	796 /* offset to inner register pin2_output_luma_x */,
	800 /* offset to inner register pin2_output_luma_y */,
	804 /* offset to inner register pin2_input_left_crop_pixel */,
	808 /* offset to inner register pin2_input_top_crop_pixel */,
	812 /* offset to inner register pin2_release_inp_addr */,
	816 /* offset to inner register pin2_ip_buff_rel_token */,
	820 /* offset to inner register pin2_inp_buff_nr_buffers */,
	824 /* offset to inner register pin2_inp_buff_y_st_addr */,
	828 /* offset to inner register pin2_inp_buff_y_buffer_stride */,
	832 /* offset to inner register pin2_inp_buff_y_line_stride */,
	836 /* offset to inner register pin2_inp_buff_u_st_addr */,
	840 /* offset to inner register pin2_inp_buff_uv_buffer_stride */,
	844 /* offset to inner register pin2_inp_buff_uv_line_stride */,
	848 /* offset to inner register pin2_inp_buff_v_st_addr */,
	860 /* offset to inner register pin2_process_out_buf_addr */,
	868 /* offset to inner register pin2_output_number_buffers */,
	872 /* offset to inner register pin2_out_buff_y_st_addr */,
	876 /* offset to inner register pin2_out_buff_y_buffer_stride */,
	880 /* offset to inner register pin2_out_buff_y_line_stride */,
	884 /* offset to inner register pin2_out_buff_u_st_addr */,
	888 /* offset to inner register pin2_out_buff_uv_buffer_stride */,
	892 /* offset to inner register pin2_out_buff_uv_line_stride */,
	896 /* offset to inner register pin2_out_buff_v_st_addr */,
	912 /* offset to inner register pin2_hist_buff_st_addr */,
	920 /* offset to inner register pin2_hist_buff_line_stride */,
	924 /* offset to inner register pin2_output_y_addr */,
	928 /* offset to inner register pin2_output_u_addr */,
	932 /* offset to inner register pin2_output_v_addr */,
	936 /* offset to inner register pin2_output_y_stride */,
	940 /* offset to inner register pin2_output_uv_stride */,
	944 /* offset to inner register pin2_unit_descr_id */,
	948 /* offset to inner register pin2_channel_descr_id */,
	952 /* offset to inner register pin2_span_a_descr_id */,
	956 /* offset to inner register pin2_span_b_descr_id */,
	960 /* offset to inner register pin2_terminal_a_descr_id */,
	964 /* offset to inner register pin2_terminal_b_descr_id */,
	968 /* offset to inner register pin2_unit_descr_address */,
	972 /* offset to inner register pin2_unit_descr_stride */,
	988 /* offset to inner register pin2_terminal_a_descr_address */,
	992 /* offset to inner register pin2_terminal_b_descr_address */,
	996 /* offset to inner register pin2_terminal_descr_stride */,
	1000 /* offset to inner register pin2_dma_req_queue_cnt */,
	1004 /* offset to inner register pin2_done_address */,
	1008 /* offset to inner register pin2_done_message */,
	1012 /* offset to inner register pin2_stream2gen_wr_ptr_addr */,
	1016 /* offset to inner register pin2_stream2gen_buffer_size */,
	1020 /* offset to inner register pin2_stream2gen_frame_idx */
};

/* inner memory addresses for slave port in_cfg of device gdc0 */
static const int dai_ipu_top_gdc_top_gdc0_in_cfg_regmem_addresses[] = {
	0 /* offset to inner register reg_cmd_info */,
	4 /* offset to inner register reg_cmd_fifo_flush_info */,
	8 /* offset to inner register reg_dcg_en_info */,
	12 /* offset to inner register reg_check_engine_info */,
	16 /* offset to inner register reg_woi_size_info */,
	20 /* offset to inner register reg_fryipxfrx_p0_x_info */,
	24 /* offset to inner register reg_p0_prim_y_info */,
	28 /* offset to inner register reg_p1_prim_x_info */,
	32 /* offset to inner register reg_p1_prim_y_info */,
	36 /* offset to inner register reg_p2_prim_x_info */,
	40 /* offset to inner register reg_p2_prim_y_info */,
	44 /* offset to inner register reg_p3_prim_x_info */,
	48 /* offset to inner register reg_p3_prim_y_info */,
	52 /* offset to inner register reg_src_addr_info */,
	56 /* offset to inner register reg_frame_init_info */,
	60 /* offset to inner register reg_ch0_op_buf_release_info */,
	64 /* offset to inner register reg_ch1_op_buf_release_info */,
	68 /* offset to inner register reg_ch2_op_buf_release_info */,
	72 /* offset to inner register reg_ch3_op_buf_release_info */,
	76 /* offset to inner register reg_nr_of_lut_parts_info */,
	80 /* offset to inner register reg_hom_set0_const0_info */,
	84 /* offset to inner register reg_hom_set0_const1_info */,
	88 /* offset to inner register reg_hom_set0_const2_info */,
	92 /* offset to inner register reg_hom_set0_const3_info */,
	96 /* offset to inner register reg_hom_set0_const4_info */,
	100 /* offset to inner register reg_hom_set0_const5_info */,
	104 /* offset to inner register reg_hom_set0_const6_info */,
	108 /* offset to inner register reg_hom_set0_const7_info */,
	112 /* offset to inner register reg_hom_set0_const8_info */,
	116 /* offset to inner register reg_hom_set1_const0_info */,
	120 /* offset to inner register reg_hom_set1_const1_info */,
	124 /* offset to inner register reg_hom_set1_const2_info */,
	128 /* offset to inner register reg_hom_set1_const3_info */,
	132 /* offset to inner register reg_hom_set1_const4_info */,
	136 /* offset to inner register reg_hom_set1_const5_info */,
	140 /* offset to inner register reg_hom_set1_const6_info */,
	144 /* offset to inner register reg_hom_set1_const7_info */,
	148 /* offset to inner register reg_hom_set1_const8_info */,
	152 /* offset to inner register reg_hom_set2_const0_info */,
	156 /* offset to inner register reg_hom_set2_const1_info */,
	160 /* offset to inner register reg_hom_set2_const2_info */,
	164 /* offset to inner register reg_hom_set2_const3_info */,
	168 /* offset to inner register reg_hom_set2_const4_info */,
	172 /* offset to inner register reg_hom_set2_const5_info */,
	176 /* offset to inner register reg_hom_set2_const6_info */,
	180 /* offset to inner register reg_hom_set2_const7_info */,
	184 /* offset to inner register reg_hom_set2_const8_info */,
	188 /* offset to inner register reg_hom_set3_const0_info */,
	192 /* offset to inner register reg_hom_set3_const1_info */,
	196 /* offset to inner register reg_hom_set3_const2_info */,
	200 /* offset to inner register reg_hom_set3_const3_info */,
	204 /* offset to inner register reg_hom_set3_const4_info */,
	208 /* offset to inner register reg_hom_set3_const5_info */,
	212 /* offset to inner register reg_hom_set3_const6_info */,
	216 /* offset to inner register reg_hom_set3_const7_info */,
	220 /* offset to inner register reg_hom_set3_const8_info */,
	224 /* offset to inner register reg_hom_set4_const0_info */,
	228 /* offset to inner register reg_hom_set4_const1_info */,
	232 /* offset to inner register reg_hom_set4_const2_info */,
	236 /* offset to inner register reg_hom_set4_const3_info */,
	240 /* offset to inner register reg_hom_set4_const4_info */,
	244 /* offset to inner register reg_hom_set4_const5_info */,
	248 /* offset to inner register reg_hom_set4_const6_info */,
	252 /* offset to inner register reg_hom_set4_const7_info */,
	256 /* offset to inner register reg_hom_set4_const8_info */,
	260 /* offset to inner register reg_hom_set5_const0_info */,
	264 /* offset to inner register reg_hom_set5_const1_info */,
	268 /* offset to inner register reg_hom_set5_const2_info */,
	272 /* offset to inner register reg_hom_set5_const3_info */,
	276 /* offset to inner register reg_hom_set5_const4_info */,
	280 /* offset to inner register reg_hom_set5_const5_info */,
	284 /* offset to inner register reg_hom_set5_const6_info */,
	288 /* offset to inner register reg_hom_set5_const7_info */,
	292 /* offset to inner register reg_hom_set5_const8_info */,
	296 /* offset to inner register reg_hom_set6_const0_info */,
	300 /* offset to inner register reg_hom_set6_const1_info */,
	304 /* offset to inner register reg_hom_set6_const2_info */,
	308 /* offset to inner register reg_hom_set6_const3_info */,
	312 /* offset to inner register reg_hom_set6_const4_info */,
	316 /* offset to inner register reg_hom_set6_const5_info */,
	320 /* offset to inner register reg_hom_set6_const6_info */,
	324 /* offset to inner register reg_hom_set6_const7_info */,
	328 /* offset to inner register reg_hom_set6_const8_info */,
	332 /* offset to inner register reg_hom_set7_const0_info */,
	336 /* offset to inner register reg_hom_set7_const1_info */,
	340 /* offset to inner register reg_hom_set7_const2_info */,
	344 /* offset to inner register reg_hom_set7_const3_info */,
	348 /* offset to inner register reg_hom_set7_const4_info */,
	352 /* offset to inner register reg_hom_set7_const5_info */,
	356 /* offset to inner register reg_hom_set7_const6_info */,
	360 /* offset to inner register reg_hom_set7_const7_info */,
	364 /* offset to inner register reg_hom_set7_const8_info */,
	368 /* offset to inner register reg_hom_set8_const0_info */,
	372 /* offset to inner register reg_hom_set8_const1_info */,
	376 /* offset to inner register reg_hom_set8_const2_info */,
	380 /* offset to inner register reg_hom_set8_const3_info */,
	384 /* offset to inner register reg_hom_set8_const4_info */,
	388 /* offset to inner register reg_hom_set8_const5_info */,
	392 /* offset to inner register reg_hom_set8_const6_info */,
	396 /* offset to inner register reg_hom_set8_const7_info */,
	400 /* offset to inner register reg_hom_set8_const8_info */,
	404 /* offset to inner register reg_hom_set9_const0_info */,
	408 /* offset to inner register reg_hom_set9_const1_info */,
	412 /* offset to inner register reg_hom_set9_const2_info */,
	416 /* offset to inner register reg_hom_set9_const3_info */,
	420 /* offset to inner register reg_hom_set9_const4_info */,
	424 /* offset to inner register reg_hom_set9_const5_info */,
	428 /* offset to inner register reg_hom_set9_const6_info */,
	432 /* offset to inner register reg_hom_set9_const7_info */,
	436 /* offset to inner register reg_hom_set9_const8_info */,
	440 /* offset to inner register reg_hom_set10_const0_info */,
	444 /* offset to inner register reg_hom_set10_const1_info */,
	448 /* offset to inner register reg_hom_set10_const2_info */,
	452 /* offset to inner register reg_hom_set10_const3_info */,
	456 /* offset to inner register reg_hom_set10_const4_info */,
	460 /* offset to inner register reg_hom_set10_const5_info */,
	464 /* offset to inner register reg_hom_set10_const6_info */,
	468 /* offset to inner register reg_hom_set10_const7_info */,
	472 /* offset to inner register reg_hom_set10_const8_info */,
	476 /* offset to inner register reg_hom_set11_const0_info */,
	480 /* offset to inner register reg_hom_set11_const1_info */,
	484 /* offset to inner register reg_hom_set11_const2_info */,
	488 /* offset to inner register reg_hom_set11_const3_info */,
	492 /* offset to inner register reg_hom_set11_const4_info */,
	496 /* offset to inner register reg_hom_set11_const5_info */,
	500 /* offset to inner register reg_hom_set11_const6_info */,
	504 /* offset to inner register reg_hom_set11_const7_info */,
	508 /* offset to inner register reg_hom_set11_const8_info */,
	512 /* offset to inner register reg_hom_set12_const0_info */,
	516 /* offset to inner register reg_hom_set12_const1_info */,
	520 /* offset to inner register reg_hom_set12_const2_info */,
	524 /* offset to inner register reg_hom_set12_const3_info */,
	528 /* offset to inner register reg_hom_set12_const4_info */,
	532 /* offset to inner register reg_hom_set12_const5_info */,
	536 /* offset to inner register reg_hom_set12_const6_info */,
	540 /* offset to inner register reg_hom_set12_const7_info */,
	544 /* offset to inner register reg_hom_set12_const8_info */,
	548 /* offset to inner register reg_hom_set13_const0_info */,
	552 /* offset to inner register reg_hom_set13_const1_info */,
	556 /* offset to inner register reg_hom_set13_const2_info */,
	560 /* offset to inner register reg_hom_set13_const3_info */,
	564 /* offset to inner register reg_hom_set13_const4_info */,
	568 /* offset to inner register reg_hom_set13_const5_info */,
	572 /* offset to inner register reg_hom_set13_const6_info */,
	576 /* offset to inner register reg_hom_set13_const7_info */,
	580 /* offset to inner register reg_hom_set13_const8_info */,
	584 /* offset to inner register reg_hom_set14_const0_info */,
	588 /* offset to inner register reg_hom_set14_const1_info */,
	592 /* offset to inner register reg_hom_set14_const2_info */,
	596 /* offset to inner register reg_hom_set14_const3_info */,
	600 /* offset to inner register reg_hom_set14_const4_info */,
	604 /* offset to inner register reg_hom_set14_const5_info */,
	608 /* offset to inner register reg_hom_set14_const6_info */,
	612 /* offset to inner register reg_hom_set14_const7_info */,
	616 /* offset to inner register reg_hom_set14_const8_info */,
	620 /* offset to inner register reg_hom_set15_const0_info */,
	624 /* offset to inner register reg_hom_set15_const1_info */,
	628 /* offset to inner register reg_hom_set15_const2_info */,
	632 /* offset to inner register reg_hom_set15_const3_info */,
	636 /* offset to inner register reg_hom_set15_const4_info */,
	640 /* offset to inner register reg_hom_set15_const5_info */,
	644 /* offset to inner register reg_hom_set15_const6_info */,
	648 /* offset to inner register reg_hom_set15_const7_info */,
	652 /* offset to inner register reg_hom_set15_const8_info */,
	656 /* offset to inner register reg_hom_offset_set0 */,
	660 /* offset to inner register reg_hom_offset_set1_info */,
	664 /* offset to inner register reg_hom_offset_set2_info */,
	668 /* offset to inner register reg_hom_offset_set3_info */,
	672 /* offset to inner register reg_hom_offset_set4_info */,
	676 /* offset to inner register reg_hom_offset_set5_info */,
	680 /* offset to inner register reg_hom_offset_set6_info */,
	684 /* offset to inner register reg_hom_offset_set7_info */,
	688 /* offset to inner register reg_hom_offset_set8_info */,
	692 /* offset to inner register reg_hom_offset_set9_info */,
	696 /* offset to inner register reg_hom_offset_set10_info */,
	700 /* offset to inner register reg_hom_offset_set11_info */,
	704 /* offset to inner register reg_hom_offset_set12_info */,
	708 /* offset to inner register reg_hom_offset_set13_info */,
	712 /* offset to inner register reg_hom_offset_set14_info */,
	716 /* offset to inner register reg_hom_num_set_info */,
	720 /* offset to inner register reg_dewarp_y_scale_factor_info */,
	724 /* offset to inner register reg_dewarp_start_angle_info */,
	728 /* offset to inner register reg_dewarp_relative_inner_radius_info */,
	732 /* offset to inner register reg_dewarp_inner_radius_info */,
	736 /* offset to inner register reg_dewarp_outer_radius_inv_info */,
	740 /* offset to inner register reg_dewarp_center_coord_info */,
	744 /* offset to inner register reg_dewarp_out_height_inv */,
	748 /* offset to inner register reg_ldc_center_coord_info */,
	752 /* offset to inner register reg_ldc_y_scale_info */,
	756 /* offset to inner register reg_ldc_rumax_inv_info */,
	760 /* offset to inner register reg_input_image_width_info */,
	764 /* offset to inner register reg_input_image_height_info */,
	768 /* offset to inner register reg_ch0_bpp_control_info */,
	772 /* offset to inner register reg_ch0_oxdim_info */,
	776 /* offset to inner register reg_ch0_oydim_info */,
	780 /* offset to inner register reg_ch0_ixdim_info */,
	784 /* offset to inner register reg_ch0_iydim_info */,
	788 /* offset to inner register reg_ch0_dx_info */,
	792 /* offset to inner register reg_ch0_dy_info */,
	796 /* offset to inner register reg_ch0_src_end_info */,
	800 /* offset to inner register reg_ch0_src_wrap_info */,
	804 /* offset to inner register reg_ch0_src_stride_info */,
	808 /* offset to inner register reg_ch0_reserved_info */,
	812 /* offset to inner register reg_ch0_perf_mode_info */,
	816 /* offset to inner register reg_ch0_interp_type_info */,
	820 /* offset to inner register reg_ch0_filter_size_info */,
	824 /* offset to inner register reg_ch0_lut_sel_info */,
	828 /* offset to inner register reg_ch0_scan_mode_info */,
	832 /* offset to inner register reg_ch0_proc_mode_info */,
	836 /* offset to inner register reg_ch0_src_packed_info */,
	840 /* offset to inner register reg_ch0_dst_packed_info */,
	844 /* offset to inner register reg_ch0_gro_en_rpw_dis_info */,
	848 /* offset to inner register reg_ch0_coord_ratio_info */,
	852 /* offset to inner register reg_ch0_op_ack_addr_info */,
	856 /* offset to inner register reg_ch0_op_ack_cmd_token_info */,
	860 /* offset to inner register reg_ch0_op_num_buf_info */,
	864 /* offset to inner register reg_ch0_op_buf_addr_info */,
	868 /* offset to inner register reg_ch0_op_buf_stride_info */,
	872 /* offset to inner register reg_ch0_op_line_stride_info */,
	876 /* offset to inner register reg_ch0_ip_ack_addr_info */,
	880 /* offset to inner register reg_ch0_ip_ack_cmd_token_info */,
	884 /* offset to inner register reg_ch0_fragment_ack_addr_info */,
	888 /* offset to inner register reg_ch0_fragment_ack_data_info */,
	896 /* offset to inner register reg_ch1_bpp_control_info */,
	900 /* offset to inner register reg_ch1_oxdim_info */,
	904 /* offset to inner register reg_ch1_oydim_info */,
	908 /* offset to inner register reg_ch1_ixdim_info */,
	912 /* offset to inner register reg_ch1_iydim_info */,
	916 /* offset to inner register reg_ch1_dx_info */,
	920 /* offset to inner register reg_ch1_dy_info */,
	924 /* offset to inner register reg_ch1_src_end_info */,
	928 /* offset to inner register reg_ch1_src_wrap_info */,
	932 /* offset to inner register reg_ch1_src_stride_info */,
	936 /* offset to inner register reg_ch1_reserved_info */,
	940 /* offset to inner register reg_ch1_perf_mode_info */,
	944 /* offset to inner register reg_ch1_interp_type_info */,
	948 /* offset to inner register reg_ch1_filter_size_info */,
	952 /* offset to inner register reg_ch1_lut_sel_info */,
	956 /* offset to inner register reg_ch1_scan_mode_info */,
	960 /* offset to inner register reg_ch1_proc_mode_info */,
	964 /* offset to inner register reg_ch1_src_packed_info */,
	968 /* offset to inner register reg_ch1_dst_packed_info */,
	972 /* offset to inner register reg_ch1_gro_en_rpw_dis_info */,
	976 /* offset to inner register reg_ch1_coord_ratio_info */,
	980 /* offset to inner register reg_ch1_op_ack_addr_info */,
	984 /* offset to inner register reg_ch1_op_ack_cmd_token_info */,
	988 /* offset to inner register reg_ch1_op_num_buf_info */,
	992 /* offset to inner register reg_ch1_op_buf_addr_info */,
	996 /* offset to inner register reg_ch1_op_buf_stride_info */,
	1000 /* offset to inner register reg_ch1_op_line_stride_info */,
	1004 /* offset to inner register reg_ch1_ip_ack_addr_info */,
	1008 /* offset to inner register reg_ch1_ip_ack_cmd_token_info */,
	1012 /* offset to inner register reg_ch1_fragment_ack_addr_info */,
	1016 /* offset to inner register reg_ch1_fragment_ack_data_info */,
	1024 /* offset to inner register reg_ch2_bpp_control_info */,
	1028 /* offset to inner register reg_ch2_oxdim_info */,
	1032 /* offset to inner register reg_ch2_oydim_info */,
	1036 /* offset to inner register reg_ch2_ixdim_info */,
	1040 /* offset to inner register reg_ch2_iydim_info */,
	1044 /* offset to inner register reg_ch2_dx_info */,
	1048 /* offset to inner register reg_ch2_dy_info */,
	1052 /* offset to inner register reg_ch2_src_end_info */,
	1056 /* offset to inner register reg_ch2_src_wrap_info */,
	1060 /* offset to inner register reg_ch2_src_stride_info */,
	1064 /* offset to inner register reg_ch2_reserved_info */,
	1068 /* offset to inner register reg_ch2_perf_mode_info */,
	1072 /* offset to inner register reg_ch2_interp_type_info */,
	1076 /* offset to inner register reg_ch2_filter_size_info */,
	1080 /* offset to inner register reg_ch2_lut_sel_info */,
	1084 /* offset to inner register reg_ch2_scan_mode_info */,
	1088 /* offset to inner register reg_ch2_proc_mode_info */,
	1092 /* offset to inner register reg_ch2_src_packed_info */,
	1096 /* offset to inner register reg_ch2_dst_packed_info */,
	1100 /* offset to inner register reg_ch2_gro_en_rpw_dis_info */,
	1104 /* offset to inner register reg_ch2_coord_ratio_info */,
	1108 /* offset to inner register reg_ch2_op_ack_addr_info */,
	1112 /* offset to inner register reg_ch2_op_ack_cmd_token_info */,
	1116 /* offset to inner register reg_ch2_op_num_buf_info */,
	1120 /* offset to inner register reg_ch2_op_buf_addr_info */,
	1124 /* offset to inner register reg_ch2_op_buf_stride_info */,
	1128 /* offset to inner register reg_ch2_op_line_stride_info */,
	1132 /* offset to inner register reg_ch2_ip_ack_addr_info */,
	1136 /* offset to inner register reg_ch2_ip_ack_cmd_token_info */,
	1140 /* offset to inner register reg_ch2_fragment_ack_addr_info */,
	1144 /* offset to inner register reg_ch2_fragment_ack_data_info */,
	1152 /* offset to inner register reg_ch3_bpp_control_info */,
	1156 /* offset to inner register reg_ch3_oxdim_info */,
	1160 /* offset to inner register reg_ch3_oydim_info */,
	1164 /* offset to inner register reg_ch3_ixdim_info */,
	1168 /* offset to inner register reg_ch3_iydim_info */,
	1172 /* offset to inner register reg_ch3_dx_info */,
	1176 /* offset to inner register reg_ch3_dy_info */,
	1180 /* offset to inner register reg_ch3_src_end_info */,
	1184 /* offset to inner register reg_ch3_src_wrap_info */,
	1188 /* offset to inner register reg_ch3_src_stride_info */,
	1192 /* offset to inner register reg_ch3_reserved_info */,
	1196 /* offset to inner register reg_ch3_perf_mode_info */,
	1200 /* offset to inner register reg_ch3_interp_type_info */,
	1204 /* offset to inner register reg_ch3_filter_size_info */,
	1208 /* offset to inner register reg_ch3_lut_sel_info */,
	1212 /* offset to inner register reg_ch3_scan_mode_info */,
	1216 /* offset to inner register reg_ch3_proc_mode_info */,
	1220 /* offset to inner register reg_ch3_src_packed_info */,
	1224 /* offset to inner register reg_ch3_dst_packed_info */,
	1228 /* offset to inner register reg_ch3_gro_en_rpw_dis_info */,
	1232 /* offset to inner register reg_ch3_coord_ratio_info */,
	1236 /* offset to inner register reg_ch3_op_ack_addr_info */,
	1240 /* offset to inner register reg_ch3_op_ack_cmd_token_info */,
	1244 /* offset to inner register reg_ch3_op_num_buf_info */,
	1248 /* offset to inner register reg_ch3_op_buf_addr_info */,
	1252 /* offset to inner register reg_ch3_op_buf_stride_info */,
	1256 /* offset to inner register reg_ch3_op_line_stride_info */,
	1260 /* offset to inner register reg_ch3_ip_ack_addr_info */,
	1264 /* offset to inner register reg_ch3_ip_ack_cmd_token_info */,
	1268 /* offset to inner register reg_ch3_fragment_ack_addr_info */,
	1272 /* offset to inner register reg_ch3_fragment_ack_data_info */,
	1280 /* offset to inner register reg_lut_entry0_c5_c4_info_0 */,
	1296 /* offset to inner register reg_lut_entry0_c5_c4_info_1 */,
	1312 /* offset to inner register reg_lut_entry0_c5_c4_info_2 */,
	1328 /* offset to inner register reg_lut_entry0_c5_c4_info_3 */,
	1344 /* offset to inner register reg_lut_entry0_c5_c4_info_4 */,
	1360 /* offset to inner register reg_lut_entry0_c5_c4_info_5 */,
	1376 /* offset to inner register reg_lut_entry0_c5_c4_info_6 */,
	1392 /* offset to inner register reg_lut_entry0_c5_c4_info_7 */,
	1408 /* offset to inner register reg_lut_entry0_c5_c4_info_8 */,
	1424 /* offset to inner register reg_lut_entry0_c5_c4_info_9 */,
	1440 /* offset to inner register reg_lut_entry0_c5_c4_info_10 */,
	1456 /* offset to inner register reg_lut_entry0_c5_c4_info_11 */,
	1472 /* offset to inner register reg_lut_entry0_c5_c4_info_12 */,
	1488 /* offset to inner register reg_lut_entry0_c5_c4_info_13 */,
	1504 /* offset to inner register reg_lut_entry0_c5_c4_info_14 */,
	1520 /* offset to inner register reg_lut_entry0_c5_c4_info_15 */,
	1536 /* offset to inner register reg_lut_entry0_c5_c4_info_16 */,
	1552 /* offset to inner register reg_lut_entry0_c5_c4_info_17 */,
	1568 /* offset to inner register reg_lut_entry0_c5_c4_info_18 */,
	1584 /* offset to inner register reg_lut_entry0_c5_c4_info_19 */,
	1600 /* offset to inner register reg_lut_entry0_c5_c4_info_20 */,
	1616 /* offset to inner register reg_lut_entry0_c5_c4_info_21 */,
	1632 /* offset to inner register reg_lut_entry0_c5_c4_info_22 */,
	1648 /* offset to inner register reg_lut_entry0_c5_c4_info_23 */,
	1664 /* offset to inner register reg_lut_entry0_c5_c4_info_24 */,
	1680 /* offset to inner register reg_lut_entry0_c5_c4_info_25 */,
	1696 /* offset to inner register reg_lut_entry0_c5_c4_info_26 */,
	1712 /* offset to inner register reg_lut_entry0_c5_c4_info_27 */,
	1728 /* offset to inner register reg_lut_entry0_c5_c4_info_28 */,
	1744 /* offset to inner register reg_lut_entry0_c5_c4_info_29 */,
	1760 /* offset to inner register reg_lut_entry0_c5_c4_info_30 */,
	1776 /* offset to inner register reg_lut_entry0_c5_c4_info_31 */,
	1792 /* offset to inner register reg_lut_entry0_c5_c4_info_32 */,
	1808 /* offset to inner register reg_lut_entry0_c5_c4_info_33 */,
	1824 /* offset to inner register reg_lut_entry0_c5_c4_info_34 */,
	1840 /* offset to inner register reg_lut_entry0_c5_c4_info_35 */,
	1856 /* offset to inner register reg_lut_entry0_c5_c4_info_36 */,
	1872 /* offset to inner register reg_lut_entry0_c5_c4_info_37 */,
	1888 /* offset to inner register reg_lut_entry0_c5_c4_info_38 */,
	1904 /* offset to inner register reg_lut_entry0_c5_c4_info_39 */,
	1920 /* offset to inner register reg_lut_entry0_c5_c4_info_40 */,
	1936 /* offset to inner register reg_lut_entry0_c5_c4_info_41 */,
	1952 /* offset to inner register reg_lut_entry0_c5_c4_info_42 */,
	1968 /* offset to inner register reg_lut_entry0_c5_c4_info_43 */,
	1984 /* offset to inner register reg_lut_entry0_c5_c4_info_44 */,
	2000 /* offset to inner register reg_lut_entry0_c5_c4_info_45 */,
	2016 /* offset to inner register reg_lut_entry0_c5_c4_info_46 */,
	2032 /* offset to inner register reg_lut_entry0_c5_c4_info_47 */,
	2048 /* offset to inner register reg_lut_entry0_c5_c4_info_48 */,
	2064 /* offset to inner register reg_lut_entry0_c5_c4_info_49 */,
	2080 /* offset to inner register reg_lut_entry0_c5_c4_info_50 */,
	2096 /* offset to inner register reg_lut_entry0_c5_c4_info_51 */,
	2112 /* offset to inner register reg_lut_entry0_c5_c4_info_52 */,
	2128 /* offset to inner register reg_lut_entry0_c5_c4_info_53 */,
	2144 /* offset to inner register reg_lut_entry0_c5_c4_info_54 */,
	2160 /* offset to inner register reg_lut_entry0_c5_c4_info_55 */,
	2176 /* offset to inner register reg_lut_entry0_c5_c4_info_56 */,
	2192 /* offset to inner register reg_lut_entry0_c5_c4_info_57 */,
	2208 /* offset to inner register reg_lut_entry0_c5_c4_info_58 */,
	2224 /* offset to inner register reg_lut_entry0_c5_c4_info_59 */,
	2240 /* offset to inner register reg_lut_entry0_c5_c4_info_60 */,
	2256 /* offset to inner register reg_lut_entry0_c5_c4_info_61 */,
	2272 /* offset to inner register reg_lut_entry0_c5_c4_info_62 */,
	2288 /* offset to inner register reg_lut_entry0_c5_c4_info_63 */,
	2304 /* offset to inner register reg_lut_entry0_c5_c4_info_64 */,
	2320 /* offset to inner register reg_lut_entry0_c5_c4_info_65 */,
	2336 /* offset to inner register reg_lut_entry0_c5_c4_info_66 */,
	2352 /* offset to inner register reg_lut_entry0_c5_c4_info_67 */,
	2368 /* offset to inner register reg_lut_entry0_c5_c4_info_68 */,
	2384 /* offset to inner register reg_lut_entry0_c5_c4_info_69 */,
	2400 /* offset to inner register reg_lut_entry0_c5_c4_info_70 */,
	2416 /* offset to inner register reg_lut_entry0_c5_c4_info_71 */,
	2432 /* offset to inner register reg_lut_entry0_c5_c4_info_72 */,
	2448 /* offset to inner register reg_lut_entry0_c5_c4_info_73 */,
	2464 /* offset to inner register reg_lut_entry0_c5_c4_info_74 */,
	2480 /* offset to inner register reg_lut_entry0_c5_c4_info_75 */,
	2496 /* offset to inner register reg_lut_entry0_c5_c4_info_76 */,
	2512 /* offset to inner register reg_lut_entry0_c5_c4_info_77 */,
	2528 /* offset to inner register reg_lut_entry0_c5_c4_info_78 */,
	2544 /* offset to inner register reg_lut_entry0_c5_c4_info_79 */,
	2560 /* offset to inner register reg_lut_entry0_c5_c4_info_80 */,
	2576 /* offset to inner register reg_lut_entry0_c5_c4_info_81 */,
	2592 /* offset to inner register reg_lut_entry0_c5_c4_info_82 */,
	2608 /* offset to inner register reg_lut_entry0_c5_c4_info_83 */,
	2624 /* offset to inner register reg_lut_entry0_c5_c4_info_84 */,
	2640 /* offset to inner register reg_lut_entry0_c5_c4_info_85 */,
	2656 /* offset to inner register reg_lut_entry0_c5_c4_info_86 */,
	2672 /* offset to inner register reg_lut_entry0_c5_c4_info_87 */,
	2688 /* offset to inner register reg_lut_entry0_c5_c4_info_88 */,
	2704 /* offset to inner register reg_lut_entry0_c5_c4_info_89 */,
	2720 /* offset to inner register reg_lut_entry0_c5_c4_info_90 */,
	2736 /* offset to inner register reg_lut_entry0_c5_c4_info_91 */,
	2752 /* offset to inner register reg_lut_entry0_c5_c4_info_92 */,
	2768 /* offset to inner register reg_lut_entry0_c5_c4_info_93 */,
	2784 /* offset to inner register reg_lut_entry0_c5_c4_info_94 */,
	2800 /* offset to inner register reg_lut_entry0_c5_c4_info_95 */,
	2816 /* offset to inner register reg_lut_entry0_c5_c4_info_96 */,
	2832 /* offset to inner register reg_lut_entry0_c5_c4_info_97 */,
	2848 /* offset to inner register reg_lut_entry0_c5_c4_info_98 */,
	2864 /* offset to inner register reg_lut_entry0_c5_c4_info_99 */,
	2880 /* offset to inner register reg_lut_entry0_c5_c4_info_100 */,
	2896 /* offset to inner register reg_lut_entry0_c5_c4_info_101 */,
	2912 /* offset to inner register reg_lut_entry0_c5_c4_info_102 */,
	2928 /* offset to inner register reg_lut_entry0_c5_c4_info_103 */,
	2944 /* offset to inner register reg_lut_entry0_c5_c4_info_104 */,
	2960 /* offset to inner register reg_lut_entry0_c5_c4_info_105 */,
	2976 /* offset to inner register reg_lut_entry0_c5_c4_info_106 */,
	2992 /* offset to inner register reg_lut_entry0_c5_c4_info_107 */,
	3008 /* offset to inner register reg_lut_entry0_c5_c4_info_108 */,
	3024 /* offset to inner register reg_lut_entry0_c5_c4_info_109 */,
	3040 /* offset to inner register reg_lut_entry0_c5_c4_info_110 */,
	3056 /* offset to inner register reg_lut_entry0_c5_c4_info_111 */,
	3072 /* offset to inner register reg_lut_entry0_c5_c4_info_112 */,
	3088 /* offset to inner register reg_lut_entry0_c5_c4_info_113 */,
	3104 /* offset to inner register reg_lut_entry0_c5_c4_info_114 */,
	3120 /* offset to inner register reg_lut_entry0_c5_c4_info_115 */,
	3136 /* offset to inner register reg_lut_entry0_c5_c4_info_116 */,
	3152 /* offset to inner register reg_lut_entry0_c5_c4_info_117 */,
	3168 /* offset to inner register reg_lut_entry0_c5_c4_info_118 */,
	3184 /* offset to inner register reg_lut_entry0_c5_c4_info_119 */,
	3200 /* offset to inner register reg_lut_entry0_c5_c4_info_120 */,
	3216 /* offset to inner register reg_lut_entry0_c5_c4_info_121 */,
	3232 /* offset to inner register reg_lut_entry0_c5_c4_info_122 */,
	3248 /* offset to inner register reg_lut_entry0_c5_c4_info_123 */,
	3264 /* offset to inner register reg_lut_entry0_c5_c4_info_124 */,
	3280 /* offset to inner register reg_lut_entry0_c5_c4_info_125 */,
	3296 /* offset to inner register reg_lut_entry0_c5_c4_info_126 */,
	3312 /* offset to inner register reg_lut_entry0_c5_c4_info_127 */,
	3328 /* offset to inner register reg_lut_entry0_c5_c4_info_128 */,
	3344 /* offset to inner register reg_lut_entry0_c5_c4_info_129 */,
	3360 /* offset to inner register reg_lut_entry0_c5_c4_info_130 */,
	3376 /* offset to inner register reg_lut_entry0_c5_c4_info_131 */,
	3392 /* offset to inner register reg_lut_entry0_c5_c4_info_132 */,
	3408 /* offset to inner register reg_lut_entry0_c5_c4_info_133 */,
	3424 /* offset to inner register reg_lut_entry0_c5_c4_info_134 */,
	3440 /* offset to inner register reg_lut_entry0_c5_c4_info_135 */,
	3456 /* offset to inner register reg_lut_entry0_c5_c4_info_136 */,
	3472 /* offset to inner register reg_lut_entry0_c5_c4_info_137 */,
	3488 /* offset to inner register reg_lut_entry0_c5_c4_info_138 */,
	3504 /* offset to inner register reg_lut_entry0_c5_c4_info_139 */,
	3520 /* offset to inner register reg_lut_entry0_c5_c4_info_140 */,
	3536 /* offset to inner register reg_lut_entry0_c5_c4_info_141 */,
	3552 /* offset to inner register reg_lut_entry0_c5_c4_info_142 */,
	3568 /* offset to inner register reg_lut_entry0_c5_c4_info_143 */,
	3584 /* offset to inner register reg_lut_entry0_c5_c4_info_144 */,
	3600 /* offset to inner register reg_lut_entry0_c5_c4_info_145 */,
	3616 /* offset to inner register reg_lut_entry0_c5_c4_info_146 */,
	3632 /* offset to inner register reg_lut_entry0_c5_c4_info_147 */,
	3648 /* offset to inner register reg_lut_entry0_c5_c4_info_148 */,
	3664 /* offset to inner register reg_lut_entry0_c5_c4_info_149 */,
	3680 /* offset to inner register reg_lut_entry0_c5_c4_info_150 */,
	3696 /* offset to inner register reg_lut_entry0_c5_c4_info_151 */,
	3712 /* offset to inner register reg_lut_entry0_c5_c4_info_152 */,
	3728 /* offset to inner register reg_lut_entry0_c5_c4_info_153 */,
	3744 /* offset to inner register reg_lut_entry0_c5_c4_info_154 */,
	3760 /* offset to inner register reg_lut_entry0_c5_c4_info_155 */,
	3776 /* offset to inner register reg_lut_entry0_c5_c4_info_156 */,
	3792 /* offset to inner register reg_lut_entry0_c5_c4_info_157 */,
	3808 /* offset to inner register reg_lut_entry0_c5_c4_info_158 */,
	3824 /* offset to inner register reg_lut_entry0_c5_c4_info_159 */,
	3840 /* offset to inner register reg_lut_entry0_c5_c4_info_160 */,
	3856 /* offset to inner register reg_lut_entry0_c5_c4_info_161 */,
	3872 /* offset to inner register reg_lut_entry0_c5_c4_info_162 */,
	3888 /* offset to inner register reg_lut_entry0_c5_c4_info_163 */,
	3904 /* offset to inner register reg_lut_entry0_c5_c4_info_164 */,
	3920 /* offset to inner register reg_lut_entry0_c5_c4_info_165 */,
	3936 /* offset to inner register reg_lut_entry0_c5_c4_info_166 */,
	3952 /* offset to inner register reg_lut_entry0_c5_c4_info_167 */,
	3968 /* offset to inner register reg_lut_entry0_c5_c4_info_168 */,
	3984 /* offset to inner register reg_lut_entry0_c5_c4_info_169 */,
	4000 /* offset to inner register reg_lut_entry0_c5_c4_info_170 */,
	4016 /* offset to inner register reg_lut_entry0_c5_c4_info_171 */,
	4032 /* offset to inner register reg_lut_entry0_c5_c4_info_172 */,
	4048 /* offset to inner register reg_lut_entry0_c5_c4_info_173 */,
	4064 /* offset to inner register reg_lut_entry0_c5_c4_info_174 */,
	4080 /* offset to inner register reg_lut_entry0_c5_c4_info_175 */,
	4096 /* offset to inner register reg_lut_entry0_c5_c4_info_176 */,
	4112 /* offset to inner register reg_lut_entry0_c5_c4_info_177 */,
	4128 /* offset to inner register reg_lut_entry0_c5_c4_info_178 */,
	4144 /* offset to inner register reg_lut_entry0_c5_c4_info_179 */,
	4160 /* offset to inner register reg_lut_entry0_c5_c4_info_180 */,
	4176 /* offset to inner register reg_lut_entry0_c5_c4_info_181 */,
	4192 /* offset to inner register reg_lut_entry0_c5_c4_info_182 */,
	4208 /* offset to inner register reg_lut_entry0_c5_c4_info_183 */,
	4224 /* offset to inner register reg_lut_entry0_c5_c4_info_184 */,
	4240 /* offset to inner register reg_lut_entry0_c5_c4_info_185 */,
	4256 /* offset to inner register reg_lut_entry0_c5_c4_info_186 */,
	4272 /* offset to inner register reg_lut_entry0_c5_c4_info_187 */,
	4288 /* offset to inner register reg_lut_entry0_c5_c4_info_188 */,
	4304 /* offset to inner register reg_lut_entry0_c5_c4_info_189 */,
	4320 /* offset to inner register reg_lut_entry0_c5_c4_info_190 */,
	4336 /* offset to inner register reg_lut_entry0_c5_c4_info_191 */,
	4352 /* offset to inner register reg_lut_entry0_c5_c4_info_192 */,
	4368 /* offset to inner register reg_lut_entry0_c5_c4_info_193 */,
	4384 /* offset to inner register reg_lut_entry0_c5_c4_info_194 */,
	4400 /* offset to inner register reg_lut_entry0_c5_c4_info_195 */,
	4416 /* offset to inner register reg_lut_entry0_c5_c4_info_196 */,
	4432 /* offset to inner register reg_lut_entry0_c5_c4_info_197 */,
	4448 /* offset to inner register reg_lut_entry0_c5_c4_info_198 */,
	4464 /* offset to inner register reg_lut_entry0_c5_c4_info_199 */,
	4480 /* offset to inner register reg_lut_entry0_c5_c4_info_200 */,
	4496 /* offset to inner register reg_lut_entry0_c5_c4_info_201 */,
	4512 /* offset to inner register reg_lut_entry0_c5_c4_info_202 */,
	4528 /* offset to inner register reg_lut_entry0_c5_c4_info_203 */,
	4544 /* offset to inner register reg_lut_entry0_c5_c4_info_204 */,
	4560 /* offset to inner register reg_lut_entry0_c5_c4_info_205 */,
	4576 /* offset to inner register reg_lut_entry0_c5_c4_info_206 */,
	4592 /* offset to inner register reg_lut_entry0_c5_c4_info_207 */,
	4608 /* offset to inner register reg_lut_entry0_c5_c4_info_208 */,
	4624 /* offset to inner register reg_lut_entry0_c5_c4_info_209 */,
	4640 /* offset to inner register reg_lut_entry0_c5_c4_info_210 */,
	4656 /* offset to inner register reg_lut_entry0_c5_c4_info_211 */,
	4672 /* offset to inner register reg_lut_entry0_c5_c4_info_212 */,
	4688 /* offset to inner register reg_lut_entry0_c5_c4_info_213 */,
	4704 /* offset to inner register reg_lut_entry0_c5_c4_info_214 */,
	4720 /* offset to inner register reg_lut_entry0_c5_c4_info_215 */,
	4736 /* offset to inner register reg_lut_entry0_c5_c4_info_216 */,
	4752 /* offset to inner register reg_lut_entry0_c5_c4_info_217 */,
	4768 /* offset to inner register reg_lut_entry0_c5_c4_info_218 */,
	4784 /* offset to inner register reg_lut_entry0_c5_c4_info_219 */,
	4800 /* offset to inner register reg_lut_entry0_c5_c4_info_220 */,
	4816 /* offset to inner register reg_lut_entry0_c5_c4_info_221 */,
	4832 /* offset to inner register reg_lut_entry0_c5_c4_info_222 */,
	4848 /* offset to inner register reg_lut_entry0_c5_c4_info_223 */,
	4864 /* offset to inner register reg_lut_entry0_c5_c4_info_224 */,
	4880 /* offset to inner register reg_lut_entry0_c5_c4_info_225 */,
	4896 /* offset to inner register reg_lut_entry0_c5_c4_info_226 */,
	4912 /* offset to inner register reg_lut_entry0_c5_c4_info_227 */,
	4928 /* offset to inner register reg_lut_entry0_c5_c4_info_228 */,
	4944 /* offset to inner register reg_lut_entry0_c5_c4_info_229 */,
	4960 /* offset to inner register reg_lut_entry0_c5_c4_info_230 */,
	4976 /* offset to inner register reg_lut_entry0_c5_c4_info_231 */,
	4992 /* offset to inner register reg_lut_entry0_c5_c4_info_232 */,
	5008 /* offset to inner register reg_lut_entry0_c5_c4_info_233 */,
	5024 /* offset to inner register reg_lut_entry0_c5_c4_info_234 */,
	5040 /* offset to inner register reg_lut_entry0_c5_c4_info_235 */,
	5056 /* offset to inner register reg_lut_entry0_c5_c4_info_236 */,
	5072 /* offset to inner register reg_lut_entry0_c5_c4_info_237 */,
	5088 /* offset to inner register reg_lut_entry0_c5_c4_info_238 */,
	5104 /* offset to inner register reg_lut_entry0_c5_c4_info_239 */,
	5120 /* offset to inner register reg_lut_entry0_c5_c4_info_240 */,
	5136 /* offset to inner register reg_lut_entry0_c5_c4_info_241 */,
	5152 /* offset to inner register reg_lut_entry0_c5_c4_info_242 */,
	5168 /* offset to inner register reg_lut_entry0_c5_c4_info_243 */,
	5184 /* offset to inner register reg_lut_entry0_c5_c4_info_244 */,
	5200 /* offset to inner register reg_lut_entry0_c5_c4_info_245 */,
	5216 /* offset to inner register reg_lut_entry0_c5_c4_info_246 */,
	5232 /* offset to inner register reg_lut_entry0_c5_c4_info_247 */,
	5248 /* offset to inner register reg_lut_entry0_c5_c4_info_248 */,
	5264 /* offset to inner register reg_lut_entry0_c5_c4_info_249 */,
	5280 /* offset to inner register reg_lut_entry0_c5_c4_info_250 */,
	5296 /* offset to inner register reg_lut_entry0_c5_c4_info_251 */,
	5312 /* offset to inner register reg_lut_entry0_c5_c4_info_252 */,
	5328 /* offset to inner register reg_lut_entry0_c5_c4_info_253 */,
	5344 /* offset to inner register reg_lut_entry0_c5_c4_info_254 */,
	5360 /* offset to inner register reg_lut_entry0_c5_c4_info_255 */,
	1284 /* offset to inner register reg_lut_entry0_c3_c2_info_0 */,
	1300 /* offset to inner register reg_lut_entry0_c3_c2_info_1 */,
	1316 /* offset to inner register reg_lut_entry0_c3_c2_info_2 */,
	1332 /* offset to inner register reg_lut_entry0_c3_c2_info_3 */,
	1348 /* offset to inner register reg_lut_entry0_c3_c2_info_4 */,
	1364 /* offset to inner register reg_lut_entry0_c3_c2_info_5 */,
	1380 /* offset to inner register reg_lut_entry0_c3_c2_info_6 */,
	1396 /* offset to inner register reg_lut_entry0_c3_c2_info_7 */,
	1412 /* offset to inner register reg_lut_entry0_c3_c2_info_8 */,
	1428 /* offset to inner register reg_lut_entry0_c3_c2_info_9 */,
	1444 /* offset to inner register reg_lut_entry0_c3_c2_info_10 */,
	1460 /* offset to inner register reg_lut_entry0_c3_c2_info_11 */,
	1476 /* offset to inner register reg_lut_entry0_c3_c2_info_12 */,
	1492 /* offset to inner register reg_lut_entry0_c3_c2_info_13 */,
	1508 /* offset to inner register reg_lut_entry0_c3_c2_info_14 */,
	1524 /* offset to inner register reg_lut_entry0_c3_c2_info_15 */,
	1540 /* offset to inner register reg_lut_entry0_c3_c2_info_16 */,
	1556 /* offset to inner register reg_lut_entry0_c3_c2_info_17 */,
	1572 /* offset to inner register reg_lut_entry0_c3_c2_info_18 */,
	1588 /* offset to inner register reg_lut_entry0_c3_c2_info_19 */,
	1604 /* offset to inner register reg_lut_entry0_c3_c2_info_20 */,
	1620 /* offset to inner register reg_lut_entry0_c3_c2_info_21 */,
	1636 /* offset to inner register reg_lut_entry0_c3_c2_info_22 */,
	1652 /* offset to inner register reg_lut_entry0_c3_c2_info_23 */,
	1668 /* offset to inner register reg_lut_entry0_c3_c2_info_24 */,
	1684 /* offset to inner register reg_lut_entry0_c3_c2_info_25 */,
	1700 /* offset to inner register reg_lut_entry0_c3_c2_info_26 */,
	1716 /* offset to inner register reg_lut_entry0_c3_c2_info_27 */,
	1732 /* offset to inner register reg_lut_entry0_c3_c2_info_28 */,
	1748 /* offset to inner register reg_lut_entry0_c3_c2_info_29 */,
	1764 /* offset to inner register reg_lut_entry0_c3_c2_info_30 */,
	1780 /* offset to inner register reg_lut_entry0_c3_c2_info_31 */,
	1796 /* offset to inner register reg_lut_entry0_c3_c2_info_32 */,
	1812 /* offset to inner register reg_lut_entry0_c3_c2_info_33 */,
	1828 /* offset to inner register reg_lut_entry0_c3_c2_info_34 */,
	1844 /* offset to inner register reg_lut_entry0_c3_c2_info_35 */,
	1860 /* offset to inner register reg_lut_entry0_c3_c2_info_36 */,
	1876 /* offset to inner register reg_lut_entry0_c3_c2_info_37 */,
	1892 /* offset to inner register reg_lut_entry0_c3_c2_info_38 */,
	1908 /* offset to inner register reg_lut_entry0_c3_c2_info_39 */,
	1924 /* offset to inner register reg_lut_entry0_c3_c2_info_40 */,
	1940 /* offset to inner register reg_lut_entry0_c3_c2_info_41 */,
	1956 /* offset to inner register reg_lut_entry0_c3_c2_info_42 */,
	1972 /* offset to inner register reg_lut_entry0_c3_c2_info_43 */,
	1988 /* offset to inner register reg_lut_entry0_c3_c2_info_44 */,
	2004 /* offset to inner register reg_lut_entry0_c3_c2_info_45 */,
	2020 /* offset to inner register reg_lut_entry0_c3_c2_info_46 */,
	2036 /* offset to inner register reg_lut_entry0_c3_c2_info_47 */,
	2052 /* offset to inner register reg_lut_entry0_c3_c2_info_48 */,
	2068 /* offset to inner register reg_lut_entry0_c3_c2_info_49 */,
	2084 /* offset to inner register reg_lut_entry0_c3_c2_info_50 */,
	2100 /* offset to inner register reg_lut_entry0_c3_c2_info_51 */,
	2116 /* offset to inner register reg_lut_entry0_c3_c2_info_52 */,
	2132 /* offset to inner register reg_lut_entry0_c3_c2_info_53 */,
	2148 /* offset to inner register reg_lut_entry0_c3_c2_info_54 */,
	2164 /* offset to inner register reg_lut_entry0_c3_c2_info_55 */,
	2180 /* offset to inner register reg_lut_entry0_c3_c2_info_56 */,
	2196 /* offset to inner register reg_lut_entry0_c3_c2_info_57 */,
	2212 /* offset to inner register reg_lut_entry0_c3_c2_info_58 */,
	2228 /* offset to inner register reg_lut_entry0_c3_c2_info_59 */,
	2244 /* offset to inner register reg_lut_entry0_c3_c2_info_60 */,
	2260 /* offset to inner register reg_lut_entry0_c3_c2_info_61 */,
	2276 /* offset to inner register reg_lut_entry0_c3_c2_info_62 */,
	2292 /* offset to inner register reg_lut_entry0_c3_c2_info_63 */,
	2308 /* offset to inner register reg_lut_entry0_c3_c2_info_64 */,
	2324 /* offset to inner register reg_lut_entry0_c3_c2_info_65 */,
	2340 /* offset to inner register reg_lut_entry0_c3_c2_info_66 */,
	2356 /* offset to inner register reg_lut_entry0_c3_c2_info_67 */,
	2372 /* offset to inner register reg_lut_entry0_c3_c2_info_68 */,
	2388 /* offset to inner register reg_lut_entry0_c3_c2_info_69 */,
	2404 /* offset to inner register reg_lut_entry0_c3_c2_info_70 */,
	2420 /* offset to inner register reg_lut_entry0_c3_c2_info_71 */,
	2436 /* offset to inner register reg_lut_entry0_c3_c2_info_72 */,
	2452 /* offset to inner register reg_lut_entry0_c3_c2_info_73 */,
	2468 /* offset to inner register reg_lut_entry0_c3_c2_info_74 */,
	2484 /* offset to inner register reg_lut_entry0_c3_c2_info_75 */,
	2500 /* offset to inner register reg_lut_entry0_c3_c2_info_76 */,
	2516 /* offset to inner register reg_lut_entry0_c3_c2_info_77 */,
	2532 /* offset to inner register reg_lut_entry0_c3_c2_info_78 */,
	2548 /* offset to inner register reg_lut_entry0_c3_c2_info_79 */,
	2564 /* offset to inner register reg_lut_entry0_c3_c2_info_80 */,
	2580 /* offset to inner register reg_lut_entry0_c3_c2_info_81 */,
	2596 /* offset to inner register reg_lut_entry0_c3_c2_info_82 */,
	2612 /* offset to inner register reg_lut_entry0_c3_c2_info_83 */,
	2628 /* offset to inner register reg_lut_entry0_c3_c2_info_84 */,
	2644 /* offset to inner register reg_lut_entry0_c3_c2_info_85 */,
	2660 /* offset to inner register reg_lut_entry0_c3_c2_info_86 */,
	2676 /* offset to inner register reg_lut_entry0_c3_c2_info_87 */,
	2692 /* offset to inner register reg_lut_entry0_c3_c2_info_88 */,
	2708 /* offset to inner register reg_lut_entry0_c3_c2_info_89 */,
	2724 /* offset to inner register reg_lut_entry0_c3_c2_info_90 */,
	2740 /* offset to inner register reg_lut_entry0_c3_c2_info_91 */,
	2756 /* offset to inner register reg_lut_entry0_c3_c2_info_92 */,
	2772 /* offset to inner register reg_lut_entry0_c3_c2_info_93 */,
	2788 /* offset to inner register reg_lut_entry0_c3_c2_info_94 */,
	2804 /* offset to inner register reg_lut_entry0_c3_c2_info_95 */,
	2820 /* offset to inner register reg_lut_entry0_c3_c2_info_96 */,
	2836 /* offset to inner register reg_lut_entry0_c3_c2_info_97 */,
	2852 /* offset to inner register reg_lut_entry0_c3_c2_info_98 */,
	2868 /* offset to inner register reg_lut_entry0_c3_c2_info_99 */,
	2884 /* offset to inner register reg_lut_entry0_c3_c2_info_100 */,
	2900 /* offset to inner register reg_lut_entry0_c3_c2_info_101 */,
	2916 /* offset to inner register reg_lut_entry0_c3_c2_info_102 */,
	2932 /* offset to inner register reg_lut_entry0_c3_c2_info_103 */,
	2948 /* offset to inner register reg_lut_entry0_c3_c2_info_104 */,
	2964 /* offset to inner register reg_lut_entry0_c3_c2_info_105 */,
	2980 /* offset to inner register reg_lut_entry0_c3_c2_info_106 */,
	2996 /* offset to inner register reg_lut_entry0_c3_c2_info_107 */,
	3012 /* offset to inner register reg_lut_entry0_c3_c2_info_108 */,
	3028 /* offset to inner register reg_lut_entry0_c3_c2_info_109 */,
	3044 /* offset to inner register reg_lut_entry0_c3_c2_info_110 */,
	3060 /* offset to inner register reg_lut_entry0_c3_c2_info_111 */,
	3076 /* offset to inner register reg_lut_entry0_c3_c2_info_112 */,
	3092 /* offset to inner register reg_lut_entry0_c3_c2_info_113 */,
	3108 /* offset to inner register reg_lut_entry0_c3_c2_info_114 */,
	3124 /* offset to inner register reg_lut_entry0_c3_c2_info_115 */,
	3140 /* offset to inner register reg_lut_entry0_c3_c2_info_116 */,
	3156 /* offset to inner register reg_lut_entry0_c3_c2_info_117 */,
	3172 /* offset to inner register reg_lut_entry0_c3_c2_info_118 */,
	3188 /* offset to inner register reg_lut_entry0_c3_c2_info_119 */,
	3204 /* offset to inner register reg_lut_entry0_c3_c2_info_120 */,
	3220 /* offset to inner register reg_lut_entry0_c3_c2_info_121 */,
	3236 /* offset to inner register reg_lut_entry0_c3_c2_info_122 */,
	3252 /* offset to inner register reg_lut_entry0_c3_c2_info_123 */,
	3268 /* offset to inner register reg_lut_entry0_c3_c2_info_124 */,
	3284 /* offset to inner register reg_lut_entry0_c3_c2_info_125 */,
	3300 /* offset to inner register reg_lut_entry0_c3_c2_info_126 */,
	3316 /* offset to inner register reg_lut_entry0_c3_c2_info_127 */,
	3332 /* offset to inner register reg_lut_entry0_c3_c2_info_128 */,
	3348 /* offset to inner register reg_lut_entry0_c3_c2_info_129 */,
	3364 /* offset to inner register reg_lut_entry0_c3_c2_info_130 */,
	3380 /* offset to inner register reg_lut_entry0_c3_c2_info_131 */,
	3396 /* offset to inner register reg_lut_entry0_c3_c2_info_132 */,
	3412 /* offset to inner register reg_lut_entry0_c3_c2_info_133 */,
	3428 /* offset to inner register reg_lut_entry0_c3_c2_info_134 */,
	3444 /* offset to inner register reg_lut_entry0_c3_c2_info_135 */,
	3460 /* offset to inner register reg_lut_entry0_c3_c2_info_136 */,
	3476 /* offset to inner register reg_lut_entry0_c3_c2_info_137 */,
	3492 /* offset to inner register reg_lut_entry0_c3_c2_info_138 */,
	3508 /* offset to inner register reg_lut_entry0_c3_c2_info_139 */,
	3524 /* offset to inner register reg_lut_entry0_c3_c2_info_140 */,
	3540 /* offset to inner register reg_lut_entry0_c3_c2_info_141 */,
	3556 /* offset to inner register reg_lut_entry0_c3_c2_info_142 */,
	3572 /* offset to inner register reg_lut_entry0_c3_c2_info_143 */,
	3588 /* offset to inner register reg_lut_entry0_c3_c2_info_144 */,
	3604 /* offset to inner register reg_lut_entry0_c3_c2_info_145 */,
	3620 /* offset to inner register reg_lut_entry0_c3_c2_info_146 */,
	3636 /* offset to inner register reg_lut_entry0_c3_c2_info_147 */,
	3652 /* offset to inner register reg_lut_entry0_c3_c2_info_148 */,
	3668 /* offset to inner register reg_lut_entry0_c3_c2_info_149 */,
	3684 /* offset to inner register reg_lut_entry0_c3_c2_info_150 */,
	3700 /* offset to inner register reg_lut_entry0_c3_c2_info_151 */,
	3716 /* offset to inner register reg_lut_entry0_c3_c2_info_152 */,
	3732 /* offset to inner register reg_lut_entry0_c3_c2_info_153 */,
	3748 /* offset to inner register reg_lut_entry0_c3_c2_info_154 */,
	3764 /* offset to inner register reg_lut_entry0_c3_c2_info_155 */,
	3780 /* offset to inner register reg_lut_entry0_c3_c2_info_156 */,
	3796 /* offset to inner register reg_lut_entry0_c3_c2_info_157 */,
	3812 /* offset to inner register reg_lut_entry0_c3_c2_info_158 */,
	3828 /* offset to inner register reg_lut_entry0_c3_c2_info_159 */,
	3844 /* offset to inner register reg_lut_entry0_c3_c2_info_160 */,
	3860 /* offset to inner register reg_lut_entry0_c3_c2_info_161 */,
	3876 /* offset to inner register reg_lut_entry0_c3_c2_info_162 */,
	3892 /* offset to inner register reg_lut_entry0_c3_c2_info_163 */,
	3908 /* offset to inner register reg_lut_entry0_c3_c2_info_164 */,
	3924 /* offset to inner register reg_lut_entry0_c3_c2_info_165 */,
	3940 /* offset to inner register reg_lut_entry0_c3_c2_info_166 */,
	3956 /* offset to inner register reg_lut_entry0_c3_c2_info_167 */,
	3972 /* offset to inner register reg_lut_entry0_c3_c2_info_168 */,
	3988 /* offset to inner register reg_lut_entry0_c3_c2_info_169 */,
	4004 /* offset to inner register reg_lut_entry0_c3_c2_info_170 */,
	4020 /* offset to inner register reg_lut_entry0_c3_c2_info_171 */,
	4036 /* offset to inner register reg_lut_entry0_c3_c2_info_172 */,
	4052 /* offset to inner register reg_lut_entry0_c3_c2_info_173 */,
	4068 /* offset to inner register reg_lut_entry0_c3_c2_info_174 */,
	4084 /* offset to inner register reg_lut_entry0_c3_c2_info_175 */,
	4100 /* offset to inner register reg_lut_entry0_c3_c2_info_176 */,
	4116 /* offset to inner register reg_lut_entry0_c3_c2_info_177 */,
	4132 /* offset to inner register reg_lut_entry0_c3_c2_info_178 */,
	4148 /* offset to inner register reg_lut_entry0_c3_c2_info_179 */,
	4164 /* offset to inner register reg_lut_entry0_c3_c2_info_180 */,
	4180 /* offset to inner register reg_lut_entry0_c3_c2_info_181 */,
	4196 /* offset to inner register reg_lut_entry0_c3_c2_info_182 */,
	4212 /* offset to inner register reg_lut_entry0_c3_c2_info_183 */,
	4228 /* offset to inner register reg_lut_entry0_c3_c2_info_184 */,
	4244 /* offset to inner register reg_lut_entry0_c3_c2_info_185 */,
	4260 /* offset to inner register reg_lut_entry0_c3_c2_info_186 */,
	4276 /* offset to inner register reg_lut_entry0_c3_c2_info_187 */,
	4292 /* offset to inner register reg_lut_entry0_c3_c2_info_188 */,
	4308 /* offset to inner register reg_lut_entry0_c3_c2_info_189 */,
	4324 /* offset to inner register reg_lut_entry0_c3_c2_info_190 */,
	4340 /* offset to inner register reg_lut_entry0_c3_c2_info_191 */,
	4356 /* offset to inner register reg_lut_entry0_c3_c2_info_192 */,
	4372 /* offset to inner register reg_lut_entry0_c3_c2_info_193 */,
	4388 /* offset to inner register reg_lut_entry0_c3_c2_info_194 */,
	4404 /* offset to inner register reg_lut_entry0_c3_c2_info_195 */,
	4420 /* offset to inner register reg_lut_entry0_c3_c2_info_196 */,
	4436 /* offset to inner register reg_lut_entry0_c3_c2_info_197 */,
	4452 /* offset to inner register reg_lut_entry0_c3_c2_info_198 */,
	4468 /* offset to inner register reg_lut_entry0_c3_c2_info_199 */,
	4484 /* offset to inner register reg_lut_entry0_c3_c2_info_200 */,
	4500 /* offset to inner register reg_lut_entry0_c3_c2_info_201 */,
	4516 /* offset to inner register reg_lut_entry0_c3_c2_info_202 */,
	4532 /* offset to inner register reg_lut_entry0_c3_c2_info_203 */,
	4548 /* offset to inner register reg_lut_entry0_c3_c2_info_204 */,
	4564 /* offset to inner register reg_lut_entry0_c3_c2_info_205 */,
	4580 /* offset to inner register reg_lut_entry0_c3_c2_info_206 */,
	4596 /* offset to inner register reg_lut_entry0_c3_c2_info_207 */,
	4612 /* offset to inner register reg_lut_entry0_c3_c2_info_208 */,
	4628 /* offset to inner register reg_lut_entry0_c3_c2_info_209 */,
	4644 /* offset to inner register reg_lut_entry0_c3_c2_info_210 */,
	4660 /* offset to inner register reg_lut_entry0_c3_c2_info_211 */,
	4676 /* offset to inner register reg_lut_entry0_c3_c2_info_212 */,
	4692 /* offset to inner register reg_lut_entry0_c3_c2_info_213 */,
	4708 /* offset to inner register reg_lut_entry0_c3_c2_info_214 */,
	4724 /* offset to inner register reg_lut_entry0_c3_c2_info_215 */,
	4740 /* offset to inner register reg_lut_entry0_c3_c2_info_216 */,
	4756 /* offset to inner register reg_lut_entry0_c3_c2_info_217 */,
	4772 /* offset to inner register reg_lut_entry0_c3_c2_info_218 */,
	4788 /* offset to inner register reg_lut_entry0_c3_c2_info_219 */,
	4804 /* offset to inner register reg_lut_entry0_c3_c2_info_220 */,
	4820 /* offset to inner register reg_lut_entry0_c3_c2_info_221 */,
	4836 /* offset to inner register reg_lut_entry0_c3_c2_info_222 */,
	4852 /* offset to inner register reg_lut_entry0_c3_c2_info_223 */,
	4868 /* offset to inner register reg_lut_entry0_c3_c2_info_224 */,
	4884 /* offset to inner register reg_lut_entry0_c3_c2_info_225 */,
	4900 /* offset to inner register reg_lut_entry0_c3_c2_info_226 */,
	4916 /* offset to inner register reg_lut_entry0_c3_c2_info_227 */,
	4932 /* offset to inner register reg_lut_entry0_c3_c2_info_228 */,
	4948 /* offset to inner register reg_lut_entry0_c3_c2_info_229 */,
	4964 /* offset to inner register reg_lut_entry0_c3_c2_info_230 */,
	4980 /* offset to inner register reg_lut_entry0_c3_c2_info_231 */,
	4996 /* offset to inner register reg_lut_entry0_c3_c2_info_232 */,
	5012 /* offset to inner register reg_lut_entry0_c3_c2_info_233 */,
	5028 /* offset to inner register reg_lut_entry0_c3_c2_info_234 */,
	5044 /* offset to inner register reg_lut_entry0_c3_c2_info_235 */,
	5060 /* offset to inner register reg_lut_entry0_c3_c2_info_236 */,
	5076 /* offset to inner register reg_lut_entry0_c3_c2_info_237 */,
	5092 /* offset to inner register reg_lut_entry0_c3_c2_info_238 */,
	5108 /* offset to inner register reg_lut_entry0_c3_c2_info_239 */,
	5124 /* offset to inner register reg_lut_entry0_c3_c2_info_240 */,
	5140 /* offset to inner register reg_lut_entry0_c3_c2_info_241 */,
	5156 /* offset to inner register reg_lut_entry0_c3_c2_info_242 */,
	5172 /* offset to inner register reg_lut_entry0_c3_c2_info_243 */,
	5188 /* offset to inner register reg_lut_entry0_c3_c2_info_244 */,
	5204 /* offset to inner register reg_lut_entry0_c3_c2_info_245 */,
	5220 /* offset to inner register reg_lut_entry0_c3_c2_info_246 */,
	5236 /* offset to inner register reg_lut_entry0_c3_c2_info_247 */,
	5252 /* offset to inner register reg_lut_entry0_c3_c2_info_248 */,
	5268 /* offset to inner register reg_lut_entry0_c3_c2_info_249 */,
	5284 /* offset to inner register reg_lut_entry0_c3_c2_info_250 */,
	5300 /* offset to inner register reg_lut_entry0_c3_c2_info_251 */,
	5316 /* offset to inner register reg_lut_entry0_c3_c2_info_252 */,
	5332 /* offset to inner register reg_lut_entry0_c3_c2_info_253 */,
	5348 /* offset to inner register reg_lut_entry0_c3_c2_info_254 */,
	5364 /* offset to inner register reg_lut_entry0_c3_c2_info_255 */,
	1288 /* offset to inner register reg_lut_entry0_c1_c0_info_0 */,
	1304 /* offset to inner register reg_lut_entry0_c1_c0_info_1 */,
	1320 /* offset to inner register reg_lut_entry0_c1_c0_info_2 */,
	1336 /* offset to inner register reg_lut_entry0_c1_c0_info_3 */,
	1352 /* offset to inner register reg_lut_entry0_c1_c0_info_4 */,
	1368 /* offset to inner register reg_lut_entry0_c1_c0_info_5 */,
	1384 /* offset to inner register reg_lut_entry0_c1_c0_info_6 */,
	1400 /* offset to inner register reg_lut_entry0_c1_c0_info_7 */,
	1416 /* offset to inner register reg_lut_entry0_c1_c0_info_8 */,
	1432 /* offset to inner register reg_lut_entry0_c1_c0_info_9 */,
	1448 /* offset to inner register reg_lut_entry0_c1_c0_info_10 */,
	1464 /* offset to inner register reg_lut_entry0_c1_c0_info_11 */,
	1480 /* offset to inner register reg_lut_entry0_c1_c0_info_12 */,
	1496 /* offset to inner register reg_lut_entry0_c1_c0_info_13 */,
	1512 /* offset to inner register reg_lut_entry0_c1_c0_info_14 */,
	1528 /* offset to inner register reg_lut_entry0_c1_c0_info_15 */,
	1544 /* offset to inner register reg_lut_entry0_c1_c0_info_16 */,
	1560 /* offset to inner register reg_lut_entry0_c1_c0_info_17 */,
	1576 /* offset to inner register reg_lut_entry0_c1_c0_info_18 */,
	1592 /* offset to inner register reg_lut_entry0_c1_c0_info_19 */,
	1608 /* offset to inner register reg_lut_entry0_c1_c0_info_20 */,
	1624 /* offset to inner register reg_lut_entry0_c1_c0_info_21 */,
	1640 /* offset to inner register reg_lut_entry0_c1_c0_info_22 */,
	1656 /* offset to inner register reg_lut_entry0_c1_c0_info_23 */,
	1672 /* offset to inner register reg_lut_entry0_c1_c0_info_24 */,
	1688 /* offset to inner register reg_lut_entry0_c1_c0_info_25 */,
	1704 /* offset to inner register reg_lut_entry0_c1_c0_info_26 */,
	1720 /* offset to inner register reg_lut_entry0_c1_c0_info_27 */,
	1736 /* offset to inner register reg_lut_entry0_c1_c0_info_28 */,
	1752 /* offset to inner register reg_lut_entry0_c1_c0_info_29 */,
	1768 /* offset to inner register reg_lut_entry0_c1_c0_info_30 */,
	1784 /* offset to inner register reg_lut_entry0_c1_c0_info_31 */,
	1800 /* offset to inner register reg_lut_entry0_c1_c0_info_32 */,
	1816 /* offset to inner register reg_lut_entry0_c1_c0_info_33 */,
	1832 /* offset to inner register reg_lut_entry0_c1_c0_info_34 */,
	1848 /* offset to inner register reg_lut_entry0_c1_c0_info_35 */,
	1864 /* offset to inner register reg_lut_entry0_c1_c0_info_36 */,
	1880 /* offset to inner register reg_lut_entry0_c1_c0_info_37 */,
	1896 /* offset to inner register reg_lut_entry0_c1_c0_info_38 */,
	1912 /* offset to inner register reg_lut_entry0_c1_c0_info_39 */,
	1928 /* offset to inner register reg_lut_entry0_c1_c0_info_40 */,
	1944 /* offset to inner register reg_lut_entry0_c1_c0_info_41 */,
	1960 /* offset to inner register reg_lut_entry0_c1_c0_info_42 */,
	1976 /* offset to inner register reg_lut_entry0_c1_c0_info_43 */,
	1992 /* offset to inner register reg_lut_entry0_c1_c0_info_44 */,
	2008 /* offset to inner register reg_lut_entry0_c1_c0_info_45 */,
	2024 /* offset to inner register reg_lut_entry0_c1_c0_info_46 */,
	2040 /* offset to inner register reg_lut_entry0_c1_c0_info_47 */,
	2056 /* offset to inner register reg_lut_entry0_c1_c0_info_48 */,
	2072 /* offset to inner register reg_lut_entry0_c1_c0_info_49 */,
	2088 /* offset to inner register reg_lut_entry0_c1_c0_info_50 */,
	2104 /* offset to inner register reg_lut_entry0_c1_c0_info_51 */,
	2120 /* offset to inner register reg_lut_entry0_c1_c0_info_52 */,
	2136 /* offset to inner register reg_lut_entry0_c1_c0_info_53 */,
	2152 /* offset to inner register reg_lut_entry0_c1_c0_info_54 */,
	2168 /* offset to inner register reg_lut_entry0_c1_c0_info_55 */,
	2184 /* offset to inner register reg_lut_entry0_c1_c0_info_56 */,
	2200 /* offset to inner register reg_lut_entry0_c1_c0_info_57 */,
	2216 /* offset to inner register reg_lut_entry0_c1_c0_info_58 */,
	2232 /* offset to inner register reg_lut_entry0_c1_c0_info_59 */,
	2248 /* offset to inner register reg_lut_entry0_c1_c0_info_60 */,
	2264 /* offset to inner register reg_lut_entry0_c1_c0_info_61 */,
	2280 /* offset to inner register reg_lut_entry0_c1_c0_info_62 */,
	2296 /* offset to inner register reg_lut_entry0_c1_c0_info_63 */,
	2312 /* offset to inner register reg_lut_entry0_c1_c0_info_64 */,
	2328 /* offset to inner register reg_lut_entry0_c1_c0_info_65 */,
	2344 /* offset to inner register reg_lut_entry0_c1_c0_info_66 */,
	2360 /* offset to inner register reg_lut_entry0_c1_c0_info_67 */,
	2376 /* offset to inner register reg_lut_entry0_c1_c0_info_68 */,
	2392 /* offset to inner register reg_lut_entry0_c1_c0_info_69 */,
	2408 /* offset to inner register reg_lut_entry0_c1_c0_info_70 */,
	2424 /* offset to inner register reg_lut_entry0_c1_c0_info_71 */,
	2440 /* offset to inner register reg_lut_entry0_c1_c0_info_72 */,
	2456 /* offset to inner register reg_lut_entry0_c1_c0_info_73 */,
	2472 /* offset to inner register reg_lut_entry0_c1_c0_info_74 */,
	2488 /* offset to inner register reg_lut_entry0_c1_c0_info_75 */,
	2504 /* offset to inner register reg_lut_entry0_c1_c0_info_76 */,
	2520 /* offset to inner register reg_lut_entry0_c1_c0_info_77 */,
	2536 /* offset to inner register reg_lut_entry0_c1_c0_info_78 */,
	2552 /* offset to inner register reg_lut_entry0_c1_c0_info_79 */,
	2568 /* offset to inner register reg_lut_entry0_c1_c0_info_80 */,
	2584 /* offset to inner register reg_lut_entry0_c1_c0_info_81 */,
	2600 /* offset to inner register reg_lut_entry0_c1_c0_info_82 */,
	2616 /* offset to inner register reg_lut_entry0_c1_c0_info_83 */,
	2632 /* offset to inner register reg_lut_entry0_c1_c0_info_84 */,
	2648 /* offset to inner register reg_lut_entry0_c1_c0_info_85 */,
	2664 /* offset to inner register reg_lut_entry0_c1_c0_info_86 */,
	2680 /* offset to inner register reg_lut_entry0_c1_c0_info_87 */,
	2696 /* offset to inner register reg_lut_entry0_c1_c0_info_88 */,
	2712 /* offset to inner register reg_lut_entry0_c1_c0_info_89 */,
	2728 /* offset to inner register reg_lut_entry0_c1_c0_info_90 */,
	2744 /* offset to inner register reg_lut_entry0_c1_c0_info_91 */,
	2760 /* offset to inner register reg_lut_entry0_c1_c0_info_92 */,
	2776 /* offset to inner register reg_lut_entry0_c1_c0_info_93 */,
	2792 /* offset to inner register reg_lut_entry0_c1_c0_info_94 */,
	2808 /* offset to inner register reg_lut_entry0_c1_c0_info_95 */,
	2824 /* offset to inner register reg_lut_entry0_c1_c0_info_96 */,
	2840 /* offset to inner register reg_lut_entry0_c1_c0_info_97 */,
	2856 /* offset to inner register reg_lut_entry0_c1_c0_info_98 */,
	2872 /* offset to inner register reg_lut_entry0_c1_c0_info_99 */,
	2888 /* offset to inner register reg_lut_entry0_c1_c0_info_100 */,
	2904 /* offset to inner register reg_lut_entry0_c1_c0_info_101 */,
	2920 /* offset to inner register reg_lut_entry0_c1_c0_info_102 */,
	2936 /* offset to inner register reg_lut_entry0_c1_c0_info_103 */,
	2952 /* offset to inner register reg_lut_entry0_c1_c0_info_104 */,
	2968 /* offset to inner register reg_lut_entry0_c1_c0_info_105 */,
	2984 /* offset to inner register reg_lut_entry0_c1_c0_info_106 */,
	3000 /* offset to inner register reg_lut_entry0_c1_c0_info_107 */,
	3016 /* offset to inner register reg_lut_entry0_c1_c0_info_108 */,
	3032 /* offset to inner register reg_lut_entry0_c1_c0_info_109 */,
	3048 /* offset to inner register reg_lut_entry0_c1_c0_info_110 */,
	3064 /* offset to inner register reg_lut_entry0_c1_c0_info_111 */,
	3080 /* offset to inner register reg_lut_entry0_c1_c0_info_112 */,
	3096 /* offset to inner register reg_lut_entry0_c1_c0_info_113 */,
	3112 /* offset to inner register reg_lut_entry0_c1_c0_info_114 */,
	3128 /* offset to inner register reg_lut_entry0_c1_c0_info_115 */,
	3144 /* offset to inner register reg_lut_entry0_c1_c0_info_116 */,
	3160 /* offset to inner register reg_lut_entry0_c1_c0_info_117 */,
	3176 /* offset to inner register reg_lut_entry0_c1_c0_info_118 */,
	3192 /* offset to inner register reg_lut_entry0_c1_c0_info_119 */,
	3208 /* offset to inner register reg_lut_entry0_c1_c0_info_120 */,
	3224 /* offset to inner register reg_lut_entry0_c1_c0_info_121 */,
	3240 /* offset to inner register reg_lut_entry0_c1_c0_info_122 */,
	3256 /* offset to inner register reg_lut_entry0_c1_c0_info_123 */,
	3272 /* offset to inner register reg_lut_entry0_c1_c0_info_124 */,
	3288 /* offset to inner register reg_lut_entry0_c1_c0_info_125 */,
	3304 /* offset to inner register reg_lut_entry0_c1_c0_info_126 */,
	3320 /* offset to inner register reg_lut_entry0_c1_c0_info_127 */,
	3336 /* offset to inner register reg_lut_entry0_c1_c0_info_128 */,
	3352 /* offset to inner register reg_lut_entry0_c1_c0_info_129 */,
	3368 /* offset to inner register reg_lut_entry0_c1_c0_info_130 */,
	3384 /* offset to inner register reg_lut_entry0_c1_c0_info_131 */,
	3400 /* offset to inner register reg_lut_entry0_c1_c0_info_132 */,
	3416 /* offset to inner register reg_lut_entry0_c1_c0_info_133 */,
	3432 /* offset to inner register reg_lut_entry0_c1_c0_info_134 */,
	3448 /* offset to inner register reg_lut_entry0_c1_c0_info_135 */,
	3464 /* offset to inner register reg_lut_entry0_c1_c0_info_136 */,
	3480 /* offset to inner register reg_lut_entry0_c1_c0_info_137 */,
	3496 /* offset to inner register reg_lut_entry0_c1_c0_info_138 */,
	3512 /* offset to inner register reg_lut_entry0_c1_c0_info_139 */,
	3528 /* offset to inner register reg_lut_entry0_c1_c0_info_140 */,
	3544 /* offset to inner register reg_lut_entry0_c1_c0_info_141 */,
	3560 /* offset to inner register reg_lut_entry0_c1_c0_info_142 */,
	3576 /* offset to inner register reg_lut_entry0_c1_c0_info_143 */,
	3592 /* offset to inner register reg_lut_entry0_c1_c0_info_144 */,
	3608 /* offset to inner register reg_lut_entry0_c1_c0_info_145 */,
	3624 /* offset to inner register reg_lut_entry0_c1_c0_info_146 */,
	3640 /* offset to inner register reg_lut_entry0_c1_c0_info_147 */,
	3656 /* offset to inner register reg_lut_entry0_c1_c0_info_148 */,
	3672 /* offset to inner register reg_lut_entry0_c1_c0_info_149 */,
	3688 /* offset to inner register reg_lut_entry0_c1_c0_info_150 */,
	3704 /* offset to inner register reg_lut_entry0_c1_c0_info_151 */,
	3720 /* offset to inner register reg_lut_entry0_c1_c0_info_152 */,
	3736 /* offset to inner register reg_lut_entry0_c1_c0_info_153 */,
	3752 /* offset to inner register reg_lut_entry0_c1_c0_info_154 */,
	3768 /* offset to inner register reg_lut_entry0_c1_c0_info_155 */,
	3784 /* offset to inner register reg_lut_entry0_c1_c0_info_156 */,
	3800 /* offset to inner register reg_lut_entry0_c1_c0_info_157 */,
	3816 /* offset to inner register reg_lut_entry0_c1_c0_info_158 */,
	3832 /* offset to inner register reg_lut_entry0_c1_c0_info_159 */,
	3848 /* offset to inner register reg_lut_entry0_c1_c0_info_160 */,
	3864 /* offset to inner register reg_lut_entry0_c1_c0_info_161 */,
	3880 /* offset to inner register reg_lut_entry0_c1_c0_info_162 */,
	3896 /* offset to inner register reg_lut_entry0_c1_c0_info_163 */,
	3912 /* offset to inner register reg_lut_entry0_c1_c0_info_164 */,
	3928 /* offset to inner register reg_lut_entry0_c1_c0_info_165 */,
	3944 /* offset to inner register reg_lut_entry0_c1_c0_info_166 */,
	3960 /* offset to inner register reg_lut_entry0_c1_c0_info_167 */,
	3976 /* offset to inner register reg_lut_entry0_c1_c0_info_168 */,
	3992 /* offset to inner register reg_lut_entry0_c1_c0_info_169 */,
	4008 /* offset to inner register reg_lut_entry0_c1_c0_info_170 */,
	4024 /* offset to inner register reg_lut_entry0_c1_c0_info_171 */,
	4040 /* offset to inner register reg_lut_entry0_c1_c0_info_172 */,
	4056 /* offset to inner register reg_lut_entry0_c1_c0_info_173 */,
	4072 /* offset to inner register reg_lut_entry0_c1_c0_info_174 */,
	4088 /* offset to inner register reg_lut_entry0_c1_c0_info_175 */,
	4104 /* offset to inner register reg_lut_entry0_c1_c0_info_176 */,
	4120 /* offset to inner register reg_lut_entry0_c1_c0_info_177 */,
	4136 /* offset to inner register reg_lut_entry0_c1_c0_info_178 */,
	4152 /* offset to inner register reg_lut_entry0_c1_c0_info_179 */,
	4168 /* offset to inner register reg_lut_entry0_c1_c0_info_180 */,
	4184 /* offset to inner register reg_lut_entry0_c1_c0_info_181 */,
	4200 /* offset to inner register reg_lut_entry0_c1_c0_info_182 */,
	4216 /* offset to inner register reg_lut_entry0_c1_c0_info_183 */,
	4232 /* offset to inner register reg_lut_entry0_c1_c0_info_184 */,
	4248 /* offset to inner register reg_lut_entry0_c1_c0_info_185 */,
	4264 /* offset to inner register reg_lut_entry0_c1_c0_info_186 */,
	4280 /* offset to inner register reg_lut_entry0_c1_c0_info_187 */,
	4296 /* offset to inner register reg_lut_entry0_c1_c0_info_188 */,
	4312 /* offset to inner register reg_lut_entry0_c1_c0_info_189 */,
	4328 /* offset to inner register reg_lut_entry0_c1_c0_info_190 */,
	4344 /* offset to inner register reg_lut_entry0_c1_c0_info_191 */,
	4360 /* offset to inner register reg_lut_entry0_c1_c0_info_192 */,
	4376 /* offset to inner register reg_lut_entry0_c1_c0_info_193 */,
	4392 /* offset to inner register reg_lut_entry0_c1_c0_info_194 */,
	4408 /* offset to inner register reg_lut_entry0_c1_c0_info_195 */,
	4424 /* offset to inner register reg_lut_entry0_c1_c0_info_196 */,
	4440 /* offset to inner register reg_lut_entry0_c1_c0_info_197 */,
	4456 /* offset to inner register reg_lut_entry0_c1_c0_info_198 */,
	4472 /* offset to inner register reg_lut_entry0_c1_c0_info_199 */,
	4488 /* offset to inner register reg_lut_entry0_c1_c0_info_200 */,
	4504 /* offset to inner register reg_lut_entry0_c1_c0_info_201 */,
	4520 /* offset to inner register reg_lut_entry0_c1_c0_info_202 */,
	4536 /* offset to inner register reg_lut_entry0_c1_c0_info_203 */,
	4552 /* offset to inner register reg_lut_entry0_c1_c0_info_204 */,
	4568 /* offset to inner register reg_lut_entry0_c1_c0_info_205 */,
	4584 /* offset to inner register reg_lut_entry0_c1_c0_info_206 */,
	4600 /* offset to inner register reg_lut_entry0_c1_c0_info_207 */,
	4616 /* offset to inner register reg_lut_entry0_c1_c0_info_208 */,
	4632 /* offset to inner register reg_lut_entry0_c1_c0_info_209 */,
	4648 /* offset to inner register reg_lut_entry0_c1_c0_info_210 */,
	4664 /* offset to inner register reg_lut_entry0_c1_c0_info_211 */,
	4680 /* offset to inner register reg_lut_entry0_c1_c0_info_212 */,
	4696 /* offset to inner register reg_lut_entry0_c1_c0_info_213 */,
	4712 /* offset to inner register reg_lut_entry0_c1_c0_info_214 */,
	4728 /* offset to inner register reg_lut_entry0_c1_c0_info_215 */,
	4744 /* offset to inner register reg_lut_entry0_c1_c0_info_216 */,
	4760 /* offset to inner register reg_lut_entry0_c1_c0_info_217 */,
	4776 /* offset to inner register reg_lut_entry0_c1_c0_info_218 */,
	4792 /* offset to inner register reg_lut_entry0_c1_c0_info_219 */,
	4808 /* offset to inner register reg_lut_entry0_c1_c0_info_220 */,
	4824 /* offset to inner register reg_lut_entry0_c1_c0_info_221 */,
	4840 /* offset to inner register reg_lut_entry0_c1_c0_info_222 */,
	4856 /* offset to inner register reg_lut_entry0_c1_c0_info_223 */,
	4872 /* offset to inner register reg_lut_entry0_c1_c0_info_224 */,
	4888 /* offset to inner register reg_lut_entry0_c1_c0_info_225 */,
	4904 /* offset to inner register reg_lut_entry0_c1_c0_info_226 */,
	4920 /* offset to inner register reg_lut_entry0_c1_c0_info_227 */,
	4936 /* offset to inner register reg_lut_entry0_c1_c0_info_228 */,
	4952 /* offset to inner register reg_lut_entry0_c1_c0_info_229 */,
	4968 /* offset to inner register reg_lut_entry0_c1_c0_info_230 */,
	4984 /* offset to inner register reg_lut_entry0_c1_c0_info_231 */,
	5000 /* offset to inner register reg_lut_entry0_c1_c0_info_232 */,
	5016 /* offset to inner register reg_lut_entry0_c1_c0_info_233 */,
	5032 /* offset to inner register reg_lut_entry0_c1_c0_info_234 */,
	5048 /* offset to inner register reg_lut_entry0_c1_c0_info_235 */,
	5064 /* offset to inner register reg_lut_entry0_c1_c0_info_236 */,
	5080 /* offset to inner register reg_lut_entry0_c1_c0_info_237 */,
	5096 /* offset to inner register reg_lut_entry0_c1_c0_info_238 */,
	5112 /* offset to inner register reg_lut_entry0_c1_c0_info_239 */,
	5128 /* offset to inner register reg_lut_entry0_c1_c0_info_240 */,
	5144 /* offset to inner register reg_lut_entry0_c1_c0_info_241 */,
	5160 /* offset to inner register reg_lut_entry0_c1_c0_info_242 */,
	5176 /* offset to inner register reg_lut_entry0_c1_c0_info_243 */,
	5192 /* offset to inner register reg_lut_entry0_c1_c0_info_244 */,
	5208 /* offset to inner register reg_lut_entry0_c1_c0_info_245 */,
	5224 /* offset to inner register reg_lut_entry0_c1_c0_info_246 */,
	5240 /* offset to inner register reg_lut_entry0_c1_c0_info_247 */,
	5256 /* offset to inner register reg_lut_entry0_c1_c0_info_248 */,
	5272 /* offset to inner register reg_lut_entry0_c1_c0_info_249 */,
	5288 /* offset to inner register reg_lut_entry0_c1_c0_info_250 */,
	5304 /* offset to inner register reg_lut_entry0_c1_c0_info_251 */,
	5320 /* offset to inner register reg_lut_entry0_c1_c0_info_252 */,
	5336 /* offset to inner register reg_lut_entry0_c1_c0_info_253 */,
	5352 /* offset to inner register reg_lut_entry0_c1_c0_info_254 */,
	5368 /* offset to inner register reg_lut_entry0_c1_c0_info_255 */,
	5376 /* offset to inner register reg_ldc_lut_coefficient0_info_0 */,
	5380 /* offset to inner register reg_ldc_lut_coefficient0_info_1 */,
	5384 /* offset to inner register reg_ldc_lut_coefficient0_info_2 */,
	5388 /* offset to inner register reg_ldc_lut_coefficient0_info_3 */,
	5392 /* offset to inner register reg_ldc_lut_coefficient0_info_4 */,
	5396 /* offset to inner register reg_ldc_lut_coefficient0_info_5 */,
	5400 /* offset to inner register reg_ldc_lut_coefficient0_info_6 */,
	5404 /* offset to inner register reg_ldc_lut_coefficient0_info_7 */,
	5408 /* offset to inner register reg_ldc_lut_coefficient0_info_8 */,
	5412 /* offset to inner register reg_ldc_lut_coefficient0_info_9 */,
	5416 /* offset to inner register reg_ldc_lut_coefficient0_info_10 */,
	5420 /* offset to inner register reg_ldc_lut_coefficient0_info_11 */,
	5424 /* offset to inner register reg_ldc_lut_coefficient0_info_12 */,
	5428 /* offset to inner register reg_ldc_lut_coefficient0_info_13 */,
	5432 /* offset to inner register reg_ldc_lut_coefficient0_info_14 */,
	5436 /* offset to inner register reg_ldc_lut_coefficient0_info_15 */,
	5440 /* offset to inner register reg_ldc_lut_coefficient0_info_16 */,
	5444 /* offset to inner register reg_ldc_lut_coefficient0_info_17 */,
	5448 /* offset to inner register reg_ldc_lut_coefficient0_info_18 */,
	5452 /* offset to inner register reg_ldc_lut_coefficient0_info_19 */,
	5456 /* offset to inner register reg_ldc_lut_coefficient0_info_20 */,
	5460 /* offset to inner register reg_ldc_lut_coefficient0_info_21 */,
	5464 /* offset to inner register reg_ldc_lut_coefficient0_info_22 */,
	5468 /* offset to inner register reg_ldc_lut_coefficient0_info_23 */,
	5472 /* offset to inner register reg_ldc_lut_coefficient0_info_24 */,
	5476 /* offset to inner register reg_ldc_lut_coefficient0_info_25 */,
	5480 /* offset to inner register reg_ldc_lut_coefficient0_info_26 */,
	5484 /* offset to inner register reg_ldc_lut_coefficient0_info_27 */,
	5488 /* offset to inner register reg_ldc_lut_coefficient0_info_28 */,
	5492 /* offset to inner register reg_ldc_lut_coefficient0_info_29 */,
	5496 /* offset to inner register reg_ldc_lut_coefficient0_info_30 */,
	5500 /* offset to inner register reg_ldc_lut_coefficient0_info_31 */,
	5504 /* offset to inner register reg_ldc_lut_coefficient0_info_32 */,
	5508 /* offset to inner register reg_ldc_lut_coefficient0_info_33 */,
	5512 /* offset to inner register reg_ldc_lut_coefficient0_info_34 */,
	5516 /* offset to inner register reg_ldc_lut_coefficient0_info_35 */,
	5520 /* offset to inner register reg_ldc_lut_coefficient0_info_36 */,
	5524 /* offset to inner register reg_ldc_lut_coefficient0_info_37 */,
	5528 /* offset to inner register reg_ldc_lut_coefficient0_info_38 */,
	5532 /* offset to inner register reg_ldc_lut_coefficient0_info_39 */,
	5536 /* offset to inner register reg_ldc_lut_coefficient0_info_40 */,
	5540 /* offset to inner register reg_ldc_lut_coefficient0_info_41 */,
	5544 /* offset to inner register reg_ldc_lut_coefficient0_info_42 */,
	5548 /* offset to inner register reg_ldc_lut_coefficient0_info_43 */,
	5552 /* offset to inner register reg_ldc_lut_coefficient0_info_44 */,
	5556 /* offset to inner register reg_ldc_lut_coefficient0_info_45 */,
	5560 /* offset to inner register reg_ldc_lut_coefficient0_info_46 */,
	5564 /* offset to inner register reg_ldc_lut_coefficient0_info_47 */,
	5568 /* offset to inner register reg_ldc_lut_coefficient0_info_48 */,
	5572 /* offset to inner register reg_ldc_lut_coefficient0_info_49 */,
	5576 /* offset to inner register reg_ldc_lut_coefficient0_info_50 */,
	5580 /* offset to inner register reg_ldc_lut_coefficient0_info_51 */,
	5584 /* offset to inner register reg_ldc_lut_coefficient0_info_52 */,
	5588 /* offset to inner register reg_ldc_lut_coefficient0_info_53 */,
	5592 /* offset to inner register reg_ldc_lut_coefficient0_info_54 */,
	5596 /* offset to inner register reg_ldc_lut_coefficient0_info_55 */,
	5600 /* offset to inner register reg_ldc_lut_coefficient0_info_56 */,
	5604 /* offset to inner register reg_ldc_lut_coefficient0_info_57 */,
	5608 /* offset to inner register reg_ldc_lut_coefficient0_info_58 */,
	5612 /* offset to inner register reg_ldc_lut_coefficient0_info_59 */,
	5616 /* offset to inner register reg_ldc_lut_coefficient0_info_60 */,
	5620 /* offset to inner register reg_ldc_lut_coefficient0_info_61 */,
	5624 /* offset to inner register reg_ldc_lut_coefficient0_info_62 */,
	5628 /* offset to inner register reg_ldc_lut_coefficient0_info_63 */,
	5632 /* offset to inner register reg_ldc_lut_coefficient0_info_64 */,
	5636 /* offset to inner register reg_ldc_lut_coefficient0_info_65 */,
	5640 /* offset to inner register reg_ldc_lut_coefficient0_info_66 */,
	5644 /* offset to inner register reg_ldc_lut_coefficient0_info_67 */,
	5648 /* offset to inner register reg_ldc_lut_coefficient0_info_68 */,
	5652 /* offset to inner register reg_ldc_lut_coefficient0_info_69 */,
	5656 /* offset to inner register reg_ldc_lut_coefficient0_info_70 */,
	5660 /* offset to inner register reg_ldc_lut_coefficient0_info_71 */,
	5664 /* offset to inner register reg_ldc_lut_coefficient0_info_72 */,
	5668 /* offset to inner register reg_ldc_lut_coefficient0_info_73 */,
	5672 /* offset to inner register reg_ldc_lut_coefficient0_info_74 */,
	5676 /* offset to inner register reg_ldc_lut_coefficient0_info_75 */,
	5680 /* offset to inner register reg_ldc_lut_coefficient0_info_76 */,
	5684 /* offset to inner register reg_ldc_lut_coefficient0_info_77 */,
	5688 /* offset to inner register reg_ldc_lut_coefficient0_info_78 */,
	5692 /* offset to inner register reg_ldc_lut_coefficient0_info_79 */,
	5696 /* offset to inner register reg_ldc_lut_coefficient0_info_80 */,
	5700 /* offset to inner register reg_ldc_lut_coefficient0_info_81 */,
	5704 /* offset to inner register reg_ldc_lut_coefficient0_info_82 */,
	5708 /* offset to inner register reg_ldc_lut_coefficient0_info_83 */,
	5712 /* offset to inner register reg_ldc_lut_coefficient0_info_84 */,
	5716 /* offset to inner register reg_ldc_lut_coefficient0_info_85 */,
	5720 /* offset to inner register reg_ldc_lut_coefficient0_info_86 */,
	5724 /* offset to inner register reg_ldc_lut_coefficient0_info_87 */,
	5728 /* offset to inner register reg_ldc_lut_coefficient0_info_88 */,
	5732 /* offset to inner register reg_ldc_lut_coefficient0_info_89 */,
	5736 /* offset to inner register reg_ldc_lut_coefficient0_info_90 */,
	5740 /* offset to inner register reg_ldc_lut_coefficient0_info_91 */,
	5744 /* offset to inner register reg_ldc_lut_coefficient0_info_92 */,
	5748 /* offset to inner register reg_ldc_lut_coefficient0_info_93 */,
	5752 /* offset to inner register reg_ldc_lut_coefficient0_info_94 */,
	5756 /* offset to inner register reg_ldc_lut_coefficient0_info_95 */,
	5760 /* offset to inner register reg_ldc_lut_coefficient0_info_96 */,
	5764 /* offset to inner register reg_ldc_lut_coefficient0_info_97 */,
	5768 /* offset to inner register reg_ldc_lut_coefficient0_info_98 */,
	5772 /* offset to inner register reg_ldc_lut_coefficient0_info_99 */,
	5776 /* offset to inner register reg_ldc_lut_coefficient0_info_100 */,
	5780 /* offset to inner register reg_ldc_lut_coefficient0_info_101 */,
	5784 /* offset to inner register reg_ldc_lut_coefficient0_info_102 */,
	5788 /* offset to inner register reg_ldc_lut_coefficient0_info_103 */,
	5792 /* offset to inner register reg_ldc_lut_coefficient0_info_104 */,
	5796 /* offset to inner register reg_ldc_lut_coefficient0_info_105 */,
	5800 /* offset to inner register reg_ldc_lut_coefficient0_info_106 */,
	5804 /* offset to inner register reg_ldc_lut_coefficient0_info_107 */,
	5808 /* offset to inner register reg_ldc_lut_coefficient0_info_108 */,
	5812 /* offset to inner register reg_ldc_lut_coefficient0_info_109 */,
	5816 /* offset to inner register reg_ldc_lut_coefficient0_info_110 */,
	5820 /* offset to inner register reg_ldc_lut_coefficient0_info_111 */,
	5824 /* offset to inner register reg_ldc_lut_coefficient0_info_112 */,
	5828 /* offset to inner register reg_ldc_lut_coefficient0_info_113 */,
	5832 /* offset to inner register reg_ldc_lut_coefficient0_info_114 */,
	5836 /* offset to inner register reg_ldc_lut_coefficient0_info_115 */,
	5840 /* offset to inner register reg_ldc_lut_coefficient0_info_116 */,
	5844 /* offset to inner register reg_ldc_lut_coefficient0_info_117 */,
	5848 /* offset to inner register reg_ldc_lut_coefficient0_info_118 */,
	5852 /* offset to inner register reg_ldc_lut_coefficient0_info_119 */,
	5856 /* offset to inner register reg_ldc_lut_coefficient0_info_120 */,
	5860 /* offset to inner register reg_ldc_lut_coefficient0_info_121 */,
	5864 /* offset to inner register reg_ldc_lut_coefficient0_info_122 */,
	5868 /* offset to inner register reg_ldc_lut_coefficient0_info_123 */,
	5872 /* offset to inner register reg_ldc_lut_coefficient0_info_124 */,
	5876 /* offset to inner register reg_ldc_lut_coefficient0_info_125 */,
	5880 /* offset to inner register reg_ldc_lut_coefficient0_info_126 */,
	5884 /* offset to inner register reg_ldc_lut_coefficient0_info_127 */,
	5888 /* offset to inner register reg_ldc_lut_coefficient0_info_128 */,
	5892 /* offset to inner register reg_ldc_lut_coefficient0_info_129 */,
	5896 /* offset to inner register reg_ldc_lut_coefficient0_info_130 */,
	5900 /* offset to inner register reg_ldc_lut_coefficient0_info_131 */,
	5904 /* offset to inner register reg_ldc_lut_coefficient0_info_132 */,
	5908 /* offset to inner register reg_ldc_lut_coefficient0_info_133 */,
	5912 /* offset to inner register reg_ldc_lut_coefficient0_info_134 */,
	5916 /* offset to inner register reg_ldc_lut_coefficient0_info_135 */,
	5920 /* offset to inner register reg_ldc_lut_coefficient0_info_136 */,
	5924 /* offset to inner register reg_ldc_lut_coefficient0_info_137 */,
	5928 /* offset to inner register reg_ldc_lut_coefficient0_info_138 */,
	5932 /* offset to inner register reg_ldc_lut_coefficient0_info_139 */,
	5936 /* offset to inner register reg_ldc_lut_coefficient0_info_140 */,
	5940 /* offset to inner register reg_ldc_lut_coefficient0_info_141 */,
	5944 /* offset to inner register reg_ldc_lut_coefficient0_info_142 */,
	5948 /* offset to inner register reg_ldc_lut_coefficient0_info_143 */,
	5952 /* offset to inner register reg_ldc_lut_coefficient0_info_144 */,
	5956 /* offset to inner register reg_ldc_lut_coefficient0_info_145 */,
	5960 /* offset to inner register reg_ldc_lut_coefficient0_info_146 */,
	5964 /* offset to inner register reg_ldc_lut_coefficient0_info_147 */,
	5968 /* offset to inner register reg_ldc_lut_coefficient0_info_148 */,
	5972 /* offset to inner register reg_ldc_lut_coefficient0_info_149 */,
	5976 /* offset to inner register reg_ldc_lut_coefficient0_info_150 */,
	5980 /* offset to inner register reg_ldc_lut_coefficient0_info_151 */,
	5984 /* offset to inner register reg_ldc_lut_coefficient0_info_152 */,
	5988 /* offset to inner register reg_ldc_lut_coefficient0_info_153 */,
	5992 /* offset to inner register reg_ldc_lut_coefficient0_info_154 */,
	5996 /* offset to inner register reg_ldc_lut_coefficient0_info_155 */,
	6000 /* offset to inner register reg_ldc_lut_coefficient0_info_156 */,
	6004 /* offset to inner register reg_ldc_lut_coefficient0_info_157 */,
	6008 /* offset to inner register reg_ldc_lut_coefficient0_info_158 */,
	6012 /* offset to inner register reg_ldc_lut_coefficient0_info_159 */,
	6016 /* offset to inner register reg_ldc_lut_coefficient0_info_160 */,
	6020 /* offset to inner register reg_ldc_lut_coefficient0_info_161 */,
	6024 /* offset to inner register reg_ldc_lut_coefficient0_info_162 */,
	6028 /* offset to inner register reg_ldc_lut_coefficient0_info_163 */,
	6032 /* offset to inner register reg_ldc_lut_coefficient0_info_164 */,
	6036 /* offset to inner register reg_ldc_lut_coefficient0_info_165 */,
	6040 /* offset to inner register reg_ldc_lut_coefficient0_info_166 */,
	6044 /* offset to inner register reg_ldc_lut_coefficient0_info_167 */,
	6048 /* offset to inner register reg_ldc_lut_coefficient0_info_168 */,
	6052 /* offset to inner register reg_ldc_lut_coefficient0_info_169 */,
	6056 /* offset to inner register reg_ldc_lut_coefficient0_info_170 */,
	6060 /* offset to inner register reg_ldc_lut_coefficient0_info_171 */,
	6064 /* offset to inner register reg_ldc_lut_coefficient0_info_172 */,
	6068 /* offset to inner register reg_ldc_lut_coefficient0_info_173 */,
	6072 /* offset to inner register reg_ldc_lut_coefficient0_info_174 */,
	6076 /* offset to inner register reg_ldc_lut_coefficient0_info_175 */,
	6080 /* offset to inner register reg_ldc_lut_coefficient0_info_176 */,
	6084 /* offset to inner register reg_ldc_lut_coefficient0_info_177 */,
	6088 /* offset to inner register reg_ldc_lut_coefficient0_info_178 */,
	6092 /* offset to inner register reg_ldc_lut_coefficient0_info_179 */,
	6096 /* offset to inner register reg_ldc_lut_coefficient0_info_180 */,
	6100 /* offset to inner register reg_ldc_lut_coefficient0_info_181 */,
	6104 /* offset to inner register reg_ldc_lut_coefficient0_info_182 */,
	6108 /* offset to inner register reg_ldc_lut_coefficient0_info_183 */,
	6112 /* offset to inner register reg_ldc_lut_coefficient0_info_184 */,
	6116 /* offset to inner register reg_ldc_lut_coefficient0_info_185 */,
	6120 /* offset to inner register reg_ldc_lut_coefficient0_info_186 */,
	6124 /* offset to inner register reg_ldc_lut_coefficient0_info_187 */,
	6128 /* offset to inner register reg_ldc_lut_coefficient0_info_188 */,
	6132 /* offset to inner register reg_ldc_lut_coefficient0_info_189 */,
	6136 /* offset to inner register reg_ldc_lut_coefficient0_info_190 */,
	6140 /* offset to inner register reg_ldc_lut_coefficient0_info_191 */,
	6144 /* offset to inner register reg_ldc_lut_coefficient0_info_192 */,
	6148 /* offset to inner register reg_ldc_lut_coefficient0_info_193 */,
	6152 /* offset to inner register reg_ldc_lut_coefficient0_info_194 */,
	6156 /* offset to inner register reg_ldc_lut_coefficient0_info_195 */,
	6160 /* offset to inner register reg_ldc_lut_coefficient0_info_196 */,
	6164 /* offset to inner register reg_ldc_lut_coefficient0_info_197 */,
	6168 /* offset to inner register reg_ldc_lut_coefficient0_info_198 */,
	6172 /* offset to inner register reg_ldc_lut_coefficient0_info_199 */,
	6176 /* offset to inner register reg_ldc_lut_coefficient0_info_200 */,
	6180 /* offset to inner register reg_ldc_lut_coefficient0_info_201 */,
	6184 /* offset to inner register reg_ldc_lut_coefficient0_info_202 */,
	6188 /* offset to inner register reg_ldc_lut_coefficient0_info_203 */,
	6192 /* offset to inner register reg_ldc_lut_coefficient0_info_204 */,
	6196 /* offset to inner register reg_ldc_lut_coefficient0_info_205 */,
	6200 /* offset to inner register reg_ldc_lut_coefficient0_info_206 */,
	6204 /* offset to inner register reg_ldc_lut_coefficient0_info_207 */,
	6208 /* offset to inner register reg_ldc_lut_coefficient0_info_208 */,
	6212 /* offset to inner register reg_ldc_lut_coefficient0_info_209 */,
	6216 /* offset to inner register reg_ldc_lut_coefficient0_info_210 */,
	6220 /* offset to inner register reg_ldc_lut_coefficient0_info_211 */,
	6224 /* offset to inner register reg_ldc_lut_coefficient0_info_212 */,
	6228 /* offset to inner register reg_ldc_lut_coefficient0_info_213 */,
	6232 /* offset to inner register reg_ldc_lut_coefficient0_info_214 */,
	6236 /* offset to inner register reg_ldc_lut_coefficient0_info_215 */,
	6240 /* offset to inner register reg_ldc_lut_coefficient0_info_216 */,
	6244 /* offset to inner register reg_ldc_lut_coefficient0_info_217 */,
	6248 /* offset to inner register reg_ldc_lut_coefficient0_info_218 */,
	6252 /* offset to inner register reg_ldc_lut_coefficient0_info_219 */,
	6256 /* offset to inner register reg_ldc_lut_coefficient0_info_220 */,
	6260 /* offset to inner register reg_ldc_lut_coefficient0_info_221 */,
	6264 /* offset to inner register reg_ldc_lut_coefficient0_info_222 */,
	6268 /* offset to inner register reg_ldc_lut_coefficient0_info_223 */,
	6272 /* offset to inner register reg_ldc_lut_coefficient0_info_224 */,
	6276 /* offset to inner register reg_ldc_lut_coefficient0_info_225 */,
	6280 /* offset to inner register reg_ldc_lut_coefficient0_info_226 */,
	6284 /* offset to inner register reg_ldc_lut_coefficient0_info_227 */,
	6288 /* offset to inner register reg_ldc_lut_coefficient0_info_228 */,
	6292 /* offset to inner register reg_ldc_lut_coefficient0_info_229 */,
	6296 /* offset to inner register reg_ldc_lut_coefficient0_info_230 */,
	6300 /* offset to inner register reg_ldc_lut_coefficient0_info_231 */,
	6304 /* offset to inner register reg_ldc_lut_coefficient0_info_232 */,
	6308 /* offset to inner register reg_ldc_lut_coefficient0_info_233 */,
	6312 /* offset to inner register reg_ldc_lut_coefficient0_info_234 */,
	6316 /* offset to inner register reg_ldc_lut_coefficient0_info_235 */,
	6320 /* offset to inner register reg_ldc_lut_coefficient0_info_236 */,
	6324 /* offset to inner register reg_ldc_lut_coefficient0_info_237 */,
	6328 /* offset to inner register reg_ldc_lut_coefficient0_info_238 */,
	6332 /* offset to inner register reg_ldc_lut_coefficient0_info_239 */,
	6336 /* offset to inner register reg_ldc_lut_coefficient0_info_240 */,
	6340 /* offset to inner register reg_ldc_lut_coefficient0_info_241 */,
	6344 /* offset to inner register reg_ldc_lut_coefficient0_info_242 */,
	6348 /* offset to inner register reg_ldc_lut_coefficient0_info_243 */,
	6352 /* offset to inner register reg_ldc_lut_coefficient0_info_244 */,
	6356 /* offset to inner register reg_ldc_lut_coefficient0_info_245 */,
	6360 /* offset to inner register reg_ldc_lut_coefficient0_info_246 */,
	6364 /* offset to inner register reg_ldc_lut_coefficient0_info_247 */,
	6368 /* offset to inner register reg_ldc_lut_coefficient0_info_248 */,
	6372 /* offset to inner register reg_ldc_lut_coefficient0_info_249 */,
	6376 /* offset to inner register reg_ldc_lut_coefficient0_info_250 */,
	6380 /* offset to inner register reg_ldc_lut_coefficient0_info_251 */,
	6384 /* offset to inner register reg_ldc_lut_coefficient0_info_252 */,
	6388 /* offset to inner register reg_ldc_lut_coefficient0_info_253 */,
	6392 /* offset to inner register reg_ldc_lut_coefficient0_info_254 */,
	6396 /* offset to inner register reg_ldc_lut_coefficient0_info_255 */,
	6400 /* offset to inner register reg_dewarp_lut_coefficient0_info_0 */,
	6404 /* offset to inner register reg_dewarp_lut_coefficient0_info_1 */,
	6408 /* offset to inner register reg_dewarp_lut_coefficient0_info_2 */,
	6412 /* offset to inner register reg_dewarp_lut_coefficient0_info_3 */,
	6416 /* offset to inner register reg_dewarp_lut_coefficient0_info_4 */,
	6420 /* offset to inner register reg_dewarp_lut_coefficient0_info_5 */,
	6424 /* offset to inner register reg_dewarp_lut_coefficient0_info_6 */,
	6428 /* offset to inner register reg_dewarp_lut_coefficient0_info_7 */,
	6432 /* offset to inner register reg_dewarp_lut_coefficient0_info_8 */,
	6436 /* offset to inner register reg_dewarp_lut_coefficient0_info_9 */,
	6440 /* offset to inner register reg_dewarp_lut_coefficient0_info_10 */,
	6444 /* offset to inner register reg_dewarp_lut_coefficient0_info_11 */,
	6448 /* offset to inner register reg_dewarp_lut_coefficient0_info_12 */,
	6452 /* offset to inner register reg_dewarp_lut_coefficient0_info_13 */,
	6456 /* offset to inner register reg_dewarp_lut_coefficient0_info_14 */,
	6460 /* offset to inner register reg_dewarp_lut_coefficient0_info_15 */,
	6464 /* offset to inner register reg_dewarp_lut_coefficient0_info_16 */,
	6468 /* offset to inner register reg_dewarp_lut_coefficient0_info_17 */,
	6472 /* offset to inner register reg_dewarp_lut_coefficient0_info_18 */,
	6476 /* offset to inner register reg_dewarp_lut_coefficient0_info_19 */,
	6480 /* offset to inner register reg_dewarp_lut_coefficient0_info_20 */,
	6484 /* offset to inner register reg_dewarp_lut_coefficient0_info_21 */,
	6488 /* offset to inner register reg_dewarp_lut_coefficient0_info_22 */,
	6492 /* offset to inner register reg_dewarp_lut_coefficient0_info_23 */,
	6496 /* offset to inner register reg_dewarp_lut_coefficient0_info_24 */,
	6500 /* offset to inner register reg_dewarp_lut_coefficient0_info_25 */,
	6504 /* offset to inner register reg_dewarp_lut_coefficient0_info_26 */,
	6508 /* offset to inner register reg_dewarp_lut_coefficient0_info_27 */,
	6512 /* offset to inner register reg_dewarp_lut_coefficient0_info_28 */,
	6516 /* offset to inner register reg_dewarp_lut_coefficient0_info_29 */,
	6520 /* offset to inner register reg_dewarp_lut_coefficient0_info_30 */,
	6524 /* offset to inner register reg_dewarp_lut_coefficient0_info_31 */,
	6528 /* offset to inner register reg_dewarp_lut_coefficient0_info_32 */,
	6532 /* offset to inner register reg_dewarp_lut_coefficient0_info_33 */,
	6536 /* offset to inner register reg_dewarp_lut_coefficient0_info_34 */,
	6540 /* offset to inner register reg_dewarp_lut_coefficient0_info_35 */,
	6544 /* offset to inner register reg_dewarp_lut_coefficient0_info_36 */,
	6548 /* offset to inner register reg_dewarp_lut_coefficient0_info_37 */,
	6552 /* offset to inner register reg_dewarp_lut_coefficient0_info_38 */,
	6556 /* offset to inner register reg_dewarp_lut_coefficient0_info_39 */,
	6560 /* offset to inner register reg_dewarp_lut_coefficient0_info_40 */,
	6564 /* offset to inner register reg_dewarp_lut_coefficient0_info_41 */,
	6568 /* offset to inner register reg_dewarp_lut_coefficient0_info_42 */,
	6572 /* offset to inner register reg_dewarp_lut_coefficient0_info_43 */,
	6576 /* offset to inner register reg_dewarp_lut_coefficient0_info_44 */,
	6580 /* offset to inner register reg_dewarp_lut_coefficient0_info_45 */,
	6584 /* offset to inner register reg_dewarp_lut_coefficient0_info_46 */,
	6588 /* offset to inner register reg_dewarp_lut_coefficient0_info_47 */,
	6592 /* offset to inner register reg_dewarp_lut_coefficient0_info_48 */,
	6596 /* offset to inner register reg_dewarp_lut_coefficient0_info_49 */,
	6600 /* offset to inner register reg_dewarp_lut_coefficient0_info_50 */,
	6604 /* offset to inner register reg_dewarp_lut_coefficient0_info_51 */,
	6608 /* offset to inner register reg_dewarp_lut_coefficient0_info_52 */,
	6612 /* offset to inner register reg_dewarp_lut_coefficient0_info_53 */,
	6616 /* offset to inner register reg_dewarp_lut_coefficient0_info_54 */,
	6620 /* offset to inner register reg_dewarp_lut_coefficient0_info_55 */,
	6624 /* offset to inner register reg_dewarp_lut_coefficient0_info_56 */,
	6628 /* offset to inner register reg_dewarp_lut_coefficient0_info_57 */,
	6632 /* offset to inner register reg_dewarp_lut_coefficient0_info_58 */,
	6636 /* offset to inner register reg_dewarp_lut_coefficient0_info_59 */,
	6640 /* offset to inner register reg_dewarp_lut_coefficient0_info_60 */,
	6644 /* offset to inner register reg_dewarp_lut_coefficient0_info_61 */,
	6648 /* offset to inner register reg_dewarp_lut_coefficient0_info_62 */,
	6652 /* offset to inner register reg_dewarp_lut_coefficient0_info_63 */,
	6656 /* offset to inner register reg_dewarp_lut_coefficient0_info_64 */,
	6660 /* offset to inner register reg_dewarp_lut_coefficient0_info_65 */,
	6664 /* offset to inner register reg_dewarp_lut_coefficient0_info_66 */,
	6668 /* offset to inner register reg_dewarp_lut_coefficient0_info_67 */,
	6672 /* offset to inner register reg_dewarp_lut_coefficient0_info_68 */,
	6676 /* offset to inner register reg_dewarp_lut_coefficient0_info_69 */,
	6680 /* offset to inner register reg_dewarp_lut_coefficient0_info_70 */,
	6684 /* offset to inner register reg_dewarp_lut_coefficient0_info_71 */,
	6688 /* offset to inner register reg_dewarp_lut_coefficient0_info_72 */,
	6692 /* offset to inner register reg_dewarp_lut_coefficient0_info_73 */,
	6696 /* offset to inner register reg_dewarp_lut_coefficient0_info_74 */,
	6700 /* offset to inner register reg_dewarp_lut_coefficient0_info_75 */,
	6704 /* offset to inner register reg_dewarp_lut_coefficient0_info_76 */,
	6708 /* offset to inner register reg_dewarp_lut_coefficient0_info_77 */,
	6712 /* offset to inner register reg_dewarp_lut_coefficient0_info_78 */,
	6716 /* offset to inner register reg_dewarp_lut_coefficient0_info_79 */,
	6720 /* offset to inner register reg_dewarp_lut_coefficient0_info_80 */,
	6724 /* offset to inner register reg_dewarp_lut_coefficient0_info_81 */,
	6728 /* offset to inner register reg_dewarp_lut_coefficient0_info_82 */,
	6732 /* offset to inner register reg_dewarp_lut_coefficient0_info_83 */,
	6736 /* offset to inner register reg_dewarp_lut_coefficient0_info_84 */,
	6740 /* offset to inner register reg_dewarp_lut_coefficient0_info_85 */,
	6744 /* offset to inner register reg_dewarp_lut_coefficient0_info_86 */,
	6748 /* offset to inner register reg_dewarp_lut_coefficient0_info_87 */,
	6752 /* offset to inner register reg_dewarp_lut_coefficient0_info_88 */,
	6756 /* offset to inner register reg_dewarp_lut_coefficient0_info_89 */,
	6760 /* offset to inner register reg_dewarp_lut_coefficient0_info_90 */,
	6764 /* offset to inner register reg_dewarp_lut_coefficient0_info_91 */,
	6768 /* offset to inner register reg_dewarp_lut_coefficient0_info_92 */,
	6772 /* offset to inner register reg_dewarp_lut_coefficient0_info_93 */,
	6776 /* offset to inner register reg_dewarp_lut_coefficient0_info_94 */,
	6780 /* offset to inner register reg_dewarp_lut_coefficient0_info_95 */,
	6784 /* offset to inner register reg_dewarp_lut_coefficient0_info_96 */,
	6788 /* offset to inner register reg_dewarp_lut_coefficient0_info_97 */,
	6792 /* offset to inner register reg_dewarp_lut_coefficient0_info_98 */,
	6796 /* offset to inner register reg_dewarp_lut_coefficient0_info_99 */,
	6800 /* offset to inner register reg_dewarp_lut_coefficient0_info_100 */,
	6804 /* offset to inner register reg_dewarp_lut_coefficient0_info_101 */,
	6808 /* offset to inner register reg_dewarp_lut_coefficient0_info_102 */,
	6812 /* offset to inner register reg_dewarp_lut_coefficient0_info_103 */,
	6816 /* offset to inner register reg_dewarp_lut_coefficient0_info_104 */,
	6820 /* offset to inner register reg_dewarp_lut_coefficient0_info_105 */,
	6824 /* offset to inner register reg_dewarp_lut_coefficient0_info_106 */,
	6828 /* offset to inner register reg_dewarp_lut_coefficient0_info_107 */,
	6832 /* offset to inner register reg_dewarp_lut_coefficient0_info_108 */,
	6836 /* offset to inner register reg_dewarp_lut_coefficient0_info_109 */,
	6840 /* offset to inner register reg_dewarp_lut_coefficient0_info_110 */,
	6844 /* offset to inner register reg_dewarp_lut_coefficient0_info_111 */,
	6848 /* offset to inner register reg_dewarp_lut_coefficient0_info_112 */,
	6852 /* offset to inner register reg_dewarp_lut_coefficient0_info_113 */,
	6856 /* offset to inner register reg_dewarp_lut_coefficient0_info_114 */,
	6860 /* offset to inner register reg_dewarp_lut_coefficient0_info_115 */,
	6864 /* offset to inner register reg_dewarp_lut_coefficient0_info_116 */,
	6868 /* offset to inner register reg_dewarp_lut_coefficient0_info_117 */,
	6872 /* offset to inner register reg_dewarp_lut_coefficient0_info_118 */,
	6876 /* offset to inner register reg_dewarp_lut_coefficient0_info_119 */,
	6880 /* offset to inner register reg_dewarp_lut_coefficient0_info_120 */,
	6884 /* offset to inner register reg_dewarp_lut_coefficient0_info_121 */,
	6888 /* offset to inner register reg_dewarp_lut_coefficient0_info_122 */,
	6892 /* offset to inner register reg_dewarp_lut_coefficient0_info_123 */,
	6896 /* offset to inner register reg_dewarp_lut_coefficient0_info_124 */,
	6900 /* offset to inner register reg_dewarp_lut_coefficient0_info_125 */,
	6904 /* offset to inner register reg_dewarp_lut_coefficient0_info_126 */,
	6908 /* offset to inner register reg_dewarp_lut_coefficient0_info_127 */,
	6912 /* offset to inner register reg_dewarp_lut_coefficient0_info_128 */,
	6916 /* offset to inner register reg_dewarp_lut_coefficient0_info_129 */,
	6920 /* offset to inner register reg_dewarp_lut_coefficient0_info_130 */,
	6924 /* offset to inner register reg_dewarp_lut_coefficient0_info_131 */,
	6928 /* offset to inner register reg_dewarp_lut_coefficient0_info_132 */,
	6932 /* offset to inner register reg_dewarp_lut_coefficient0_info_133 */,
	6936 /* offset to inner register reg_dewarp_lut_coefficient0_info_134 */,
	6940 /* offset to inner register reg_dewarp_lut_coefficient0_info_135 */,
	6944 /* offset to inner register reg_dewarp_lut_coefficient0_info_136 */,
	6948 /* offset to inner register reg_dewarp_lut_coefficient0_info_137 */,
	6952 /* offset to inner register reg_dewarp_lut_coefficient0_info_138 */,
	6956 /* offset to inner register reg_dewarp_lut_coefficient0_info_139 */,
	6960 /* offset to inner register reg_dewarp_lut_coefficient0_info_140 */,
	6964 /* offset to inner register reg_dewarp_lut_coefficient0_info_141 */,
	6968 /* offset to inner register reg_dewarp_lut_coefficient0_info_142 */,
	6972 /* offset to inner register reg_dewarp_lut_coefficient0_info_143 */,
	6976 /* offset to inner register reg_dewarp_lut_coefficient0_info_144 */,
	6980 /* offset to inner register reg_dewarp_lut_coefficient0_info_145 */,
	6984 /* offset to inner register reg_dewarp_lut_coefficient0_info_146 */,
	6988 /* offset to inner register reg_dewarp_lut_coefficient0_info_147 */,
	6992 /* offset to inner register reg_dewarp_lut_coefficient0_info_148 */,
	6996 /* offset to inner register reg_dewarp_lut_coefficient0_info_149 */,
	7000 /* offset to inner register reg_dewarp_lut_coefficient0_info_150 */,
	7004 /* offset to inner register reg_dewarp_lut_coefficient0_info_151 */,
	7008 /* offset to inner register reg_dewarp_lut_coefficient0_info_152 */,
	7012 /* offset to inner register reg_dewarp_lut_coefficient0_info_153 */,
	7016 /* offset to inner register reg_dewarp_lut_coefficient0_info_154 */,
	7020 /* offset to inner register reg_dewarp_lut_coefficient0_info_155 */,
	7024 /* offset to inner register reg_dewarp_lut_coefficient0_info_156 */,
	7028 /* offset to inner register reg_dewarp_lut_coefficient0_info_157 */,
	7032 /* offset to inner register reg_dewarp_lut_coefficient0_info_158 */,
	7036 /* offset to inner register reg_dewarp_lut_coefficient0_info_159 */,
	7040 /* offset to inner register reg_dewarp_lut_coefficient0_info_160 */,
	7044 /* offset to inner register reg_dewarp_lut_coefficient0_info_161 */,
	7048 /* offset to inner register reg_dewarp_lut_coefficient0_info_162 */,
	7052 /* offset to inner register reg_dewarp_lut_coefficient0_info_163 */,
	7056 /* offset to inner register reg_dewarp_lut_coefficient0_info_164 */,
	7060 /* offset to inner register reg_dewarp_lut_coefficient0_info_165 */,
	7064 /* offset to inner register reg_dewarp_lut_coefficient0_info_166 */,
	7068 /* offset to inner register reg_dewarp_lut_coefficient0_info_167 */,
	7072 /* offset to inner register reg_dewarp_lut_coefficient0_info_168 */,
	7076 /* offset to inner register reg_dewarp_lut_coefficient0_info_169 */,
	7080 /* offset to inner register reg_dewarp_lut_coefficient0_info_170 */,
	7084 /* offset to inner register reg_dewarp_lut_coefficient0_info_171 */,
	7088 /* offset to inner register reg_dewarp_lut_coefficient0_info_172 */,
	7092 /* offset to inner register reg_dewarp_lut_coefficient0_info_173 */,
	7096 /* offset to inner register reg_dewarp_lut_coefficient0_info_174 */,
	7100 /* offset to inner register reg_dewarp_lut_coefficient0_info_175 */,
	7104 /* offset to inner register reg_dewarp_lut_coefficient0_info_176 */,
	7108 /* offset to inner register reg_dewarp_lut_coefficient0_info_177 */,
	7112 /* offset to inner register reg_dewarp_lut_coefficient0_info_178 */,
	7116 /* offset to inner register reg_dewarp_lut_coefficient0_info_179 */,
	7120 /* offset to inner register reg_dewarp_lut_coefficient0_info_180 */,
	7124 /* offset to inner register reg_dewarp_lut_coefficient0_info_181 */,
	7128 /* offset to inner register reg_dewarp_lut_coefficient0_info_182 */,
	7132 /* offset to inner register reg_dewarp_lut_coefficient0_info_183 */,
	7136 /* offset to inner register reg_dewarp_lut_coefficient0_info_184 */,
	7140 /* offset to inner register reg_dewarp_lut_coefficient0_info_185 */,
	7144 /* offset to inner register reg_dewarp_lut_coefficient0_info_186 */,
	7148 /* offset to inner register reg_dewarp_lut_coefficient0_info_187 */,
	7152 /* offset to inner register reg_dewarp_lut_coefficient0_info_188 */,
	7156 /* offset to inner register reg_dewarp_lut_coefficient0_info_189 */,
	7160 /* offset to inner register reg_dewarp_lut_coefficient0_info_190 */,
	7164 /* offset to inner register reg_dewarp_lut_coefficient0_info_191 */,
	7168 /* offset to inner register reg_dewarp_lut_coefficient0_info_192 */,
	7172 /* offset to inner register reg_dewarp_lut_coefficient0_info_193 */,
	7176 /* offset to inner register reg_dewarp_lut_coefficient0_info_194 */,
	7180 /* offset to inner register reg_dewarp_lut_coefficient0_info_195 */,
	7184 /* offset to inner register reg_dewarp_lut_coefficient0_info_196 */,
	7188 /* offset to inner register reg_dewarp_lut_coefficient0_info_197 */,
	7192 /* offset to inner register reg_dewarp_lut_coefficient0_info_198 */,
	7196 /* offset to inner register reg_dewarp_lut_coefficient0_info_199 */,
	7200 /* offset to inner register reg_dewarp_lut_coefficient0_info_200 */,
	7204 /* offset to inner register reg_dewarp_lut_coefficient0_info_201 */,
	7208 /* offset to inner register reg_dewarp_lut_coefficient0_info_202 */,
	7212 /* offset to inner register reg_dewarp_lut_coefficient0_info_203 */,
	7216 /* offset to inner register reg_dewarp_lut_coefficient0_info_204 */,
	7220 /* offset to inner register reg_dewarp_lut_coefficient0_info_205 */,
	7224 /* offset to inner register reg_dewarp_lut_coefficient0_info_206 */,
	7228 /* offset to inner register reg_dewarp_lut_coefficient0_info_207 */,
	7232 /* offset to inner register reg_dewarp_lut_coefficient0_info_208 */,
	7236 /* offset to inner register reg_dewarp_lut_coefficient0_info_209 */,
	7240 /* offset to inner register reg_dewarp_lut_coefficient0_info_210 */,
	7244 /* offset to inner register reg_dewarp_lut_coefficient0_info_211 */,
	7248 /* offset to inner register reg_dewarp_lut_coefficient0_info_212 */,
	7252 /* offset to inner register reg_dewarp_lut_coefficient0_info_213 */,
	7256 /* offset to inner register reg_dewarp_lut_coefficient0_info_214 */,
	7260 /* offset to inner register reg_dewarp_lut_coefficient0_info_215 */,
	7264 /* offset to inner register reg_dewarp_lut_coefficient0_info_216 */,
	7268 /* offset to inner register reg_dewarp_lut_coefficient0_info_217 */,
	7272 /* offset to inner register reg_dewarp_lut_coefficient0_info_218 */,
	7276 /* offset to inner register reg_dewarp_lut_coefficient0_info_219 */,
	7280 /* offset to inner register reg_dewarp_lut_coefficient0_info_220 */,
	7284 /* offset to inner register reg_dewarp_lut_coefficient0_info_221 */,
	7288 /* offset to inner register reg_dewarp_lut_coefficient0_info_222 */,
	7292 /* offset to inner register reg_dewarp_lut_coefficient0_info_223 */,
	7296 /* offset to inner register reg_dewarp_lut_coefficient0_info_224 */,
	7300 /* offset to inner register reg_dewarp_lut_coefficient0_info_225 */,
	7304 /* offset to inner register reg_dewarp_lut_coefficient0_info_226 */,
	7308 /* offset to inner register reg_dewarp_lut_coefficient0_info_227 */,
	7312 /* offset to inner register reg_dewarp_lut_coefficient0_info_228 */,
	7316 /* offset to inner register reg_dewarp_lut_coefficient0_info_229 */,
	7320 /* offset to inner register reg_dewarp_lut_coefficient0_info_230 */,
	7324 /* offset to inner register reg_dewarp_lut_coefficient0_info_231 */,
	7328 /* offset to inner register reg_dewarp_lut_coefficient0_info_232 */,
	7332 /* offset to inner register reg_dewarp_lut_coefficient0_info_233 */,
	7336 /* offset to inner register reg_dewarp_lut_coefficient0_info_234 */,
	7340 /* offset to inner register reg_dewarp_lut_coefficient0_info_235 */,
	7344 /* offset to inner register reg_dewarp_lut_coefficient0_info_236 */,
	7348 /* offset to inner register reg_dewarp_lut_coefficient0_info_237 */,
	7352 /* offset to inner register reg_dewarp_lut_coefficient0_info_238 */,
	7356 /* offset to inner register reg_dewarp_lut_coefficient0_info_239 */,
	7360 /* offset to inner register reg_dewarp_lut_coefficient0_info_240 */,
	7364 /* offset to inner register reg_dewarp_lut_coefficient0_info_241 */,
	7368 /* offset to inner register reg_dewarp_lut_coefficient0_info_242 */,
	7372 /* offset to inner register reg_dewarp_lut_coefficient0_info_243 */,
	7376 /* offset to inner register reg_dewarp_lut_coefficient0_info_244 */,
	7380 /* offset to inner register reg_dewarp_lut_coefficient0_info_245 */,
	7384 /* offset to inner register reg_dewarp_lut_coefficient0_info_246 */,
	7388 /* offset to inner register reg_dewarp_lut_coefficient0_info_247 */,
	7392 /* offset to inner register reg_dewarp_lut_coefficient0_info_248 */,
	7396 /* offset to inner register reg_dewarp_lut_coefficient0_info_249 */,
	7400 /* offset to inner register reg_dewarp_lut_coefficient0_info_250 */,
	7404 /* offset to inner register reg_dewarp_lut_coefficient0_info_251 */,
	7408 /* offset to inner register reg_dewarp_lut_coefficient0_info_252 */,
	7412 /* offset to inner register reg_dewarp_lut_coefficient0_info_253 */,
	7416 /* offset to inner register reg_dewarp_lut_coefficient0_info_254 */,
	7420 /* offset to inner register reg_dewarp_lut_coefficient0_info_255 */,
	7424 /* offset to inner register reg_gdc_modep_info */,
	7428 /* offset to inner register reg_rotation_matrix_const0_info */,
	7432 /* offset to inner register reg_rotation_matrix_const1_info */,
	7436 /* offset to inner register reg_rotation_matrix_const2_info */,
	7440 /* offset to inner register reg_rotation_matrix_const3_info */,
	7444 /* offset to inner register reg_rotation_matrix_const4_info */,
	7448 /* offset to inner register reg_rotation_matrix_const5_info */,
	7452 /* offset to inner register reg_rotation_matrix_const6_info */,
	7456 /* offset to inner register reg_rotation_matrix_const7_info */,
	7460 /* offset to inner register reg_rotation_matrix_const8_info */,
	7464 /* offset to inner register reg_projection_sf0_info */,
	7468 /* offset to inner register reg_projection_sf1_info */,
	7472 /* offset to inner register reg_projection_sf2_info */,
	7476 /* offset to inner register reg_projection_sf3_info */,
	7480 /* offset to inner register reg_projection_type_info */,
	7484 /* offset to inner register reg_projection_inv_f_pi_info */,
	7488 /* offset to inner register reg_ldc_mode_info */,
	7492 /* offset to inner register reg_ldc_normalization_sf_info */,
	7496 /* offset to inner register reg_ldc_max_a_info */,
	7500 /* offset to inner register reg_ldc_inv_max_a_info */,
	7504 /* offset to inner register reg_ldc_lut_shift_bits_info */,
	7508 /* offset to inner register reg_preaffine_matrix_scale_const0_info */,
	7512 /* offset to inner register reg_preaffine_matrix_scale_const1_info */,
	7516 /* offset to inner register reg_preaffine_matrix_scale_const2_info */,
	7520 /* offset to inner register reg_preaffine_matrix_scale_const3_info */,
	7524 /* offset to inner register reg_preaffine_matrix_translate_const0_info */,
	7528 /* offset to inner register reg_preaffine_matrix_translate_const1_info */,
	7532 /* offset to inner register reg_postaffine_matrix_scale_const0_info */,
	7536 /* offset to inner register reg_postaffine_matrix_scale_const1_info */,
	7540 /* offset to inner register reg_postaffine_matrix_scale_const2_info */,
	7544 /* offset to inner register reg_postaffine_matrix_scale_const3_info */,
	7548 /* offset to inner register reg_postaffine_matrix_translate_const0_info */,
	7552 /* offset to inner register reg_postaffine_matrix_translate_const1_info */,
	7556 /* offset to inner register reg_invalid_coord_mask_ch0_info */,
	7560 /* offset to inner register reg_invalid_coord_mask_ch1_info */,
	7564 /* offset to inner register reg_invalid_coord_mask_ch2_info */,
	7568 /* offset to inner register reg_invalid_coord_mask_ch3_info */
};

/* inner memory addresses for slave port in_data of device gdc0 */
static const int dai_ipu_top_gdc_top_gdc0_in_data_regmem_addresses[] = {
	0x0
};

/* inner memory addresses for slave port sl_in of device scaler */
static const int dai_ipu_top_ofs_top_scaler0_scaler_sl_in_regmem_addresses[] = {
	0 /* offset to inner register cmd */,
	4 /* offset to inner register irq */,
	8 /* offset to inner register cmd_status */,
	12 /* offset to inner register input_block_coord */,
	16 /* offset to inner register input_vector_coord */,
	20 /* offset to inner register output_vector_coord */,
	24 /* offset to inner register ctrl_fsms_status */,
	28 /* offset to inner register woi_status */,
	32 /* offset to inner register out_buf_status */,
	36 /* offset to inner register fsm_in_status */,
	40 /* offset to inner register fsm_out_status */,
	64 /* offset to inner register output0_inp_buf_y_st_addr */,
	68 /* offset to inner register output0_inp_buf_y_line_stride */,
	72 /* offset to inner register output0_inp_buf_y_buffer_stride */,
	76 /* offset to inner register output0_inp_buf_u_st_addr */,
	80 /* offset to inner register output0_inp_buf_v_st_addr */,
	84 /* offset to inner register output0_inp_buf_uv_line_stride */,
	88 /* offset to inner register output0_inp_buf_uv_buffer_stride */,
	92 /* offset to inner register output0_inp_buf_chunk_width */,
	96 /* offset to inner register output0_inp_buf_nr_buffers */,
	100 /* offset to inner register output0_out_buf_y_st_addr */,
	104 /* offset to inner register output0_out_buf_y_line_stride */,
	108 /* offset to inner register output0_out_buf_y_buffer_stride */,
	112 /* offset to inner register output0_out_buf_u_st_addr */,
	116 /* offset to inner register output0_out_buf_v_st_addr */,
	120 /* offset to inner register output0_out_buf_uv_line_stride */,
	124 /* offset to inner register output0_out_buf_uv_buffer_stride */,
	128 /* offset to inner register output0_out_buf_nr_buffers */,
	132 /* offset to inner register output0_int_buf_y_st_addr */,
	136 /* offset to inner register output0_int_buf_y_line_stride */,
	140 /* offset to inner register output0_int_buf_u_st_addr */,
	144 /* offset to inner register output0_int_buf_v_st_addr */,
	148 /* offset to inner register output0_int_buf_uv_line_stride */,
	152 /* offset to inner register output0_int_buf_height */,
	156 /* offset to inner register output0_int_buf_chunk_width */,
	160 /* offset to inner register output0_int_buf_chunk_height */,
	164 /* offset to inner register output0_ctx_buf_hor_y_st_addr */,
	168 /* offset to inner register output0_ctx_buf_hor_u_st_addr */,
	172 /* offset to inner register output0_ctx_buf_hor_v_st_addr */,
	176 /* offset to inner register output0_ctx_buf_ver_y_st_addr */,
	180 /* offset to inner register output0_ctx_buf_ver_u_st_addr */,
	184 /* offset to inner register output0_ctx_buf_ver_v_st_addr */,
	188 /* offset to inner register output0_release_inp_buf_addr */,
	192 /* offset to inner register output0_release_inp_buf_en */,
	196 /* offset to inner register output0_release_out_buf_en */,
	200 /* offset to inner register output0_process_out_buf_addr */,
	204 /* offset to inner register output0_input_image_y_width */,
	208 /* offset to inner register output0_input_image_y_height */,
	212 /* offset to inner register output0_input_image_y_start_column */,
	216 /* offset to inner register output0_input_image_uv_start_column */,
	220 /* offset to inner register output0_image_y_left_pad */,
	224 /* offset to inner register output0_image_uv_left_pad */,
	228 /* offset to inner register output0_image_y_right_pad */,
	232 /* offset to inner register output0_image_uv_right_pad */,
	236 /* offset to inner register output0_image_y_top_pad */,
	240 /* offset to inner register output0_image_uv_top_pad */,
	244 /* offset to inner register output0_image_y_bottom_pad */,
	248 /* offset to inner register output0_image_uv_bottom_pad */,
	252 /* offset to inner register output0_processing_mode */,
	256 /* offset to inner register output0_scaling_ratio */,
	260 /* offset to inner register output0_y_left_phase_init */,
	264 /* offset to inner register output0_uv_left_phase_init */,
	268 /* offset to inner register output0_y_top_phase_init */,
	272 /* offset to inner register output0_uv_top_phase_init */,
	276 /* offset to inner register output0_coeffs_exp_shift */,
	280 /* offset to inner register output0_out_y_left_crop */,
	284 /* offset to inner register output0_out_uv_left_crop */,
	288 /* offset to inner register output0_out_y_top_crop */,
	292 /* offset to inner register output0_out_uv_top_crop */,
	296 /* offset to inner register output0_command_sid */,
	300 /* offset to inner register output0_command_pid */,
	512 /* offset to inner register output0_lut_uv_entry0 */,
	516 /* offset to inner register output0_lut_uv_entry1 */,
	520 /* offset to inner register output0_lut_uv_entry2 */,
	524 /* offset to inner register output0_lut_uv_entry3 */,
	528 /* offset to inner register output0_lut_uv_entry4 */,
	532 /* offset to inner register output0_lut_uv_entry5 */,
	536 /* offset to inner register output0_lut_uv_entry6 */,
	540 /* offset to inner register output0_lut_uv_entry7 */,
	544 /* offset to inner register output0_lut_uv_entry8 */,
	548 /* offset to inner register output0_lut_uv_entry9 */,
	552 /* offset to inner register output0_lut_uv_entry10 */,
	556 /* offset to inner register output0_lut_uv_entry11 */,
	560 /* offset to inner register output0_lut_uv_entry12 */,
	564 /* offset to inner register output0_lut_uv_entry13 */,
	568 /* offset to inner register output0_lut_uv_entry14 */,
	572 /* offset to inner register output0_lut_uv_entry15 */,
	576 /* offset to inner register output0_lut_uv_entry16 */,
	580 /* offset to inner register output0_lut_uv_entry17 */,
	584 /* offset to inner register output0_lut_uv_entry18 */,
	588 /* offset to inner register output0_lut_uv_entry19 */,
	592 /* offset to inner register output0_lut_uv_entry20 */,
	596 /* offset to inner register output0_lut_uv_entry21 */,
	600 /* offset to inner register output0_lut_uv_entry22 */,
	604 /* offset to inner register output0_lut_uv_entry23 */,
	608 /* offset to inner register output0_lut_uv_entry24 */,
	612 /* offset to inner register output0_lut_uv_entry25 */,
	616 /* offset to inner register output0_lut_uv_entry26 */,
	620 /* offset to inner register output0_lut_uv_entry27 */,
	624 /* offset to inner register output0_lut_uv_entry28 */,
	628 /* offset to inner register output0_lut_uv_entry29 */,
	632 /* offset to inner register output0_lut_uv_entry30 */,
	636 /* offset to inner register output0_lut_uv_entry31 */,
	640 /* offset to inner register output0_lut_y_entry0 */,
	644 /* offset to inner register output0_lut_y_entry1 */,
	648 /* offset to inner register output0_lut_y_entry2 */,
	652 /* offset to inner register output0_lut_y_entry3 */,
	656 /* offset to inner register output0_lut_y_entry4 */,
	660 /* offset to inner register output0_lut_y_entry5 */,
	664 /* offset to inner register output0_lut_y_entry6 */,
	668 /* offset to inner register output0_lut_y_entry7 */,
	672 /* offset to inner register output0_lut_y_entry8 */,
	676 /* offset to inner register output0_lut_y_entry9 */,
	680 /* offset to inner register output0_lut_y_entry10 */,
	684 /* offset to inner register output0_lut_y_entry11 */,
	688 /* offset to inner register output0_lut_y_entry12 */,
	692 /* offset to inner register output0_lut_y_entry13 */,
	696 /* offset to inner register output0_lut_y_entry14 */,
	700 /* offset to inner register output0_lut_y_entry15 */,
	704 /* offset to inner register output0_lut_y_entry16 */,
	708 /* offset to inner register output0_lut_y_entry17 */,
	712 /* offset to inner register output0_lut_y_entry18 */,
	716 /* offset to inner register output0_lut_y_entry19 */,
	720 /* offset to inner register output0_lut_y_entry20 */,
	724 /* offset to inner register output0_lut_y_entry21 */,
	728 /* offset to inner register output0_lut_y_entry22 */,
	732 /* offset to inner register output0_lut_y_entry23 */,
	736 /* offset to inner register output0_lut_y_entry24 */,
	740 /* offset to inner register output0_lut_y_entry25 */,
	744 /* offset to inner register output0_lut_y_entry26 */,
	748 /* offset to inner register output0_lut_y_entry27 */,
	752 /* offset to inner register output0_lut_y_entry28 */,
	756 /* offset to inner register output0_lut_y_entry29 */,
	760 /* offset to inner register output0_lut_y_entry30 */,
	764 /* offset to inner register output0_lut_y_entry31 */
};

/* inner memory addresses for slave port sl_in of device scaler */
static const int dai_ipu_top_ofs_top_scaler1_scaler_sl_in_regmem_addresses[] = {
	0 /* offset to inner register cmd */,
	4 /* offset to inner register irq */,
	8 /* offset to inner register cmd_status */,
	12 /* offset to inner register input_block_coord */,
	16 /* offset to inner register input_vector_coord */,
	20 /* offset to inner register output_vector_coord */,
	24 /* offset to inner register ctrl_fsms_status */,
	28 /* offset to inner register woi_status */,
	32 /* offset to inner register out_buf_status */,
	36 /* offset to inner register fsm_in_status */,
	40 /* offset to inner register fsm_out_status */,
	64 /* offset to inner register output0_inp_buf_y_st_addr */,
	68 /* offset to inner register output0_inp_buf_y_line_stride */,
	72 /* offset to inner register output0_inp_buf_y_buffer_stride */,
	76 /* offset to inner register output0_inp_buf_u_st_addr */,
	80 /* offset to inner register output0_inp_buf_v_st_addr */,
	84 /* offset to inner register output0_inp_buf_uv_line_stride */,
	88 /* offset to inner register output0_inp_buf_uv_buffer_stride */,
	92 /* offset to inner register output0_inp_buf_chunk_width */,
	96 /* offset to inner register output0_inp_buf_nr_buffers */,
	100 /* offset to inner register output0_out_buf_y_st_addr */,
	104 /* offset to inner register output0_out_buf_y_line_stride */,
	108 /* offset to inner register output0_out_buf_y_buffer_stride */,
	112 /* offset to inner register output0_out_buf_u_st_addr */,
	116 /* offset to inner register output0_out_buf_v_st_addr */,
	120 /* offset to inner register output0_out_buf_uv_line_stride */,
	124 /* offset to inner register output0_out_buf_uv_buffer_stride */,
	128 /* offset to inner register output0_out_buf_nr_buffers */,
	132 /* offset to inner register output0_int_buf_y_st_addr */,
	136 /* offset to inner register output0_int_buf_y_line_stride */,
	140 /* offset to inner register output0_int_buf_u_st_addr */,
	144 /* offset to inner register output0_int_buf_v_st_addr */,
	148 /* offset to inner register output0_int_buf_uv_line_stride */,
	152 /* offset to inner register output0_int_buf_height */,
	156 /* offset to inner register output0_int_buf_chunk_width */,
	160 /* offset to inner register output0_int_buf_chunk_height */,
	164 /* offset to inner register output0_ctx_buf_hor_y_st_addr */,
	168 /* offset to inner register output0_ctx_buf_hor_u_st_addr */,
	172 /* offset to inner register output0_ctx_buf_hor_v_st_addr */,
	176 /* offset to inner register output0_ctx_buf_ver_y_st_addr */,
	180 /* offset to inner register output0_ctx_buf_ver_u_st_addr */,
	184 /* offset to inner register output0_ctx_buf_ver_v_st_addr */,
	188 /* offset to inner register output0_release_inp_buf_addr */,
	192 /* offset to inner register output0_release_inp_buf_en */,
	196 /* offset to inner register output0_release_out_buf_en */,
	200 /* offset to inner register output0_process_out_buf_addr */,
	204 /* offset to inner register output0_input_image_y_width */,
	208 /* offset to inner register output0_input_image_y_height */,
	212 /* offset to inner register output0_input_image_y_start_column */,
	216 /* offset to inner register output0_input_image_uv_start_column */,
	220 /* offset to inner register output0_image_y_left_pad */,
	224 /* offset to inner register output0_image_uv_left_pad */,
	228 /* offset to inner register output0_image_y_right_pad */,
	232 /* offset to inner register output0_image_uv_right_pad */,
	236 /* offset to inner register output0_image_y_top_pad */,
	240 /* offset to inner register output0_image_uv_top_pad */,
	244 /* offset to inner register output0_image_y_bottom_pad */,
	248 /* offset to inner register output0_image_uv_bottom_pad */,
	252 /* offset to inner register output0_processing_mode */,
	256 /* offset to inner register output0_scaling_ratio */,
	260 /* offset to inner register output0_y_left_phase_init */,
	264 /* offset to inner register output0_uv_left_phase_init */,
	268 /* offset to inner register output0_y_top_phase_init */,
	272 /* offset to inner register output0_uv_top_phase_init */,
	276 /* offset to inner register output0_coeffs_exp_shift */,
	280 /* offset to inner register output0_out_y_left_crop */,
	284 /* offset to inner register output0_out_uv_left_crop */,
	288 /* offset to inner register output0_out_y_top_crop */,
	292 /* offset to inner register output0_out_uv_top_crop */,
	296 /* offset to inner register output0_command_sid */,
	300 /* offset to inner register output0_command_pid */,
	512 /* offset to inner register output0_lut_uv_entry0 */,
	516 /* offset to inner register output0_lut_uv_entry1 */,
	520 /* offset to inner register output0_lut_uv_entry2 */,
	524 /* offset to inner register output0_lut_uv_entry3 */,
	528 /* offset to inner register output0_lut_uv_entry4 */,
	532 /* offset to inner register output0_lut_uv_entry5 */,
	536 /* offset to inner register output0_lut_uv_entry6 */,
	540 /* offset to inner register output0_lut_uv_entry7 */,
	544 /* offset to inner register output0_lut_uv_entry8 */,
	548 /* offset to inner register output0_lut_uv_entry9 */,
	552 /* offset to inner register output0_lut_uv_entry10 */,
	556 /* offset to inner register output0_lut_uv_entry11 */,
	560 /* offset to inner register output0_lut_uv_entry12 */,
	564 /* offset to inner register output0_lut_uv_entry13 */,
	568 /* offset to inner register output0_lut_uv_entry14 */,
	572 /* offset to inner register output0_lut_uv_entry15 */,
	576 /* offset to inner register output0_lut_uv_entry16 */,
	580 /* offset to inner register output0_lut_uv_entry17 */,
	584 /* offset to inner register output0_lut_uv_entry18 */,
	588 /* offset to inner register output0_lut_uv_entry19 */,
	592 /* offset to inner register output0_lut_uv_entry20 */,
	596 /* offset to inner register output0_lut_uv_entry21 */,
	600 /* offset to inner register output0_lut_uv_entry22 */,
	604 /* offset to inner register output0_lut_uv_entry23 */,
	608 /* offset to inner register output0_lut_uv_entry24 */,
	612 /* offset to inner register output0_lut_uv_entry25 */,
	616 /* offset to inner register output0_lut_uv_entry26 */,
	620 /* offset to inner register output0_lut_uv_entry27 */,
	624 /* offset to inner register output0_lut_uv_entry28 */,
	628 /* offset to inner register output0_lut_uv_entry29 */,
	632 /* offset to inner register output0_lut_uv_entry30 */,
	636 /* offset to inner register output0_lut_uv_entry31 */,
	640 /* offset to inner register output0_lut_y_entry0 */,
	644 /* offset to inner register output0_lut_y_entry1 */,
	648 /* offset to inner register output0_lut_y_entry2 */,
	652 /* offset to inner register output0_lut_y_entry3 */,
	656 /* offset to inner register output0_lut_y_entry4 */,
	660 /* offset to inner register output0_lut_y_entry5 */,
	664 /* offset to inner register output0_lut_y_entry6 */,
	668 /* offset to inner register output0_lut_y_entry7 */,
	672 /* offset to inner register output0_lut_y_entry8 */,
	676 /* offset to inner register output0_lut_y_entry9 */,
	680 /* offset to inner register output0_lut_y_entry10 */,
	684 /* offset to inner register output0_lut_y_entry11 */,
	688 /* offset to inner register output0_lut_y_entry12 */,
	692 /* offset to inner register output0_lut_y_entry13 */,
	696 /* offset to inner register output0_lut_y_entry14 */,
	700 /* offset to inner register output0_lut_y_entry15 */,
	704 /* offset to inner register output0_lut_y_entry16 */,
	708 /* offset to inner register output0_lut_y_entry17 */,
	712 /* offset to inner register output0_lut_y_entry18 */,
	716 /* offset to inner register output0_lut_y_entry19 */,
	720 /* offset to inner register output0_lut_y_entry20 */,
	724 /* offset to inner register output0_lut_y_entry21 */,
	728 /* offset to inner register output0_lut_y_entry22 */,
	732 /* offset to inner register output0_lut_y_entry23 */,
	736 /* offset to inner register output0_lut_y_entry24 */,
	740 /* offset to inner register output0_lut_y_entry25 */,
	744 /* offset to inner register output0_lut_y_entry26 */,
	748 /* offset to inner register output0_lut_y_entry27 */,
	752 /* offset to inner register output0_lut_y_entry28 */,
	756 /* offset to inner register output0_lut_y_entry29 */,
	760 /* offset to inner register output0_lut_y_entry30 */,
	764 /* offset to inner register output0_lut_y_entry31 */
};

/* inner memory addresses for slave port c_sl of device i_tnr6 */
static const int dai_ipu_top_tnr_top_i_tnr6_c_sl_regmem_addresses[] = {
	0 /* offset to inner register reg_init_command_info */,
	4 /* offset to inner register reg_ip_buff_enq_cmd_info */,
	8 /* offset to inner register reg_op_buff_rel_cmd_info */,
	12 /* offset to inner register reg_ip_ref_buff_enq_cmd_info */,
	16 /* offset to inner register reg_op_ref_buff_rel_cmd_info */,
	20 /* offset to inner register reg_op_ref_dma_de_queue_ack_info */,
	36 /* offset to inner register reg_clock_gating_control_info */,
	40 /* offset to inner register reg_ip_buff_ratio_convertor_info */,
	44 /* offset to inner register reg_ip_buff_rel_cmd_addr_info */,
	48 /* offset to inner register reg_ip_buff_rel_cmd_token_info */,
	52 /* offset to inner register reg_ip_buff_num_info */,
	56 /* offset to inner register reg_ip_buff_y_addr_info */,
	60 /* offset to inner register reg_ip_buff_y_stride_info */,
	64 /* offset to inner register reg_ip_buff_y_line_stride_info */,
	68 /* offset to inner register reg_ip_buff_u_addr_info */,
	72 /* offset to inner register reg_ip_buff_u_stride_info */,
	76 /* offset to inner register reg_ip_buff_u_line_stride_info */,
	80 /* offset to inner register reg_ip_buff_v_addr_info */,
	92 /* offset to inner register reg_op_buff_enq_cmd_addr_info */,
	96 /* offset to inner register reg_op_buff_enq_cmd_token_info */,
	100 /* offset to inner register reg_op_buff_num_info */,
	104 /* offset to inner register reg_op_buff_y_addr_info */,
	108 /* offset to inner register reg_op_buff_y_stride_info */,
	112 /* offset to inner register reg_op_buff_y_line_stride_info */,
	116 /* offset to inner register reg_op_buff_u_addr_info */,
	120 /* offset to inner register reg_op_buff_u_stride_info */,
	124 /* offset to inner register reg_op_buff_u_line_stride_info */,
	128 /* offset to inner register reg_op_buff_v_addr_info */,
	140 /* offset to inner register reg_ip_ref_mbr_tl_grid_start_address_info */,
	144 /* offset to inner register reg_ip_ref_mbr_bl_grid_start_address_info */,
	164 /* offset to inner register reg_ip_ref_mbr_cmd_address_info */,
	168 /* offset to inner register reg_ip_ref_buff_num_info */,
	172 /* offset to inner register reg_ip_ref_buff_y_addr_info */,
	176 /* offset to inner register reg_ip_ref_buff_y_stride_info */,
	180 /* offset to inner register reg_ip_ref_buff_y_line_stride_info */,
	184 /* offset to inner register reg_ip_ref_buff_uv_addr_info */,
	188 /* offset to inner register reg_ip_ref_buff_uv_stride_info */,
	192 /* offset to inner register reg_ip_ref_buff_uv_line_stride_info */,
	196 /* offset to inner register reg_ip_ref_buff_recsim_addr_info */,
	200 /* offset to inner register reg_ip_ref_buff_recsim_stride_info */,
	204 /* offset to inner register reg_ip_ref_buff_recsim_line_stride_info */,
	208 /* offset to inner register reg_op_ref_buff_dma_channel_descr_id_info */,
	212 /* offset to inner register reg_op_ref_buff_dma_req_queue_size_info */,
	216 /* offset to inner register reg_op_ref_buff_enq_cmd_addr_info */,
	220 /* offset to inner register reg_op_ref_buff_enq_cmd_slim_next_info */,
	224 /* offset to inner register reg_op_ref_buff_num_info */,
	228 /* offset to inner register reg_op_ref_buff_y_addr_info */,
	232 /* offset to inner register reg_op_ref_buff_y_stride_info */,
	236 /* offset to inner register reg_op_ref_buff_y_line_stride_info */,
	240 /* offset to inner register reg_op_ref_buff_uv_addr_info */,
	244 /* offset to inner register reg_op_ref_buff_uv_stride_info */,
	248 /* offset to inner register reg_op_ref_buff_uv_line_stride_info */,
	252 /* offset to inner register reg_op_ref_buff_recsim_addr_info */,
	256 /* offset to inner register reg_op_ref_buff_recsim_stride_info */,
	260 /* offset to inner register reg_op_ref_buff_recsim_line_stride_info */,
	344 /* offset to inner register reg_read_post_write_check_info */,
	348 /* offset to inner register reg_fragment_ack_addr_info */,
	352 /* offset to inner register reg_fragment_ack_data_info */,
	356 /* offset to inner register reg_op_fragment_width_info */,
	360 /* offset to inner register reg_op_fragment_height_info */,
	364 /* offset to inner register reg_start_block_id_x_info */,
	368 /* offset to inner register reg_start_block_id_y_info */,
	372 /* offset to inner register reg_frame_width_info */,
	376 /* offset to inner register reg_frame_height_info */,
	512 /* offset to inner register reg_rx_initial_info */,
	516 /* offset to inner register reg_ry_initial_info */,
	520 /* offset to inner register reg_rad_sqr_prec_reduction_info */,
	524 /* offset to inner register reg_bpp_control_info */,
	528 /* offset to inner register reg_low_res_search_range_y_info */,
	532 /* offset to inner register reg_low_res_search_range_x_info */,
	536 /* offset to inner register reg_invalid_search_edge_y_info */,
	540 /* offset to inner register reg_invalid_search_edge_x_info */,
	544 /* offset to inner register reg_sad_chroma_weight_info */,
	548 /* offset to inner register reg_std_thr_flat_info */,
	552 /* offset to inner register reg_std_thr_info_info */,
	556 /* offset to inner register reg_alpha_confidence_info */,
	580 /* offset to inner register reg_center_motion_bias_baseline_lut0_info */,
	584 /* offset to inner register reg_center_motion_bias_baseline_lut1_info */,
	588 /* offset to inner register reg_center_motion_bias_baseline_lut2_info */,
	592 /* offset to inner register reg_center_motion_bias_baseline_lut3_info */,
	596 /* offset to inner register reg_center_motion_bias_baseline_lut4_info */,
	600 /* offset to inner register reg_neighbor_motion_bias_baseline_lut0_info */,
	604 /* offset to inner register reg_neighbor_motion_bias_baseline_lut1_info */,
	608 /* offset to inner register reg_neighbor_motion_bias_baseline_lut2_info */,
	612 /* offset to inner register reg_neighbor_motion_bias_baseline_lut3_info */,
	616 /* offset to inner register reg_neighbor_motion_bias_baseline_lut4_info */,
	620 /* offset to inner register reg_full_res_center_motion_bias_baseline_lut0_info */,
	624 /* offset to inner register reg_full_res_center_motion_bias_baseline_lut1_info */,
	628 /* offset to inner register reg_full_res_center_motion_bias_baseline_lut2_info */,
	632 /* offset to inner register reg_full_res_center_motion_bias_baseline_lut3_info */,
	636 /* offset to inner register reg_full_res_center_motion_bias_baseline_lut4_info */,
	640 /* offset to inner register reg_full_res_neighbor_motion_bias_baseline_lut0_info */,
	644 /* offset to inner register reg_full_res_neighbor_motion_bias_baseline_lut1_info */,
	648 /* offset to inner register reg_full_res_neighbor_motion_bias_baseline_lut2_info */,
	652 /* offset to inner register reg_full_res_neighbor_motion_bias_baseline_lut3_info */,
	656 /* offset to inner register reg_full_res_neighbor_motion_bias_baseline_lut4_info */,
	660 /* offset to inner register reg_motion_magnitude_low_info */,
	664 /* offset to inner register reg_motion_magnitude_coeff_info */,
	668 /* offset to inner register reg_motion_magnitude_platau_info */,
	672 /* offset to inner register reg_nm_y_log_est_min_info */,
	676 /* offset to inner register reg_nm_y_log_est_max_info */,
	680 /* offset to inner register reg_nm_c_log_est_min_info */,
	684 /* offset to inner register reg_nm_c_log_est_max_info */,
	688 /* offset to inner register reg_nm_lut_frac_info */,
	692 /* offset to inner register reg_nm_idx_frac_info */,
	696 /* offset to inner register reg_nm_pow_frac_info */,
	700 /* offset to inner register reg_nm_shift_num_info */,
	704 /* offset to inner register reg_nm_y_alpha_info */,
	708 /* offset to inner register reg_nm_c_alpha_info */,
	712 /* offset to inner register reg_co_var_thres_info */,
	716 /* offset to inner register reg_co_var_gain_info */,
	720 /* offset to inner register reg_alignment_control_info */,
	724 /* offset to inner register reg_alignment_confidence_control_info */,
	728 /* offset to inner register reg_min_normed_sad_info */,
	732 /* offset to inner register reg_max_normed_sad_info */,
	736 /* offset to inner register reg_min_normed_sad_c_info */,
	740 /* offset to inner register reg_max_normed_sad_c_info */,
	744 /* offset to inner register reg_nm_r_xcu_0_info */,
	748 /* offset to inner register reg_nm_r_xcu_1_info */,
	752 /* offset to inner register reg_nm_r_xcu_2_info */,
	756 /* offset to inner register reg_nm_r_xcu_3_info */,
	760 /* offset to inner register reg_nm_r_xcu_4_info */,
	764 /* offset to inner register reg_nm_r_xcu_5_info */,
	768 /* offset to inner register reg_nm_r_xcu_6_info */,
	772 /* offset to inner register reg_nm_r_xcu_7_info */,
	776 /* offset to inner register reg_nm_r_xcu_8_info */,
	780 /* offset to inner register reg_nm_r_xcu_9_info */,
	784 /* offset to inner register reg_nm_r_xcu_10_info */,
	788 /* offset to inner register reg_nm_r_xcu_11_info */,
	792 /* offset to inner register reg_nm_r_xcu_12_info */,
	796 /* offset to inner register reg_nm_r_xcu_13_info */,
	800 /* offset to inner register reg_nm_r_xcu_14_info */,
	804 /* offset to inner register reg_nm_r_xcu_15_info */,
	808 /* offset to inner register reg_nm_r_xcu_16_info */,
	812 /* offset to inner register reg_nm_r_xcu_17_info */,
	816 /* offset to inner register reg_nm_r_xcu_18_info */,
	820 /* offset to inner register reg_nm_r_xcu_19_info */,
	824 /* offset to inner register reg_nm_r_xcu_20_info */,
	828 /* offset to inner register reg_nm_r_xcu_21_info */,
	832 /* offset to inner register reg_nm_r_xcu_22_info */,
	836 /* offset to inner register reg_nm_r_xcu_23_info */,
	840 /* offset to inner register reg_nm_r_xcu_24_info */,
	844 /* offset to inner register reg_nm_r_xcu_25_info */,
	848 /* offset to inner register reg_nm_r_xcu_26_info */,
	852 /* offset to inner register reg_nm_r_xcu_27_info */,
	856 /* offset to inner register reg_nm_r_xcu_28_info */,
	860 /* offset to inner register reg_nm_r_xcu_29_info */,
	864 /* offset to inner register reg_nm_r_xcu_30_info */,
	868 /* offset to inner register reg_nm_r_xcu_31_info */,
	872 /* offset to inner register reg_nm_r_xcu_32_info */,
	876 /* offset to inner register reg_nm_r_xcu_33_info */,
	880 /* offset to inner register reg_nm_r_xcu_34_info */,
	884 /* offset to inner register reg_nm_r_xcu_35_info */,
	888 /* offset to inner register reg_nm_r_xcu_36_info */,
	892 /* offset to inner register reg_nm_r_xcu_37_info */,
	896 /* offset to inner register reg_nm_r_xcu_38_info */,
	900 /* offset to inner register reg_nm_r_xcu_39_info */,
	904 /* offset to inner register reg_nm_r_xcu_40_info */,
	908 /* offset to inner register reg_nm_r_xcu_41_info */,
	912 /* offset to inner register reg_nm_r_xcu_42_info */,
	916 /* offset to inner register reg_nm_r_xcu_43_info */,
	920 /* offset to inner register reg_nm_r_xcu_44_info */,
	924 /* offset to inner register reg_nm_r_xcu_45_info */,
	928 /* offset to inner register reg_nm_r_xcu_46_info */,
	932 /* offset to inner register reg_nm_r_xcu_47_info */,
	936 /* offset to inner register reg_nm_r_xcu_48_info */,
	940 /* offset to inner register reg_nm_r_xcu_49_info */,
	944 /* offset to inner register reg_nm_r_xcu_50_info */,
	948 /* offset to inner register reg_nm_r_xcu_51_info */,
	952 /* offset to inner register reg_nm_r_xcu_52_info */,
	956 /* offset to inner register reg_nm_r_xcu_53_info */,
	960 /* offset to inner register reg_nm_r_xcu_54_info */,
	964 /* offset to inner register reg_nm_r_xcu_55_info */,
	968 /* offset to inner register reg_nm_r_xcu_56_info */,
	972 /* offset to inner register reg_nm_r_xcu_57_info */,
	976 /* offset to inner register reg_nm_r_xcu_58_info */,
	980 /* offset to inner register reg_nm_r_xcu_59_info */,
	984 /* offset to inner register reg_nm_r_xcu_60_info */,
	988 /* offset to inner register reg_nm_r_xcu_61_info */,
	992 /* offset to inner register reg_nm_r_xcu_62_info */,
	996 /* offset to inner register reg_nm_r_xcu_63_info */,
	1000 /* offset to inner register reg_nm_r_xcu_64_info */,
	1004 /* offset to inner register reg_nm_r_xcu_65_info */,
	1008 /* offset to inner register reg_nm_r_xcu_66_info */,
	1012 /* offset to inner register reg_nm_r_xcu_67_info */,
	1016 /* offset to inner register reg_nm_r_xcu_68_info */,
	1020 /* offset to inner register reg_nm_r_xcu_69_info */,
	1024 /* offset to inner register reg_nm_r_xcu_70_info */,
	1028 /* offset to inner register reg_nm_r_xcu_71_info */,
	1032 /* offset to inner register reg_nm_r_xcu_72_info */,
	1036 /* offset to inner register reg_nm_r_xcu_73_info */,
	1040 /* offset to inner register reg_nm_r_xcu_74_info */,
	1044 /* offset to inner register reg_nm_r_xcu_75_info */,
	1048 /* offset to inner register reg_nm_r_xcu_76_info */,
	1052 /* offset to inner register reg_nm_r_xcu_77_info */,
	1056 /* offset to inner register reg_nm_r_xcu_78_info */,
	1060 /* offset to inner register reg_nm_r_xcu_79_info */,
	1064 /* offset to inner register reg_nm_r_xcu_80_info */,
	1068 /* offset to inner register reg_nm_r_xcu_81_info */,
	1072 /* offset to inner register reg_nm_r_xcu_82_info */,
	1076 /* offset to inner register reg_nm_r_xcu_83_info */,
	1080 /* offset to inner register reg_nm_r_xcu_84_info */,
	1084 /* offset to inner register reg_nm_r_xcu_85_info */,
	1088 /* offset to inner register reg_nm_r_xcu_86_info */,
	1092 /* offset to inner register reg_nm_r_xcu_87_info */,
	1096 /* offset to inner register reg_nm_r_xcu_88_info */,
	1100 /* offset to inner register reg_nm_r_xcu_89_info */,
	1104 /* offset to inner register reg_nm_r_xcu_90_info */,
	1108 /* offset to inner register reg_nm_r_xcu_91_info */,
	1112 /* offset to inner register reg_nm_r_xcu_92_info */,
	1116 /* offset to inner register reg_nm_r_xcu_93_info */,
	1120 /* offset to inner register reg_nm_r_xcu_94_info */,
	1124 /* offset to inner register reg_nm_r_xcu_95_info */,
	1128 /* offset to inner register reg_nm_r_xcu_96_info */,
	1132 /* offset to inner register reg_nm_r_xcu_97_info */,
	1136 /* offset to inner register reg_nm_r_xcu_98_info */,
	1140 /* offset to inner register reg_nm_r_xcu_99_info */,
	1144 /* offset to inner register reg_nm_r_xcu_100_info */,
	1148 /* offset to inner register reg_nm_r_xcu_101_info */,
	1152 /* offset to inner register reg_nm_r_xcu_102_info */,
	1156 /* offset to inner register reg_nm_r_xcu_103_info */,
	1160 /* offset to inner register reg_nm_r_xcu_104_info */,
	1164 /* offset to inner register reg_nm_r_xcu_105_info */,
	1168 /* offset to inner register reg_nm_r_xcu_106_info */,
	1172 /* offset to inner register reg_nm_r_xcu_107_info */,
	1176 /* offset to inner register reg_nm_r_xcu_108_info */,
	1180 /* offset to inner register reg_nm_r_xcu_109_info */,
	1184 /* offset to inner register reg_nm_r_xcu_110_info */,
	1188 /* offset to inner register reg_nm_r_xcu_111_info */,
	1192 /* offset to inner register reg_nm_r_xcu_112_info */,
	1196 /* offset to inner register reg_nm_r_xcu_113_info */,
	1200 /* offset to inner register reg_nm_r_xcu_114_info */,
	1204 /* offset to inner register reg_nm_r_xcu_115_info */,
	1208 /* offset to inner register reg_nm_r_xcu_116_info */,
	1212 /* offset to inner register reg_nm_r_xcu_117_info */,
	1216 /* offset to inner register reg_nm_r_xcu_118_info */,
	1220 /* offset to inner register reg_nm_r_xcu_119_info */,
	1224 /* offset to inner register reg_nm_r_xcu_120_info */,
	1228 /* offset to inner register reg_nm_r_xcu_121_info */,
	1232 /* offset to inner register reg_nm_r_xcu_122_info */,
	1236 /* offset to inner register reg_nm_r_xcu_123_info */,
	1240 /* offset to inner register reg_nm_r_xcu_124_info */,
	1244 /* offset to inner register reg_nm_r_xcu_125_info */,
	1248 /* offset to inner register reg_nm_r_xcu_126_info */,
	1252 /* offset to inner register reg_nm_r_xcu_127_info */,
	1256 /* offset to inner register reg_nm_y_xcu_0_info */,
	1260 /* offset to inner register reg_nm_y_xcu_1_info */,
	1264 /* offset to inner register reg_nm_y_xcu_2_info */,
	1268 /* offset to inner register reg_nm_y_xcu_3_info */,
	1272 /* offset to inner register reg_nm_y_xcu_4_info */,
	1276 /* offset to inner register reg_nm_y_xcu_5_info */,
	1280 /* offset to inner register reg_nm_y_xcu_6_info */,
	1284 /* offset to inner register reg_nm_y_xcu_7_info */,
	1288 /* offset to inner register reg_nm_y_xcu_8_info */,
	1292 /* offset to inner register reg_nm_y_xcu_9_info */,
	1296 /* offset to inner register reg_nm_y_xcu_10_info */,
	1300 /* offset to inner register reg_nm_y_xcu_11_info */,
	1304 /* offset to inner register reg_nm_y_xcu_12_info */,
	1308 /* offset to inner register reg_nm_y_xcu_13_info */,
	1312 /* offset to inner register reg_nm_y_xcu_14_info */,
	1316 /* offset to inner register reg_nm_y_xcu_15_info */,
	1320 /* offset to inner register reg_nm_y_xcu_16_info */,
	1324 /* offset to inner register reg_nm_y_xcu_17_info */,
	1328 /* offset to inner register reg_nm_y_xcu_18_info */,
	1332 /* offset to inner register reg_nm_y_xcu_19_info */,
	1336 /* offset to inner register reg_nm_y_xcu_20_info */,
	1340 /* offset to inner register reg_nm_y_xcu_21_info */,
	1344 /* offset to inner register reg_nm_y_xcu_22_info */,
	1348 /* offset to inner register reg_nm_y_xcu_23_info */,
	1352 /* offset to inner register reg_nm_y_xcu_24_info */,
	1356 /* offset to inner register reg_nm_y_xcu_25_info */,
	1360 /* offset to inner register reg_nm_y_xcu_26_info */,
	1364 /* offset to inner register reg_nm_y_xcu_27_info */,
	1368 /* offset to inner register reg_nm_y_xcu_28_info */,
	1372 /* offset to inner register reg_nm_y_xcu_29_info */,
	1376 /* offset to inner register reg_nm_y_xcu_30_info */,
	1380 /* offset to inner register reg_nm_y_xcu_31_info */,
	1384 /* offset to inner register reg_nm_y_xcu_32_info */,
	1388 /* offset to inner register reg_nm_y_xcu_33_info */,
	1392 /* offset to inner register reg_nm_y_xcu_34_info */,
	1396 /* offset to inner register reg_nm_y_xcu_35_info */,
	1400 /* offset to inner register reg_nm_y_xcu_36_info */,
	1404 /* offset to inner register reg_nm_y_xcu_37_info */,
	1408 /* offset to inner register reg_nm_y_xcu_38_info */,
	1412 /* offset to inner register reg_nm_y_xcu_39_info */,
	1416 /* offset to inner register reg_nm_y_xcu_40_info */,
	1420 /* offset to inner register reg_nm_y_xcu_41_info */,
	1424 /* offset to inner register reg_nm_y_xcu_42_info */,
	1428 /* offset to inner register reg_nm_y_xcu_43_info */,
	1432 /* offset to inner register reg_nm_y_xcu_44_info */,
	1436 /* offset to inner register reg_nm_y_xcu_45_info */,
	1440 /* offset to inner register reg_nm_y_xcu_46_info */,
	1444 /* offset to inner register reg_nm_y_xcu_47_info */,
	1448 /* offset to inner register reg_nm_y_xcu_48_info */,
	1452 /* offset to inner register reg_nm_y_xcu_49_info */,
	1456 /* offset to inner register reg_nm_y_xcu_50_info */,
	1460 /* offset to inner register reg_nm_y_xcu_51_info */,
	1464 /* offset to inner register reg_nm_y_xcu_52_info */,
	1468 /* offset to inner register reg_nm_y_xcu_53_info */,
	1472 /* offset to inner register reg_nm_y_xcu_54_info */,
	1476 /* offset to inner register reg_nm_y_xcu_55_info */,
	1480 /* offset to inner register reg_nm_y_xcu_56_info */,
	1484 /* offset to inner register reg_nm_y_xcu_57_info */,
	1488 /* offset to inner register reg_nm_y_xcu_58_info */,
	1492 /* offset to inner register reg_nm_y_xcu_59_info */,
	1496 /* offset to inner register reg_nm_y_xcu_60_info */,
	1500 /* offset to inner register reg_nm_y_xcu_61_info */,
	1504 /* offset to inner register reg_nm_y_xcu_62_info */,
	1508 /* offset to inner register reg_nm_y_xcu_63_info */,
	1512 /* offset to inner register reg_nm_y_xcu_64_info */,
	1516 /* offset to inner register reg_nm_y_xcu_65_info */,
	1520 /* offset to inner register reg_nm_y_xcu_66_info */,
	1524 /* offset to inner register reg_nm_y_xcu_67_info */,
	1528 /* offset to inner register reg_nm_y_xcu_68_info */,
	1532 /* offset to inner register reg_nm_y_xcu_69_info */,
	1536 /* offset to inner register reg_nm_y_xcu_70_info */,
	1540 /* offset to inner register reg_nm_y_xcu_71_info */,
	1544 /* offset to inner register reg_nm_y_xcu_72_info */,
	1548 /* offset to inner register reg_nm_y_xcu_73_info */,
	1552 /* offset to inner register reg_nm_y_xcu_74_info */,
	1556 /* offset to inner register reg_nm_y_xcu_75_info */,
	1560 /* offset to inner register reg_nm_y_xcu_76_info */,
	1564 /* offset to inner register reg_nm_y_xcu_77_info */,
	1568 /* offset to inner register reg_nm_y_xcu_78_info */,
	1572 /* offset to inner register reg_nm_y_xcu_79_info */,
	1576 /* offset to inner register reg_nm_y_xcu_80_info */,
	1580 /* offset to inner register reg_nm_y_xcu_81_info */,
	1584 /* offset to inner register reg_nm_y_xcu_82_info */,
	1588 /* offset to inner register reg_nm_y_xcu_83_info */,
	1592 /* offset to inner register reg_nm_y_xcu_84_info */,
	1596 /* offset to inner register reg_nm_y_xcu_85_info */,
	1600 /* offset to inner register reg_nm_y_xcu_86_info */,
	1604 /* offset to inner register reg_nm_y_xcu_87_info */,
	1608 /* offset to inner register reg_nm_y_xcu_88_info */,
	1612 /* offset to inner register reg_nm_y_xcu_89_info */,
	1616 /* offset to inner register reg_nm_y_xcu_90_info */,
	1620 /* offset to inner register reg_nm_y_xcu_91_info */,
	1624 /* offset to inner register reg_nm_y_xcu_92_info */,
	1628 /* offset to inner register reg_nm_y_xcu_93_info */,
	1632 /* offset to inner register reg_nm_y_xcu_94_info */,
	1636 /* offset to inner register reg_nm_y_xcu_95_info */,
	1640 /* offset to inner register reg_nm_y_xcu_96_info */,
	1644 /* offset to inner register reg_nm_y_xcu_97_info */,
	1648 /* offset to inner register reg_nm_y_xcu_98_info */,
	1652 /* offset to inner register reg_nm_y_xcu_99_info */,
	1656 /* offset to inner register reg_nm_y_xcu_100_info */,
	1660 /* offset to inner register reg_nm_y_xcu_101_info */,
	1664 /* offset to inner register reg_nm_y_xcu_102_info */,
	1668 /* offset to inner register reg_nm_y_xcu_103_info */,
	1672 /* offset to inner register reg_nm_y_xcu_104_info */,
	1676 /* offset to inner register reg_nm_y_xcu_105_info */,
	1680 /* offset to inner register reg_nm_y_xcu_106_info */,
	1684 /* offset to inner register reg_nm_y_xcu_107_info */,
	1688 /* offset to inner register reg_nm_y_xcu_108_info */,
	1692 /* offset to inner register reg_nm_y_xcu_109_info */,
	1696 /* offset to inner register reg_nm_y_xcu_110_info */,
	1700 /* offset to inner register reg_nm_y_xcu_111_info */,
	1704 /* offset to inner register reg_nm_y_xcu_112_info */,
	1708 /* offset to inner register reg_nm_y_xcu_113_info */,
	1712 /* offset to inner register reg_nm_y_xcu_114_info */,
	1716 /* offset to inner register reg_nm_y_xcu_115_info */,
	1720 /* offset to inner register reg_nm_y_xcu_116_info */,
	1724 /* offset to inner register reg_nm_y_xcu_117_info */,
	1728 /* offset to inner register reg_nm_y_xcu_118_info */,
	1732 /* offset to inner register reg_nm_y_xcu_119_info */,
	1736 /* offset to inner register reg_nm_y_xcu_120_info */,
	1740 /* offset to inner register reg_nm_y_xcu_121_info */,
	1744 /* offset to inner register reg_nm_y_xcu_122_info */,
	1748 /* offset to inner register reg_nm_y_xcu_123_info */,
	1752 /* offset to inner register reg_nm_y_xcu_124_info */,
	1756 /* offset to inner register reg_nm_y_xcu_125_info */,
	1760 /* offset to inner register reg_nm_y_xcu_126_info */,
	1764 /* offset to inner register reg_nm_y_xcu_127_info */,
	1768 /* offset to inner register reg_nm_c_xcu_0_info */,
	1772 /* offset to inner register reg_nm_c_xcu_1_info */,
	1776 /* offset to inner register reg_nm_c_xcu_2_info */,
	1780 /* offset to inner register reg_nm_c_xcu_3_info */,
	1784 /* offset to inner register reg_nm_c_xcu_4_info */,
	1788 /* offset to inner register reg_nm_c_xcu_5_info */,
	1792 /* offset to inner register reg_nm_c_xcu_6_info */,
	1796 /* offset to inner register reg_nm_c_xcu_7_info */,
	1800 /* offset to inner register reg_nm_c_xcu_8_info */,
	1804 /* offset to inner register reg_nm_c_xcu_9_info */,
	1808 /* offset to inner register reg_nm_c_xcu_10_info */,
	1812 /* offset to inner register reg_nm_c_xcu_11_info */,
	1816 /* offset to inner register reg_nm_c_xcu_12_info */,
	1820 /* offset to inner register reg_nm_c_xcu_13_info */,
	1824 /* offset to inner register reg_nm_c_xcu_14_info */,
	1828 /* offset to inner register reg_nm_c_xcu_15_info */,
	1832 /* offset to inner register reg_nm_c_xcu_16_info */,
	1836 /* offset to inner register reg_nm_c_xcu_17_info */,
	1840 /* offset to inner register reg_nm_c_xcu_18_info */,
	1844 /* offset to inner register reg_nm_c_xcu_19_info */,
	1848 /* offset to inner register reg_nm_c_xcu_20_info */,
	1852 /* offset to inner register reg_nm_c_xcu_21_info */,
	1856 /* offset to inner register reg_nm_c_xcu_22_info */,
	1860 /* offset to inner register reg_nm_c_xcu_23_info */,
	1864 /* offset to inner register reg_nm_c_xcu_24_info */,
	1868 /* offset to inner register reg_nm_c_xcu_25_info */,
	1872 /* offset to inner register reg_nm_c_xcu_26_info */,
	1876 /* offset to inner register reg_nm_c_xcu_27_info */,
	1880 /* offset to inner register reg_nm_c_xcu_28_info */,
	1884 /* offset to inner register reg_nm_c_xcu_29_info */,
	1888 /* offset to inner register reg_nm_c_xcu_30_info */,
	1892 /* offset to inner register reg_nm_c_xcu_31_info */,
	1896 /* offset to inner register reg_nm_c_xcu_32_info */,
	1900 /* offset to inner register reg_nm_c_xcu_33_info */,
	1904 /* offset to inner register reg_nm_c_xcu_34_info */,
	1908 /* offset to inner register reg_nm_c_xcu_35_info */,
	1912 /* offset to inner register reg_nm_c_xcu_36_info */,
	1916 /* offset to inner register reg_nm_c_xcu_37_info */,
	1920 /* offset to inner register reg_nm_c_xcu_38_info */,
	1924 /* offset to inner register reg_nm_c_xcu_39_info */,
	1928 /* offset to inner register reg_nm_c_xcu_40_info */,
	1932 /* offset to inner register reg_nm_c_xcu_41_info */,
	1936 /* offset to inner register reg_nm_c_xcu_42_info */,
	1940 /* offset to inner register reg_nm_c_xcu_43_info */,
	1944 /* offset to inner register reg_nm_c_xcu_44_info */,
	1948 /* offset to inner register reg_nm_c_xcu_45_info */,
	1952 /* offset to inner register reg_nm_c_xcu_46_info */,
	1956 /* offset to inner register reg_nm_c_xcu_47_info */,
	1960 /* offset to inner register reg_nm_c_xcu_48_info */,
	1964 /* offset to inner register reg_nm_c_xcu_49_info */,
	1968 /* offset to inner register reg_nm_c_xcu_50_info */,
	1972 /* offset to inner register reg_nm_c_xcu_51_info */,
	1976 /* offset to inner register reg_nm_c_xcu_52_info */,
	1980 /* offset to inner register reg_nm_c_xcu_53_info */,
	1984 /* offset to inner register reg_nm_c_xcu_54_info */,
	1988 /* offset to inner register reg_nm_c_xcu_55_info */,
	1992 /* offset to inner register reg_nm_c_xcu_56_info */,
	1996 /* offset to inner register reg_nm_c_xcu_57_info */,
	2000 /* offset to inner register reg_nm_c_xcu_58_info */,
	2004 /* offset to inner register reg_nm_c_xcu_59_info */,
	2008 /* offset to inner register reg_nm_c_xcu_60_info */,
	2012 /* offset to inner register reg_nm_c_xcu_61_info */,
	2016 /* offset to inner register reg_nm_c_xcu_62_info */,
	2020 /* offset to inner register reg_nm_c_xcu_63_info */,
	2024 /* offset to inner register reg_nm_c_xcu_64_info */,
	2028 /* offset to inner register reg_nm_c_xcu_65_info */,
	2032 /* offset to inner register reg_nm_c_xcu_66_info */,
	2036 /* offset to inner register reg_nm_c_xcu_67_info */,
	2040 /* offset to inner register reg_nm_c_xcu_68_info */,
	2044 /* offset to inner register reg_nm_c_xcu_69_info */,
	2048 /* offset to inner register reg_nm_c_xcu_70_info */,
	2052 /* offset to inner register reg_nm_c_xcu_71_info */,
	2056 /* offset to inner register reg_nm_c_xcu_72_info */,
	2060 /* offset to inner register reg_nm_c_xcu_73_info */,
	2064 /* offset to inner register reg_nm_c_xcu_74_info */,
	2068 /* offset to inner register reg_nm_c_xcu_75_info */,
	2072 /* offset to inner register reg_nm_c_xcu_76_info */,
	2076 /* offset to inner register reg_nm_c_xcu_77_info */,
	2080 /* offset to inner register reg_nm_c_xcu_78_info */,
	2084 /* offset to inner register reg_nm_c_xcu_79_info */,
	2088 /* offset to inner register reg_nm_c_xcu_80_info */,
	2092 /* offset to inner register reg_nm_c_xcu_81_info */,
	2096 /* offset to inner register reg_nm_c_xcu_82_info */,
	2100 /* offset to inner register reg_nm_c_xcu_83_info */,
	2104 /* offset to inner register reg_nm_c_xcu_84_info */,
	2108 /* offset to inner register reg_nm_c_xcu_85_info */,
	2112 /* offset to inner register reg_nm_c_xcu_86_info */,
	2116 /* offset to inner register reg_nm_c_xcu_87_info */,
	2120 /* offset to inner register reg_nm_c_xcu_88_info */,
	2124 /* offset to inner register reg_nm_c_xcu_89_info */,
	2128 /* offset to inner register reg_nm_c_xcu_90_info */,
	2132 /* offset to inner register reg_nm_c_xcu_91_info */,
	2136 /* offset to inner register reg_nm_c_xcu_92_info */,
	2140 /* offset to inner register reg_nm_c_xcu_93_info */,
	2144 /* offset to inner register reg_nm_c_xcu_94_info */,
	2148 /* offset to inner register reg_nm_c_xcu_95_info */,
	2152 /* offset to inner register reg_nm_c_xcu_96_info */,
	2156 /* offset to inner register reg_nm_c_xcu_97_info */,
	2160 /* offset to inner register reg_nm_c_xcu_98_info */,
	2164 /* offset to inner register reg_nm_c_xcu_99_info */,
	2168 /* offset to inner register reg_nm_c_xcu_100_info */,
	2172 /* offset to inner register reg_nm_c_xcu_101_info */,
	2176 /* offset to inner register reg_nm_c_xcu_102_info */,
	2180 /* offset to inner register reg_nm_c_xcu_103_info */,
	2184 /* offset to inner register reg_nm_c_xcu_104_info */,
	2188 /* offset to inner register reg_nm_c_xcu_105_info */,
	2192 /* offset to inner register reg_nm_c_xcu_106_info */,
	2196 /* offset to inner register reg_nm_c_xcu_107_info */,
	2200 /* offset to inner register reg_nm_c_xcu_108_info */,
	2204 /* offset to inner register reg_nm_c_xcu_109_info */,
	2208 /* offset to inner register reg_nm_c_xcu_110_info */,
	2212 /* offset to inner register reg_nm_c_xcu_111_info */,
	2216 /* offset to inner register reg_nm_c_xcu_112_info */,
	2220 /* offset to inner register reg_nm_c_xcu_113_info */,
	2224 /* offset to inner register reg_nm_c_xcu_114_info */,
	2228 /* offset to inner register reg_nm_c_xcu_115_info */,
	2232 /* offset to inner register reg_nm_c_xcu_116_info */,
	2236 /* offset to inner register reg_nm_c_xcu_117_info */,
	2240 /* offset to inner register reg_nm_c_xcu_118_info */,
	2244 /* offset to inner register reg_nm_c_xcu_119_info */,
	2248 /* offset to inner register reg_nm_c_xcu_120_info */,
	2252 /* offset to inner register reg_nm_c_xcu_121_info */,
	2256 /* offset to inner register reg_nm_c_xcu_122_info */,
	2260 /* offset to inner register reg_nm_c_xcu_123_info */,
	2264 /* offset to inner register reg_nm_c_xcu_124_info */,
	2268 /* offset to inner register reg_nm_c_xcu_125_info */,
	2272 /* offset to inner register reg_nm_c_xcu_126_info */,
	2276 /* offset to inner register reg_nm_c_xcu_127_info */,
	2280 /* offset to inner register reg_nm_pow_0_info */,
	2284 /* offset to inner register reg_nm_pow_1_info */,
	2288 /* offset to inner register reg_nm_pow_2_info */,
	2292 /* offset to inner register reg_nm_pow_3_info */,
	2296 /* offset to inner register reg_nm_pow_4_info */,
	2300 /* offset to inner register reg_nm_pow_5_info */,
	2304 /* offset to inner register reg_nm_pow_6_info */,
	2308 /* offset to inner register reg_nm_pow_7_info */,
	2312 /* offset to inner register reg_nm_pow_8_info */,
	2316 /* offset to inner register reg_nm_pow_9_info */,
	2320 /* offset to inner register reg_nm_pow_10_info */,
	2324 /* offset to inner register reg_nm_pow_11_info */,
	2328 /* offset to inner register reg_nm_pow_12_info */,
	2332 /* offset to inner register reg_nm_pow_13_info */,
	2336 /* offset to inner register reg_nm_pow_14_info */,
	2340 /* offset to inner register reg_nm_pow_15_info */,
	2344 /* offset to inner register reg_nm_pow_16_info */,
	2348 /* offset to inner register reg_nm_pow_17_info */,
	2352 /* offset to inner register reg_nm_pow_18_info */,
	2356 /* offset to inner register reg_nm_pow_19_info */,
	2360 /* offset to inner register reg_nm_pow_20_info */,
	2364 /* offset to inner register reg_nm_pow_21_info */,
	2368 /* offset to inner register reg_nm_pow_22_info */,
	2372 /* offset to inner register reg_nm_pow_23_info */,
	2376 /* offset to inner register reg_nm_pow_24_info */,
	2380 /* offset to inner register reg_nm_pow_25_info */,
	2384 /* offset to inner register reg_nm_pow_26_info */,
	2388 /* offset to inner register reg_nm_pow_27_info */,
	2392 /* offset to inner register reg_nm_pow_28_info */,
	2396 /* offset to inner register reg_nm_pow_29_info */,
	2400 /* offset to inner register reg_nm_pow_30_info */,
	2404 /* offset to inner register reg_nm_pow_31_info */,
	2408 /* offset to inner register reg_nm_pow_32_info */,
	2412 /* offset to inner register reg_nm_pow_33_info */,
	2416 /* offset to inner register reg_nm_pow_34_info */,
	2420 /* offset to inner register reg_nm_pow_35_info */,
	2424 /* offset to inner register reg_nm_pow_36_info */,
	2428 /* offset to inner register reg_nm_pow_37_info */,
	2432 /* offset to inner register reg_nm_pow_38_info */,
	2436 /* offset to inner register reg_nm_pow_39_info */,
	2440 /* offset to inner register reg_nm_pow_40_info */,
	2444 /* offset to inner register reg_nm_pow_41_info */,
	2448 /* offset to inner register reg_nm_pow_42_info */,
	2452 /* offset to inner register reg_nm_pow_43_info */,
	2456 /* offset to inner register reg_nm_pow_44_info */,
	2460 /* offset to inner register reg_nm_pow_45_info */,
	2464 /* offset to inner register reg_nm_pow_46_info */,
	2468 /* offset to inner register reg_nm_pow_47_info */,
	2472 /* offset to inner register reg_nm_pow_48_info */,
	2476 /* offset to inner register reg_nm_pow_49_info */,
	2480 /* offset to inner register reg_nm_pow_50_info */,
	2484 /* offset to inner register reg_nm_pow_51_info */,
	2488 /* offset to inner register reg_nm_pow_52_info */,
	2492 /* offset to inner register reg_nm_pow_53_info */,
	2496 /* offset to inner register reg_nm_pow_54_info */,
	2500 /* offset to inner register reg_nm_pow_55_info */,
	2504 /* offset to inner register reg_nm_pow_56_info */,
	2508 /* offset to inner register reg_nm_pow_57_info */,
	2512 /* offset to inner register reg_nm_pow_58_info */,
	2516 /* offset to inner register reg_nm_pow_59_info */,
	2520 /* offset to inner register reg_nm_pow_60_info */,
	2524 /* offset to inner register reg_nm_pow_61_info */,
	2528 /* offset to inner register reg_nm_pow_62_info */,
	2532 /* offset to inner register reg_nm_pow_63_info */,
	2688 /* offset to inner register reg_hom_set0_const0_info */,
	2692 /* offset to inner register reg_hom_set0_const1_info */,
	2696 /* offset to inner register reg_hom_set0_const2_info */,
	2700 /* offset to inner register reg_hom_set0_const3_info */,
	2704 /* offset to inner register reg_hom_set0_const4_info */,
	2708 /* offset to inner register reg_hom_set0_const5_info */,
	2712 /* offset to inner register reg_hom_set0_const6_info */,
	2716 /* offset to inner register reg_hom_set0_const7_info */,
	2720 /* offset to inner register reg_hom_set0_const8_info */,
	3324 /* offset to inner register reg_hom_num_sets_info */,
	3328 /* offset to inner register reg_search_range_y_info */,
	3332 /* offset to inner register reg_search_range_x_info */,
	3336 /* offset to inner register reg_dest_block_size_max_x_info */,
	3340 /* offset to inner register reg_iy_dest_image_min_info */,
	3344 /* offset to inner register reg_ix_dest_image_min_info */,
	3348 /* offset to inner register reg_homography_confidence_info */,
	3352 /* offset to inner register reg_no_motion_confidence_info */,
	3356 /* offset to inner register reg_motion_complexity_val0_info */,
	3360 /* offset to inner register reg_motion_complexity_val1_info */,
	3364 /* offset to inner register reg_motion_complexity_val2_info */,
	3368 /* offset to inner register reg_motion_complexity_val3_info */,
	3372 /* offset to inner register reg_motion_complexity_lut_0_info */,
	3376 /* offset to inner register reg_motion_complexity_lut_1_info */,
	3380 /* offset to inner register reg_motion_complexity_lut_2_info */,
	3384 /* offset to inner register reg_motion_complexity_lut_3_info */,
	3388 /* offset to inner register reg_motion_complexity_lut_4_info */,
	3392 /* offset to inner register reg_motion_complexity_lut_5_info */,
	3396 /* offset to inner register reg_motion_complexity_lut_6_info */,
	3400 /* offset to inner register reg_motion_complexity_lut_7_info */,
	3404 /* offset to inner register reg_motion_complexity_lut_8_info */,
	3408 /* offset to inner register reg_motion_complexity_lut_9_info */,
	3412 /* offset to inner register reg_motion_complexity_lut_10_info */,
	3416 /* offset to inner register reg_motion_complexity_lut_11_info */,
	3420 /* offset to inner register reg_motion_complexity_lut_12_info */,
	3424 /* offset to inner register reg_motion_complexity_lut_13_info */,
	3428 /* offset to inner register reg_motion_complexity_lut_14_info */,
	3432 /* offset to inner register reg_motion_complexity_lut_15_info */,
	3436 /* offset to inner register reg_motion_complexity_lut_16_info */,
	3440 /* offset to inner register reg_motion_complexity_lut_17_info */,
	3444 /* offset to inner register reg_motion_complexity_lut_18_info */,
	3448 /* offset to inner register reg_motion_complexity_lut_19_info */,
	3452 /* offset to inner register reg_motion_complexity_lut_20_info */,
	3456 /* offset to inner register reg_motion_complexity_lut_21_info */,
	3460 /* offset to inner register reg_motion_complexity_lut_22_info */,
	3464 /* offset to inner register reg_motion_complexity_lut_23_info */,
	3468 /* offset to inner register reg_motion_complexity_lut_24_info */,
	3472 /* offset to inner register reg_motion_complexity_lut_25_info */,
	3476 /* offset to inner register reg_motion_complexity_lut_26_info */,
	3480 /* offset to inner register reg_motion_complexity_lut_27_info */,
	3484 /* offset to inner register reg_motion_complexity_lut_28_info */,
	3488 /* offset to inner register reg_motion_complexity_lut_29_info */,
	3492 /* offset to inner register reg_motion_complexity_lut_30_info */,
	3496 /* offset to inner register reg_motion_complexity_lut_31_info */,
	3500 /* offset to inner register reg_motion_complexity_lut_32_info */,
	3504 /* offset to inner register reg_motion_complexity_lut_33_info */,
	3508 /* offset to inner register reg_motion_complexity_lut_34_info */,
	3512 /* offset to inner register reg_motion_complexity_lut_35_info */,
	3516 /* offset to inner register reg_motion_complexity_lut_36_info */,
	3520 /* offset to inner register reg_motion_complexity_lut_37_info */,
	3524 /* offset to inner register reg_motion_complexity_lut_38_info */,
	3528 /* offset to inner register reg_motion_complexity_lut_39_info */,
	3532 /* offset to inner register reg_motion_complexity_lut_40_info */,
	3536 /* offset to inner register reg_motion_complexity_lut_41_info */,
	3540 /* offset to inner register reg_motion_complexity_lut_42_info */,
	3544 /* offset to inner register reg_motion_complexity_lut_43_info */,
	3548 /* offset to inner register reg_motion_complexity_lut_44_info */,
	3552 /* offset to inner register reg_motion_complexity_lut_45_info */,
	3556 /* offset to inner register reg_motion_complexity_lut_46_info */,
	3560 /* offset to inner register reg_motion_complexity_lut_47_info */,
	3564 /* offset to inner register reg_motion_complexity_lut_48_info */,
	3568 /* offset to inner register reg_motion_complexity_lut_49_info */,
	3572 /* offset to inner register reg_motion_complexity_lut_50_info */,
	3576 /* offset to inner register reg_motion_complexity_lut_51_info */,
	3580 /* offset to inner register reg_motion_complexity_lut_52_info */,
	3584 /* offset to inner register reg_motion_complexity_lut_53_info */,
	3588 /* offset to inner register reg_motion_complexity_lut_54_info */,
	3592 /* offset to inner register reg_motion_complexity_lut_55_info */,
	3596 /* offset to inner register reg_motion_complexity_lut_56_info */,
	3600 /* offset to inner register reg_motion_complexity_lut_57_info */,
	3604 /* offset to inner register reg_motion_complexity_lut_58_info */,
	3608 /* offset to inner register reg_motion_complexity_lut_59_info */,
	3612 /* offset to inner register reg_motion_complexity_lut_60_info */,
	3616 /* offset to inner register reg_motion_complexity_lut_61_info */,
	3620 /* offset to inner register reg_motion_complexity_lut_62_info */,
	3624 /* offset to inner register reg_motion_complexity_lut_63_info */,
	3628 /* offset to inner register reg_motion_complexity_lut_64_info */,
	3632 /* offset to inner register reg_motion_complexity_lut_65_info */,
	3636 /* offset to inner register reg_motion_complexity_lut_66_info */,
	3640 /* offset to inner register reg_motion_complexity_lut_67_info */,
	3644 /* offset to inner register reg_motion_complexity_lut_68_info */,
	3648 /* offset to inner register reg_motion_complexity_lut_69_info */,
	3652 /* offset to inner register reg_motion_complexity_lut_70_info */,
	3656 /* offset to inner register reg_motion_complexity_lut_71_info */,
	3660 /* offset to inner register reg_motion_complexity_lut_72_info */,
	3664 /* offset to inner register reg_motion_complexity_lut_73_info */,
	3668 /* offset to inner register reg_motion_complexity_lut_74_info */,
	3672 /* offset to inner register reg_motion_complexity_lut_75_info */,
	3676 /* offset to inner register reg_motion_complexity_lut_76_info */,
	3680 /* offset to inner register reg_motion_complexity_lut_77_info */,
	3684 /* offset to inner register reg_motion_complexity_lut_78_info */,
	3688 /* offset to inner register reg_motion_complexity_lut_79_info */,
	3692 /* offset to inner register reg_motion_complexity_lut_80_info */,
	3696 /* offset to inner register reg_motion_complexity_lut_81_info */,
	3700 /* offset to inner register reg_motion_complexity_lut_82_info */,
	3704 /* offset to inner register reg_motion_complexity_lut_83_info */,
	3708 /* offset to inner register reg_motion_complexity_lut_84_info */,
	3712 /* offset to inner register reg_motion_complexity_lut_85_info */,
	3716 /* offset to inner register reg_motion_complexity_lut_86_info */,
	3720 /* offset to inner register reg_motion_complexity_lut_87_info */,
	3724 /* offset to inner register reg_motion_complexity_lut_88_info */,
	3728 /* offset to inner register reg_motion_complexity_lut_89_info */,
	3732 /* offset to inner register reg_motion_complexity_lut_90_info */,
	3736 /* offset to inner register reg_motion_complexity_lut_91_info */,
	3740 /* offset to inner register reg_motion_complexity_lut_92_info */,
	3744 /* offset to inner register reg_motion_complexity_lut_93_info */,
	3748 /* offset to inner register reg_motion_complexity_lut_94_info */,
	3752 /* offset to inner register reg_motion_complexity_lut_95_info */,
	3756 /* offset to inner register reg_motion_complexity_lut_96_info */,
	3760 /* offset to inner register reg_motion_complexity_lut_97_info */,
	3764 /* offset to inner register reg_motion_complexity_lut_98_info */,
	3768 /* offset to inner register reg_motion_complexity_lut_99_info */,
	3772 /* offset to inner register reg_motion_complexity_lut_100_info */,
	3776 /* offset to inner register reg_motion_complexity_lut_101_info */,
	3780 /* offset to inner register reg_motion_complexity_lut_102_info */,
	3784 /* offset to inner register reg_motion_complexity_lut_103_info */,
	3788 /* offset to inner register reg_motion_complexity_lut_104_info */,
	3792 /* offset to inner register reg_motion_complexity_lut_105_info */,
	3796 /* offset to inner register reg_motion_complexity_lut_106_info */,
	3800 /* offset to inner register reg_motion_complexity_lut_107_info */,
	3804 /* offset to inner register reg_motion_complexity_lut_108_info */,
	3808 /* offset to inner register reg_motion_complexity_lut_109_info */,
	3812 /* offset to inner register reg_motion_complexity_lut_110_info */,
	3816 /* offset to inner register reg_motion_complexity_lut_111_info */,
	3820 /* offset to inner register reg_motion_complexity_lut_112_info */,
	3824 /* offset to inner register reg_motion_complexity_lut_113_info */,
	3828 /* offset to inner register reg_motion_complexity_lut_114_info */,
	3832 /* offset to inner register reg_motion_complexity_lut_115_info */,
	3836 /* offset to inner register reg_motion_complexity_lut_116_info */,
	3840 /* offset to inner register reg_motion_complexity_lut_117_info */,
	3844 /* offset to inner register reg_motion_complexity_lut_118_info */,
	3848 /* offset to inner register reg_motion_complexity_lut_119_info */,
	3852 /* offset to inner register reg_motion_complexity_lut_120_info */,
	3856 /* offset to inner register reg_motion_complexity_lut_121_info */,
	3860 /* offset to inner register reg_motion_complexity_lut_122_info */,
	3864 /* offset to inner register reg_motion_complexity_lut_123_info */,
	3868 /* offset to inner register reg_motion_complexity_lut_124_info */,
	3872 /* offset to inner register reg_motion_complexity_lut_125_info */,
	3876 /* offset to inner register reg_motion_complexity_lut_126_info */,
	3880 /* offset to inner register reg_motion_complexity_lut_127_info */,
	3884 /* offset to inner register reg_motion_complexity_lut_128_info */,
	3888 /* offset to inner register reg_motion_complexity_lut_129_info */,
	3892 /* offset to inner register reg_motion_complexity_lut_130_info */,
	3896 /* offset to inner register reg_motion_complexity_lut_131_info */,
	3900 /* offset to inner register reg_motion_complexity_lut_132_info */,
	3904 /* offset to inner register reg_motion_complexity_lut_133_info */,
	3908 /* offset to inner register reg_motion_complexity_lut_134_info */,
	3912 /* offset to inner register reg_motion_complexity_lut_135_info */,
	3916 /* offset to inner register reg_motion_complexity_bin_exp_y_info */,
	4096 /* offset to inner register reg_tnr6_bpp_control_info */,
	4100 /* offset to inner register reg_spatial_luma_kernel0_info */,
	4104 /* offset to inner register reg_spatial_luma_kernel1_info */,
	4108 /* offset to inner register reg_spatial_luma_kernel2_info */,
	4112 /* offset to inner register reg_spatial_luma_kernel3_info */,
	4116 /* offset to inner register reg_spatial_luma_kernel4_info */,
	4120 /* offset to inner register reg_spatial_luma_kernel5_info */,
	4124 /* offset to inner register reg_spatial_luma_kernel6_info */,
	4128 /* offset to inner register reg_spatial_chroma_kernel0_info */,
	4132 /* offset to inner register reg_spatial_chroma_kernel1_info */,
	4136 /* offset to inner register reg_spatial_chroma_kernel2_info */,
	4140 /* offset to inner register reg_spatial_luma_denoise_control_info */,
	4144 /* offset to inner register reg_spatial_chroma_denoise_luma_control_info */,
	4148 /* offset to inner register reg_spatial_chroma_denoise_chroma_control_info */,
	4152 /* offset to inner register reg_blending_inlier_th_motion_info */,
	4156 /* offset to inner register reg_blending_inlier_th_static_info */,
	4160 /* offset to inner register reg_blending_inlier_gain_info */,
	4164 /* offset to inner register reg_blending_da_rec_sim_motion_a0_info */,
	4168 /* offset to inner register reg_blending_da_rec_sim_motion_a1_info */,
	4172 /* offset to inner register reg_blending_da_rec_sim_motion_b0_info */,
	4176 /* offset to inner register reg_blending_da_rec_sim_motion_b1_info */,
	4180 /* offset to inner register reg_blending_da_rec_sim_motion_knee_info */,
	4184 /* offset to inner register reg_blending_da_rec_sim_static_a0_info */,
	4188 /* offset to inner register reg_blending_da_rec_sim_static_a1_info */,
	4192 /* offset to inner register reg_blending_da_rec_sim_static_b0_info */,
	4196 /* offset to inner register reg_blending_da_rec_sim_static_b1_info */,
	4200 /* offset to inner register reg_blending_da_rec_sim_static_knee_info */,
	4204 /* offset to inner register reg_blending_da_winp_a0_info */,
	4208 /* offset to inner register reg_blending_da_winp_a1_info */,
	4212 /* offset to inner register reg_blending_da_winp_b0_info */,
	4216 /* offset to inner register reg_blending_da_winp_b1_info */,
	4220 /* offset to inner register reg_blending_da_winp_knee_info */,
	4224 /* offset to inner register reg_sharpening_rec_sim_damp_info */,
	4228 /* offset to inner register reg_sharpening_texture_coeff_norm_info */,
	4232 /* offset to inner register reg_sharpening_texture_undershoot_info */,
	4236 /* offset to inner register reg_sharpening_edge_undershoot_info */,
	4240 /* offset to inner register reg_sharpening_texture_overshoot_info */,
	4244 /* offset to inner register reg_sharpening_edge_overshoot_info */,
	4248 /* offset to inner register reg_sharpening_undershoot_power_info */,
	4252 /* offset to inner register reg_sharpening_overshoot_power_info */,
	4256 /* offset to inner register reg_sharpening_cu_x_points_pos_th0_info */,
	4260 /* offset to inner register reg_sharpening_cu_x_points_pos_th1_info */,
	4264 /* offset to inner register reg_sharpening_cu_x_points_pos_th2_info */,
	4268 /* offset to inner register reg_sharpening_cu_x_points_pos_th3_info */,
	4272 /* offset to inner register reg_sharpening_cu_x_points_pos_th4_info */,
	4276 /* offset to inner register reg_sharpening_cu_x_points_pos_th5_info */,
	4280 /* offset to inner register reg_sharpening_cu_a_points_pos_th0_info */,
	4284 /* offset to inner register reg_sharpening_cu_a_points_pos_th1_info */,
	4288 /* offset to inner register reg_sharpening_cu_a_points_pos_th2_info */,
	4292 /* offset to inner register reg_sharpening_cu_a_points_pos_th3_info */,
	4296 /* offset to inner register reg_sharpening_cu_a_points_pos_th4_info */,
	4300 /* offset to inner register reg_sharpening_cu_b_points_pos_th0_info */,
	4304 /* offset to inner register reg_sharpening_cu_b_points_pos_th1_info */,
	4308 /* offset to inner register reg_sharpening_cu_b_points_pos_th2_info */,
	4312 /* offset to inner register reg_sharpening_cu_b_points_pos_th3_info */,
	4316 /* offset to inner register reg_sharpening_cu_b_points_pos_th4_info */,
	4320 /* offset to inner register reg_sharpening_cu_x_points_neg_th0_info */,
	4324 /* offset to inner register reg_sharpening_cu_x_points_neg_th1_info */,
	4328 /* offset to inner register reg_sharpening_cu_x_points_neg_th2_info */,
	4332 /* offset to inner register reg_sharpening_cu_x_points_neg_th3_info */,
	4336 /* offset to inner register reg_sharpening_cu_x_points_neg_th4_info */,
	4340 /* offset to inner register reg_sharpening_cu_x_points_neg_th5_info */,
	4344 /* offset to inner register reg_sharpening_cu_a_points_neg_th0_info */,
	4348 /* offset to inner register reg_sharpening_cu_a_points_neg_th1_info */,
	4352 /* offset to inner register reg_sharpening_cu_a_points_neg_th2_info */,
	4356 /* offset to inner register reg_sharpening_cu_a_points_neg_th3_info */,
	4360 /* offset to inner register reg_sharpening_cu_a_points_neg_th4_info */,
	4364 /* offset to inner register reg_sharpening_cu_b_points_neg_th0_info */,
	4368 /* offset to inner register reg_sharpening_cu_b_points_neg_th1_info */,
	4372 /* offset to inner register reg_sharpening_cu_b_points_neg_th2_info */,
	4376 /* offset to inner register reg_sharpening_cu_b_points_neg_th3_info */,
	4380 /* offset to inner register reg_sharpening_cu_b_points_neg_th4_info */,
	4384 /* offset to inner register reg_sharpening_cu_x_points_pixval_th0_info */,
	4388 /* offset to inner register reg_sharpening_cu_x_points_pixval_th1_info */,
	4392 /* offset to inner register reg_sharpening_cu_x_points_pixval_th2_info */,
	4396 /* offset to inner register reg_sharpening_cu_x_points_pixval_th3_info */,
	4400 /* offset to inner register reg_sharpening_cu_x_points_pixval_th4_info */,
	4404 /* offset to inner register reg_sharpening_cu_x_points_pixval_th5_info */,
	4408 /* offset to inner register reg_sharpening_cu_a_points_pixval_th0_info */,
	4412 /* offset to inner register reg_sharpening_cu_a_points_pixval_th1_info */,
	4416 /* offset to inner register reg_sharpening_cu_a_points_pixval_th2_info */,
	4420 /* offset to inner register reg_sharpening_cu_a_points_pixval_th3_info */,
	4424 /* offset to inner register reg_sharpening_cu_a_points_pixval_th4_info */,
	4428 /* offset to inner register reg_sharpening_cu_b_points_pixval_th0_info */,
	4432 /* offset to inner register reg_sharpening_cu_b_points_pixval_th1_info */,
	4436 /* offset to inner register reg_sharpening_cu_b_points_pixval_th2_info */,
	4440 /* offset to inner register reg_sharpening_cu_b_points_pixval_th3_info */,
	4444 /* offset to inner register reg_sharpening_cu_b_points_pixval_th4_info */,
	4448 /* offset to inner register reg_sharpening_cu_x_points_noise_th0_info */,
	4452 /* offset to inner register reg_sharpening_cu_x_points_noise_th1_info */,
	4456 /* offset to inner register reg_sharpening_cu_x_points_noise_th2_info */,
	4460 /* offset to inner register reg_sharpening_cu_x_points_noise_th3_info */,
	4464 /* offset to inner register reg_sharpening_cu_x_points_noise_th4_info */,
	4468 /* offset to inner register reg_sharpening_cu_x_points_noise_th5_info */,
	4472 /* offset to inner register reg_sharpening_cu_a_points_noise_th0_info */,
	4476 /* offset to inner register reg_sharpening_cu_a_points_noise_th1_info */,
	4480 /* offset to inner register reg_sharpening_cu_a_points_noise_th2_info */,
	4484 /* offset to inner register reg_sharpening_cu_a_points_noise_th3_info */,
	4488 /* offset to inner register reg_sharpening_cu_a_points_noise_th4_info */,
	4492 /* offset to inner register reg_sharpening_cu_b_points_noise_th0_info */,
	4496 /* offset to inner register reg_sharpening_cu_b_points_noise_th1_info */,
	4500 /* offset to inner register reg_sharpening_cu_b_points_noise_th2_info */,
	4504 /* offset to inner register reg_sharpening_cu_b_points_noise_th3_info */,
	4508 /* offset to inner register reg_sharpening_cu_b_points_noise_th4_info */,
	4512 /* offset to inner register reg_sharpening_kernel_coeffs0_info */,
	4516 /* offset to inner register reg_sharpening_kernel_coeffs1_info */,
	4520 /* offset to inner register reg_sharpening_kernel_coeffs2_info */,
	4524 /* offset to inner register reg_sharpening_kernel_coeffs3_info */,
	4528 /* offset to inner register reg_sharpening_kernel_coeffs4_info */,
	4532 /* offset to inner register reg_sharpening_kernel_coeffs5_info */,
	4536 /* offset to inner register reg_overflow_chicken_bit_info */
};

/* inner memory addresses for slave port m_sl of device i_tnr6 */
static const int dai_ipu_top_tnr_top_i_tnr6_m_sl_regmem_addresses[] = {
	0x0
};

/* inner memory addresses for slave port sl_dmem_ip of device sp */
static const int dai_ipu_top_sp_control_tile_ps_sp_sl_dmem_ip_regmem_addresses[] = {
	2147483647 /* offset to inner memory config_icache */,
	0 /* offset to inner memory dmem */,
	2147483647 /* offset to inner memory qmem */,
	2147483647 /* offset to inner memory cmem */,
	2147483647 /* offset to inner memory xmem */
};

/* inner memory addresses for slave port sl_stat_ip of device sp */
static const int dai_ipu_top_sp_control_tile_ps_sp_sl_stat_ip_regmem_addresses[] = {
	2147483647 /* offset to inner memory config_icache */,
	0 /* offset to inner memory dmem */,
	2147483647 /* offset to inner memory qmem */,
	2147483647 /* offset to inner memory cmem */,
	2147483647 /* offset to inner memory xmem */,
	0 /* offset to inner register config_icache_stat_control_reg_0 */,
	4 /* offset to inner register start_address */,
	8 /* offset to inner register unused_2 */,
	12 /* offset to inner register unused_3 */,
	16 /* offset to inner register base_addr_seg_0_mi_config_icache_master */,
	20 /* offset to inner register base_info_seg_0_mi_config_icache_master */,
	24 /* offset to inner register base_info_override_seg_0_mi_config_icache_master */,
	28 /* offset to inner register base_addr_seg_0_mi_qmem_master_int */,
	32 /* offset to inner register unused_8 */,
	36 /* offset to inner register unused_9 */,
	40 /* offset to inner register base_addr_seg_0_mi_cmem_master_int */,
	44 /* offset to inner register base_info_seg_0_mi_cmem_master_int */,
	48 /* offset to inner register base_info_override_seg_0_mi_cmem_master_int */,
	52 /* offset to inner register base_addr_seg_1_mi_cmem_master_int */,
	56 /* offset to inner register base_info_seg_1_mi_cmem_master_int */,
	60 /* offset to inner register base_info_override_seg_1_mi_cmem_master_int */,
	64 /* offset to inner register base_addr_seg_2_mi_cmem_master_int */,
	68 /* offset to inner register base_info_seg_2_mi_cmem_master_int */,
	72 /* offset to inner register base_info_override_seg_2_mi_cmem_master_int */,
	76 /* offset to inner register base_addr_seg_3_mi_cmem_master_int */,
	80 /* offset to inner register base_info_seg_3_mi_cmem_master_int */,
	84 /* offset to inner register base_info_override_seg_3_mi_cmem_master_int */,
	88 /* offset to inner register base_addr_seg_0_mi_xmem_master_int */,
	92 /* offset to inner register base_info_seg_0_mi_xmem_master_int */,
	96 /* offset to inner register base_info_override_seg_0_mi_xmem_master_int */,
	100 /* offset to inner register base_addr_seg_1_mi_xmem_master_int */,
	104 /* offset to inner register base_info_seg_1_mi_xmem_master_int */,
	108 /* offset to inner register base_info_override_seg_1_mi_xmem_master_int */,
	112 /* offset to inner register base_addr_seg_2_mi_xmem_master_int */,
	116 /* offset to inner register base_info_seg_2_mi_xmem_master_int */,
	120 /* offset to inner register base_info_override_seg_2_mi_xmem_master_int */,
	124 /* offset to inner register base_addr_seg_3_mi_xmem_master_int */,
	128 /* offset to inner register base_info_seg_3_mi_xmem_master_int */,
	132 /* offset to inner register base_info_override_seg_3_mi_xmem_master_int */,
	136 /* offset to inner register unused_34 */,
	140 /* offset to inner register unused_35 */,
	144 /* offset to inner register unused_36 */,
	148 /* offset to inner register unused_37 */,
	152 /* offset to inner register unused_38 */,
	156 /* offset to inner register debug_pc */,
	160 /* offset to inner register config_icache_stat_control_reg_40 */,
	164 /* offset to inner register unused_41 */,
	168 /* offset to inner register pmem_slave_access */
};

/* bank address and strides for all register banks of device i_dfm */
static const dai_register_bank_t dai_ipu_top_bb_ff_fabric_top_i_dfm_registerbanktypes[NUM_DAI_DFM_RB_TYPES] = {
	{0, 16} /* stride of register bank dfm_dp_cmd_regs */,
	{1024, 16} /* stride of register bank dfm_dp_status_regs */,
	{2048, 32} /* stride of register bank dfm_empty_dp_cfg_regs */,
	{3072, 32} /* stride of register bank dfm_full_dp_cfg_regs */,
	{7680, 0} /* stride of register bank dfm_sys_regs */
};

/* inner memory addresses for slave port sl_x_c of device i_dfm */
static const int dai_ipu_top_bb_ff_fabric_top_i_dfm_sl_x_c_regmem_addresses[] = {
	4096 /* offset to inner memory dfm_cmd_bank */
};

/* bank address and strides for all register banks of device i_isl_ps_dfm */
static const dai_register_bank_t dai_ipu_top_isl_ctrl_ps_top_i_isl_ps_dfm_registerbanktypes[NUM_DAI_DFM_RB_TYPES] = {
	{0, 16} /* stride of register bank dfm_dp_cmd_regs */,
	{1024, 16} /* stride of register bank dfm_dp_status_regs */,
	{2048, 32} /* stride of register bank dfm_empty_dp_cfg_regs */,
	{3072, 32} /* stride of register bank dfm_full_dp_cfg_regs */,
	{7680, 0} /* stride of register bank dfm_sys_regs */
};

/* inner memory addresses for slave port sl_x_c of device i_isl_ps_dfm */
static const int dai_ipu_top_isl_ctrl_ps_top_i_isl_ps_dfm_sl_x_c_regmem_addresses[] = {
	4096 /* offset to inner memory dfm_cmd_bank */
};

/* bank address and strides for all register banks of device i_lbff_dfm */
static const dai_register_bank_t dai_ipu_top_lbff_infra_top_lbff_infra_i_lbff_dfm_registerbanktypes[NUM_DAI_DFM_RB_TYPES] = {
	{0, 16} /* stride of register bank dfm_dp_cmd_regs */,
	{1024, 16} /* stride of register bank dfm_dp_status_regs */,
	{2048, 32} /* stride of register bank dfm_empty_dp_cfg_regs */,
	{3072, 32} /* stride of register bank dfm_full_dp_cfg_regs */,
	{7680, 0} /* stride of register bank dfm_sys_regs */
};

/* inner memory addresses for slave port sl_x_c of device i_lbff_dfm */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_i_lbff_dfm_sl_x_c_regmem_addresses[] = {
	4096 /* offset to inner memory dfm_cmd_bank */
};

/* inner memory addresses for slave port crq_in of device dvs_controller */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_dvs_controller_crq_in_regmem_addresses[] = {
	0 /* offset to inner register reg_dvs_controller_cmd_fifo_tail_l0_info */,
	4 /* offset to inner register reg_dvs_controller_ack_addr_l0_info */,
	8 /* offset to inner register reg_dvs_controller_ack_data_l0_info */,
	12 /* offset to inner register reg_dvs_controller_cmd_fifo_tail_l1_info */,
	16 /* offset to inner register reg_dvs_controller_ack_addr_l1_info */,
	20 /* offset to inner register reg_dvs_controller_ack_data_l1_info */,
	24 /* offset to inner register reg_dvs_controller_cmd_fifo_tail_l2_info */,
	28 /* offset to inner register reg_dvs_controller_ack_addr_l2_info */,
	32 /* offset to inner register reg_dvs_controller_ack_data_l2_info */,
	36 /* offset to inner register reg_dvs_controller_ack_fifo_tail_info */,
	40 /* offset to inner register reg_dvs_controller_general_cnrl_info */,
	44 /* offset to inner register reg_dvs_controller_dvs_acc_acb_addr_info */,
	48 /* offset to inner register reg_dvs_controller_status0_info */,
	52 /* offset to inner register reg_dvs_controller_status1_info */,
	56 /* offset to inner register reg_dvs_controller_status2_info */,
	60 /* offset to inner register reg_dvs_controller_hw_assr_clear_info */,
	64 /* offset to inner register reg_dvs_controller_hw_assr_mask_info */,
	68 /* offset to inner register reg_dvs_controller_hw_assr_stat_info */,
	72 /* offset to inner register reg_dvs_controller_hw_assr_raw_stat_info */
};

/* inner memory addresses for slave port cio_m_upstream of device entry */
static const int dai_ipu_top_entry_cio_m_upstream_regmem_addresses[] = {
	0x0
};

/* inner memory addresses for slave port slv_in of device isa_ps_gp_reg */
static const int dai_ipu_top_isa_ps_top_isa_ps_cluster_isa_ps_gp_reg_slv_in_regmem_addresses[] = {
	0 /* offset to inner register orig_frame_size */,
	4 /* offset to inner register full_frame_size */,
	8 /* offset to inner register scaled_a_frame_size */,
	12 /* offset to inner register scaled_b_frame_size */,
	16 /* offset to inner register sis_a_frame_size */,
	20 /* offset to inner register sis_b_frame_size */,
	24 /* offset to inner register ackbus_srst_out */,
	28 /* offset to inner register input_corr_srst_out */,
	32 /* offset to inner register bayer_lsc_srst_out */,
	36 /* offset to inner register stat_3_a_srst_out */,
	40 /* offset to inner register bayer_dpc_pext_srst_out */,
	44 /* offset to inner register stat_paf_srst_out */,
	48 /* offset to inner register sis_a_srst_out */,
	52 /* offset to inner register sis_b_srst_out */,
	56 /* offset to inner register b2b_srst_out */,
	60 /* offset to inner register b2r_srst_out */,
	64 /* offset to inner register r2i_srst_out */,
	68 /* offset to inner register stat_fork_adapter_srst_out */,
	72 /* offset to inner register isa_orig_out_srst_out */,
	76 /* offset to inner register x2b_srst_out */,
	80 /* offset to inner register lsc_b2b_fork_adapter_srst_out */,
	84 /* offset to inner register isa_orig_out_demux_sel */,
	88 /* offset to inner register isa_scaled_a_out_demux_sel */,
	92 /* offset to inner register awb_mux_sel */,
	96 /* offset to inner register ae_mux_sel */,
	100 /* offset to inner register af_mux_sel */,
	104 /* offset to inner register isa_input_corr_demux_sel */,
	108 /* offset to inner register lsc_mux_sel */,
	112 /* offset to inner register lsc_demux_sel */,
	116 /* offset to inner register dpc_demux_sel */,
	120 /* offset to inner register dpc_mux_sel */,
	124 /* offset to inner register x2b_mux_sel */,
	128 /* offset to inner register x2b_demux_sel */,
	132 /* offset to inner register b2b_mux_sel */,
	136 /* offset to inner register isa_input_corr_port_blk */,
	140 /* offset to inner register awbmux_input_corr_port_blk */,
	144 /* offset to inner register aemux_input_corr_port_blk */,
	148 /* offset to inner register afmux_input_corr_port_blk */,
	152 /* offset to inner register awbmux_b2b_mux_port_blk */,
	156 /* offset to inner register aemux_b2b_mux_port_blk */,
	160 /* offset to inner register afmux_b2b_mux_port_blk */,
	164 /* offset to inner register paf_strmsync_cfg */,
	168 /* offset to inner register paf_src_sel */,
	172 /* offset to inner register paf_gddpc_port_blk */,
	176 /* offset to inner register paf_isa_ps_stream_port_blk */,
	180 /* offset to inner register paf_x2b_port_blk */,
	184 /* offset to inner register sis_a_port_blk */,
	188 /* offset to inner register sis_b_port_blk */,
	192 /* offset to inner register lsc_mux_input_corr_demux_port_blk */,
	196 /* offset to inner register dpc_mux_input_corr_demux_port_blk */,
	200 /* offset to inner register x2b_mux_input_corr_demux_port_blk */,
	204 /* offset to inner register dpc_mux_lsc_demux_port_blk */,
	208 /* offset to inner register x2b_mux_lsc_demux_port_blk */,
	212 /* offset to inner register lsc_mux_x2b_demux_port_blk */,
	216 /* offset to inner register dpc_mux_x2b_demux_port_blk */,
	220 /* offset to inner register b2b_mux_lsc_demux_port_blk */,
	224 /* offset to inner register b2b_mux_x2b_demux_port_blk */,
	228 /* offset to inner register lsc_mux_dpc_demux_port_blk */,
	232 /* offset to inner register b2b_mux_dpc_demux_port_blk */,
	236 /* offset to inner register x2b_mux_dpc_demux_port_blk */,
	240 /* offset to inner register b2b_b2b_mux_port_blk */,
	244 /* offset to inner register stat_b2b_mux_port_blk */,
	248 /* offset to inner register stat_input_corr_mux_port_blk */,
	252 /* offset to inner register sis_a_b2b_port_blk */,
	256 /* offset to inner register sis_b_b2b_port_blk */,
	260 /* offset to inner register isa_orig_b2b_port_blk */,
	264 /* offset to inner register b2r_b2b_port_blk */,
	268 /* offset to inner register isa_scaled_a_out_r2i_port_blk */,
	272 /* offset to inner register isa_scaled_b_out_r2i_port_blk */,
	276 /* offset to inner register isa_full_out_r2i_port_blk */,
	280 /* offset to inner register ir_depth_out_x2b_port_blk */,
	284 /* offset to inner register sve_rgbir_bp_mux_demux_sel */,
	288 /* offset to inner register ir_depth_mux_sel */,
	292 /* offset to inner register pif_yuv_mode */,
	296 /* offset to inner register input_s_corr_srst_out */,
	300 /* offset to inner register input_m_corr_srst_out */,
	304 /* offset to inner register isa_main_input_dol_demux_sel */,
	308 /* offset to inner register dol_mux_sel */,
	312 /* offset to inner register isa_main_input_dol_demux_port_blk */,
	316 /* offset to inner register dol_srst_out */,
	320 /* offset to inner register orig_padded_frame_size */,
	324 /* offset to inner register spare_0 */,
	328 /* offset to inner register spare_1 */,
	332 /* offset to inner register spare_2 */,
	336 /* offset to inner register spare_3 */
};

/* inner memory addresses for slave port slv_in of device gpregs */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_gpregs_slv_in_regmem_addresses[] = {
	0 /* offset to inner register fta_srst_out */,
	4 /* offset to inner register s2v_c_srst_out */,
	8 /* offset to inner register s2v_d_srst_out */,
	12 /* offset to inner register s2v_e_srst_out */,
	16 /* offset to inner register s2v_f_srst_out */,
	20 /* offset to inner register s2v_g_srst_out */,
	24 /* offset to inner register s2v_h_srst_out */,
	28 /* offset to inner register v2s_1_srst_out */,
	32 /* offset to inner register v2s_4_srst_out */,
	36 /* offset to inner register v2s_5_srst_out */,
	40 /* offset to inner register dfm_srst_out */,
	44 /* offset to inner register w2n_isa_strm_orig_srst_out */,
	48 /* offset to inner register w2n_isa_strm_scaled_srst_out */,
	52 /* offset to inner register dvs_ctrl_srst_out */,
	56 /* offset to inner register v2s_1_output_mux_sel */,
	60 /* offset to inner register str2vec_c_frame_size */,
	64 /* offset to inner register str2vec_d_frame_size */,
	68 /* offset to inner register str2vec_e_frame_size */,
	72 /* offset to inner register str2vec_f_frame_size */,
	76 /* offset to inner register str2vec_g_frame_size */,
	80 /* offset to inner register str2vec_h_frame_size */
};

/* inner memory addresses for slave port crq_in of device gdc_mbr */
static const int dai_ipu_top_gdc_top_gdc_mbr_crq_in_regmem_addresses[] = {
	0 /* offset to inner register reg_dma_hb_de_queue_ack_info */,
	4 /* offset to inner register reg_dma_int_de_queue_ack_info */,
	8 /* offset to inner register reg_dma_lb_de_queue_ack_info */,
	12 /* offset to inner register reg_dma_hb_done_ack_info */,
	16 /* offset to inner register reg_dma_int_done_ack_info */,
	20 /* offset to inner register reg_dma_lb_done_ack_info */,
	24 /* offset to inner register reg_ch0_ip_buf_release_addr_info */,
	28 /* offset to inner register reg_ch1_ip_buf_release_addr_info */,
	32 /* offset to inner register reg_ch2_ip_buf_release_addr_info */,
	36 /* offset to inner register reg_ch3_ip_buf_release_addr_info */,
	40 /* offset to inner register reg_activate_command_info */,
	44 /* offset to inner register reg_fragment_ack_addr_info */,
	48 /* offset to inner register reg_fragment_ack_data_info */,
	52 /* offset to inner register reg_general_cntl_register_info */,
	56 /* offset to inner register reg_gdc_stride_reg_offset_info */,
	60 /* offset to inner register reg_gdc_tnr_cmd_addr_info */,
	64 /* offset to inner register reg_mbr_frame_init_info */,
	68 /* offset to inner register reg_tetragon_array_stride_info */,
	72 /* offset to inner register reg_dma_lb_channel_id_info */,
	76 /* offset to inner register reg_dma_lb_req_queue_size_info */,
	80 /* offset to inner register reg_dma_lb_req_queue_addr_info */,
	84 /* offset to inner register reg_dma_lb_inst_format_info */,
	88 /* offset to inner register reg_ext_dma_inst_format_info */,
	92 /* offset to inner register reg_int_dma_inst_format_info */,
	96 /* offset to inner register reg_start_blockid_x_info */,
	100 /* offset to inner register reg_start_blockid_y_info */,
	104 /* offset to inner register reg_op_block_width_info */,
	108 /* offset to inner register reg_op_block_height_info */,
	112 /* offset to inner register reg_op_fragment_height_info */,
	116 /* offset to inner register reg_op_fragment_width_info */,
	120 /* offset to inner register reg_dma_hb_req_queue_size_info */,
	124 /* offset to inner register reg_dma_int_req_queue_size_info */,
	128 /* offset to inner register reg_grid_point_top0_x0_info */,
	132 /* offset to inner register reg_grid_point_top0_y0_info */,
	136 /* offset to inner register reg_grid_point_top0_x1_info */,
	140 /* offset to inner register reg_grid_point_top0_y1_info */,
	144 /* offset to inner register reg_grid_point_top0_x2_info */,
	148 /* offset to inner register reg_grid_point_top0_y2_info */,
	152 /* offset to inner register reg_grid_point_top0_x3_info */,
	156 /* offset to inner register reg_grid_point_top0_y3_info */,
	160 /* offset to inner register reg_grid_point_top0_x4_info */,
	164 /* offset to inner register reg_grid_point_top0_y4_info */,
	168 /* offset to inner register reg_grid_point_top0_x5_info */,
	172 /* offset to inner register reg_grid_point_top0_y5_info */,
	176 /* offset to inner register reg_grid_point_top0_x6_info */,
	180 /* offset to inner register reg_grid_point_top0_y6_info */,
	184 /* offset to inner register reg_grid_point_top0_x7_info */,
	188 /* offset to inner register reg_grid_point_top0_y7_info */,
	192 /* offset to inner register reg_grid_point_top1_x0_info */,
	196 /* offset to inner register reg_grid_point_top1_y0_info */,
	200 /* offset to inner register reg_grid_point_top1_x1_info */,
	204 /* offset to inner register reg_grid_point_top1_y1_info */,
	208 /* offset to inner register reg_grid_point_top1_x2_info */,
	212 /* offset to inner register reg_grid_point_top1_y2_info */,
	216 /* offset to inner register reg_grid_point_top1_x3_info */,
	220 /* offset to inner register reg_grid_point_top1_y3_info */,
	224 /* offset to inner register reg_grid_point_top1_x4_info */,
	228 /* offset to inner register reg_grid_point_top1_y4_info */,
	232 /* offset to inner register reg_grid_point_top1_x5_info */,
	236 /* offset to inner register reg_grid_point_top1_y5_info */,
	240 /* offset to inner register reg_grid_point_top1_x6_info */,
	244 /* offset to inner register reg_grid_point_top1_y6_info */,
	248 /* offset to inner register reg_grid_point_top1_x7_info */,
	252 /* offset to inner register reg_grid_point_top1_y7_info */,
	256 /* offset to inner register reg_grid_point_bot0_x0_info */,
	260 /* offset to inner register reg_grid_point_bot0_y0_info */,
	264 /* offset to inner register reg_grid_point_bot0_x1_info */,
	268 /* offset to inner register reg_grid_point_bot0_y1_info */,
	272 /* offset to inner register reg_grid_point_bot0_x2_info */,
	276 /* offset to inner register reg_grid_point_bot0_y2_info */,
	280 /* offset to inner register reg_grid_point_bot0_x3_info */,
	284 /* offset to inner register reg_grid_point_bot0_y3_info */,
	288 /* offset to inner register reg_grid_point_bot0_x4_info */,
	292 /* offset to inner register reg_grid_point_bot0_y4_info */,
	296 /* offset to inner register reg_grid_point_bot0_x5_info */,
	300 /* offset to inner register reg_grid_point_bot0_y5_info */,
	304 /* offset to inner register reg_grid_point_bot0_x6_info */,
	308 /* offset to inner register reg_grid_point_bot0_y6_info */,
	312 /* offset to inner register reg_grid_point_bot0_x7_info */,
	316 /* offset to inner register reg_grid_point_bot0_y7_info */,
	320 /* offset to inner register reg_grid_point_bot1_x0_info */,
	324 /* offset to inner register reg_grid_point_bot1_y0_info */,
	328 /* offset to inner register reg_grid_point_bot1_x1_info */,
	332 /* offset to inner register reg_grid_point_bot1_y1_info */,
	336 /* offset to inner register reg_grid_point_bot1_x2_info */,
	340 /* offset to inner register reg_grid_point_bot1_y2_info */,
	344 /* offset to inner register reg_grid_point_bot1_x3_info */,
	348 /* offset to inner register reg_grid_point_bot1_y3_info */,
	352 /* offset to inner register reg_grid_point_bot1_x4_info */,
	356 /* offset to inner register reg_grid_point_bot1_y4_info */,
	360 /* offset to inner register reg_grid_point_bot1_x5_info */,
	364 /* offset to inner register reg_grid_point_bot1_y5_info */,
	368 /* offset to inner register reg_grid_point_bot1_x6_info */,
	372 /* offset to inner register reg_grid_point_bot1_y6_info */,
	376 /* offset to inner register reg_grid_point_bot1_x7_info */,
	380 /* offset to inner register reg_grid_point_bot1_y7_info */,
	384 /* offset to inner register reg_mbr_hom_set0_const0_info */,
	388 /* offset to inner register reg_mbr_hom_set0_const1_info */,
	392 /* offset to inner register reg_mbr_hom_set0_const2_info */,
	396 /* offset to inner register reg_mbr_hom_set0_const3_info */,
	400 /* offset to inner register reg_mbr_hom_set0_const4_info */,
	404 /* offset to inner register reg_mbr_hom_set0_const5_info */,
	408 /* offset to inner register reg_mbr_hom_set0_const6_info */,
	412 /* offset to inner register reg_mbr_hom_set0_const7_info */,
	416 /* offset to inner register reg_mbr_hom_set0_const8_info */,
	420 /* offset to inner register reg_mbr_hom_set1_const0_info */,
	424 /* offset to inner register reg_mbr_hom_set1_const1_info */,
	428 /* offset to inner register reg_mbr_hom_set1_const2_info */,
	432 /* offset to inner register reg_mbr_hom_set1_const3_info */,
	436 /* offset to inner register reg_mbr_hom_set1_const4_info */,
	440 /* offset to inner register reg_mbr_hom_set1_const5_info */,
	444 /* offset to inner register reg_mbr_hom_set1_const6_info */,
	448 /* offset to inner register reg_mbr_hom_set1_const7_info */,
	452 /* offset to inner register reg_mbr_hom_set1_const8_info */,
	456 /* offset to inner register reg_mbr_hom_set2_const0_info */,
	460 /* offset to inner register reg_mbr_hom_set2_const1_info */,
	464 /* offset to inner register reg_mbr_hom_set2_const2_info */,
	468 /* offset to inner register reg_mbr_hom_set2_const3_info */,
	472 /* offset to inner register reg_mbr_hom_set2_const4_info */,
	476 /* offset to inner register reg_mbr_hom_set2_const5_info */,
	480 /* offset to inner register reg_mbr_hom_set2_const6_info */,
	484 /* offset to inner register reg_mbr_hom_set2_const7_info */,
	488 /* offset to inner register reg_mbr_hom_set2_const8_info */,
	492 /* offset to inner register reg_mbr_hom_set3_const0_info */,
	496 /* offset to inner register reg_mbr_hom_set3_const1_info */,
	500 /* offset to inner register reg_mbr_hom_set3_const2_info */,
	504 /* offset to inner register reg_mbr_hom_set3_const3_info */,
	508 /* offset to inner register reg_mbr_hom_set3_const4_info */,
	512 /* offset to inner register reg_mbr_hom_set3_const5_info */,
	516 /* offset to inner register reg_mbr_hom_set3_const6_info */,
	520 /* offset to inner register reg_mbr_hom_set3_const7_info */,
	524 /* offset to inner register reg_mbr_hom_set3_const8_info */,
	528 /* offset to inner register reg_mbr_hom_set4_const0_info */,
	532 /* offset to inner register reg_mbr_hom_set4_const1_info */,
	536 /* offset to inner register reg_mbr_hom_set4_const2_info */,
	540 /* offset to inner register reg_mbr_hom_set4_const3_info */,
	544 /* offset to inner register reg_mbr_hom_set4_const4_info */,
	548 /* offset to inner register reg_mbr_hom_set4_const5_info */,
	552 /* offset to inner register reg_mbr_hom_set4_const6_info */,
	556 /* offset to inner register reg_mbr_hom_set4_const7_info */,
	560 /* offset to inner register reg_mbr_hom_set4_const8_info */,
	564 /* offset to inner register reg_mbr_hom_set5_const0_info */,
	568 /* offset to inner register reg_mbr_hom_set5_const1_info */,
	572 /* offset to inner register reg_mbr_hom_set5_const2_info */,
	576 /* offset to inner register reg_mbr_hom_set5_const3_info */,
	580 /* offset to inner register reg_mbr_hom_set5_const4_info */,
	584 /* offset to inner register reg_mbr_hom_set5_const5_info */,
	588 /* offset to inner register reg_mbr_hom_set5_const6_info */,
	592 /* offset to inner register reg_mbr_hom_set5_const7_info */,
	596 /* offset to inner register reg_mbr_hom_set5_const8_info */,
	600 /* offset to inner register reg_mbr_hom_set6_const0_info */,
	604 /* offset to inner register reg_mbr_hom_set6_const1_info */,
	608 /* offset to inner register reg_mbr_hom_set6_const2_info */,
	612 /* offset to inner register reg_mbr_hom_set6_const3_info */,
	616 /* offset to inner register reg_mbr_hom_set6_const4_info */,
	620 /* offset to inner register reg_mbr_hom_set6_const5_info */,
	624 /* offset to inner register reg_mbr_hom_set6_const6_info */,
	628 /* offset to inner register reg_mbr_hom_set6_const7_info */,
	632 /* offset to inner register reg_mbr_hom_set6_const8_info */,
	636 /* offset to inner register reg_mbr_hom_set7_const0_info */,
	640 /* offset to inner register reg_mbr_hom_set7_const1_info */,
	644 /* offset to inner register reg_mbr_hom_set7_const2_info */,
	648 /* offset to inner register reg_mbr_hom_set7_const3_info */,
	652 /* offset to inner register reg_mbr_hom_set7_const4_info */,
	656 /* offset to inner register reg_mbr_hom_set7_const5_info */,
	660 /* offset to inner register reg_mbr_hom_set7_const6_info */,
	664 /* offset to inner register reg_mbr_hom_set7_const7_info */,
	668 /* offset to inner register reg_mbr_hom_set7_const8_info */,
	672 /* offset to inner register reg_mbr_hom_set8_const0_info */,
	676 /* offset to inner register reg_mbr_hom_set8_const1_info */,
	680 /* offset to inner register reg_mbr_hom_set8_const2_info */,
	684 /* offset to inner register reg_mbr_hom_set8_const3_info */,
	688 /* offset to inner register reg_mbr_hom_set8_const4_info */,
	692 /* offset to inner register reg_mbr_hom_set8_const5_info */,
	696 /* offset to inner register reg_mbr_hom_set8_const6_info */,
	700 /* offset to inner register reg_mbr_hom_set8_const7_info */,
	704 /* offset to inner register reg_mbr_hom_set8_const8_info */,
	708 /* offset to inner register reg_mbr_hom_set9_const0_info */,
	712 /* offset to inner register reg_mbr_hom_set9_const1_info */,
	716 /* offset to inner register reg_mbr_hom_set9_const2_info */,
	720 /* offset to inner register reg_mbr_hom_set9_const3_info */,
	724 /* offset to inner register reg_mbr_hom_set9_const4_info */,
	728 /* offset to inner register reg_mbr_hom_set9_const5_info */,
	732 /* offset to inner register reg_mbr_hom_set9_const6_info */,
	736 /* offset to inner register reg_mbr_hom_set9_const7_info */,
	740 /* offset to inner register reg_mbr_hom_set9_const8_info */,
	744 /* offset to inner register reg_mbr_hom_set10_const0_info */,
	748 /* offset to inner register reg_mbr_hom_set10_const1_info */,
	752 /* offset to inner register reg_mbr_hom_set10_const2_info */,
	756 /* offset to inner register reg_mbr_hom_set10_const3_info */,
	760 /* offset to inner register reg_mbr_hom_set10_const4_info */,
	764 /* offset to inner register reg_mbr_hom_set10_const5_info */,
	768 /* offset to inner register reg_mbr_hom_set10_const6_info */,
	772 /* offset to inner register reg_mbr_hom_set10_const7_info */,
	776 /* offset to inner register reg_mbr_hom_set10_const8_info */,
	780 /* offset to inner register reg_mbr_hom_set11_const0_info */,
	784 /* offset to inner register reg_mbr_hom_set11_const1_info */,
	788 /* offset to inner register reg_mbr_hom_set11_const2_info */,
	792 /* offset to inner register reg_mbr_hom_set11_const3_info */,
	796 /* offset to inner register reg_mbr_hom_set11_const4_info */,
	800 /* offset to inner register reg_mbr_hom_set11_const5_info */,
	804 /* offset to inner register reg_mbr_hom_set11_const6_info */,
	808 /* offset to inner register reg_mbr_hom_set11_const7_info */,
	812 /* offset to inner register reg_mbr_hom_set11_const8_info */,
	816 /* offset to inner register reg_mbr_hom_set12_const0_info */,
	820 /* offset to inner register reg_mbr_hom_set12_const1_info */,
	824 /* offset to inner register reg_mbr_hom_set12_const2_info */,
	828 /* offset to inner register reg_mbr_hom_set12_const3_info */,
	832 /* offset to inner register reg_mbr_hom_set12_const4_info */,
	836 /* offset to inner register reg_mbr_hom_set12_const5_info */,
	840 /* offset to inner register reg_mbr_hom_set12_const6_info */,
	844 /* offset to inner register reg_mbr_hom_set12_const7_info */,
	848 /* offset to inner register reg_mbr_hom_set12_const8_info */,
	852 /* offset to inner register reg_mbr_hom_set13_const0_info */,
	856 /* offset to inner register reg_mbr_hom_set13_const1_info */,
	860 /* offset to inner register reg_mbr_hom_set13_const2_info */,
	864 /* offset to inner register reg_mbr_hom_set13_const3_info */,
	868 /* offset to inner register reg_mbr_hom_set13_const4_info */,
	872 /* offset to inner register reg_mbr_hom_set13_const5_info */,
	876 /* offset to inner register reg_mbr_hom_set13_const6_info */,
	880 /* offset to inner register reg_mbr_hom_set13_const7_info */,
	884 /* offset to inner register reg_mbr_hom_set13_const8_info */,
	888 /* offset to inner register reg_mbr_hom_set14_const0_info */,
	892 /* offset to inner register reg_mbr_hom_set14_const1_info */,
	896 /* offset to inner register reg_mbr_hom_set14_const2_info */,
	900 /* offset to inner register reg_mbr_hom_set14_const3_info */,
	904 /* offset to inner register reg_mbr_hom_set14_const4_info */,
	908 /* offset to inner register reg_mbr_hom_set14_const5_info */,
	912 /* offset to inner register reg_mbr_hom_set14_const6_info */,
	916 /* offset to inner register reg_mbr_hom_set14_const7_info */,
	920 /* offset to inner register reg_mbr_hom_set14_const8_info */,
	924 /* offset to inner register reg_mbr_hom_set15_const0_info */,
	928 /* offset to inner register reg_mbr_hom_set15_const1_info */,
	932 /* offset to inner register reg_mbr_hom_set15_const2_info */,
	936 /* offset to inner register reg_mbr_hom_set15_const3_info */,
	940 /* offset to inner register reg_mbr_hom_set15_const4_info */,
	944 /* offset to inner register reg_mbr_hom_set15_const5_info */,
	948 /* offset to inner register reg_mbr_hom_set15_const6_info */,
	952 /* offset to inner register reg_mbr_hom_set15_const7_info */,
	956 /* offset to inner register reg_mbr_hom_set15_const8_info */,
	960 /* offset to inner register reg_mbr_hom_offset_set0_info */,
	964 /* offset to inner register reg_mbr_hom_offset_set1_info */,
	968 /* offset to inner register reg_mbr_hom_offset_set2_info */,
	972 /* offset to inner register reg_mbr_hom_offset_set3_info */,
	976 /* offset to inner register reg_mbr_hom_offset_set4_info */,
	980 /* offset to inner register reg_mbr_hom_offset_set5_info */,
	984 /* offset to inner register reg_mbr_hom_offset_set6_info */,
	988 /* offset to inner register reg_mbr_hom_offset_set7_info */,
	992 /* offset to inner register reg_mbr_hom_offset_set8_info */,
	996 /* offset to inner register reg_mbr_hom_offset_set9_info */,
	1000 /* offset to inner register reg_mbr_hom_offset_set10_info */,
	1004 /* offset to inner register reg_mbr_hom_offset_set11_info */,
	1008 /* offset to inner register reg_mbr_hom_offset_set12_info */,
	1012 /* offset to inner register reg_mbr_hom_offset_set13_info */,
	1016 /* offset to inner register reg_mbr_hom_offset_set14_info */,
	1020 /* offset to inner register reg_mbr_hom_offset_set15_info */,
	1024 /* offset to inner register reg_mbr_dewarp_y_scale_factor_info */,
	1028 /* offset to inner register reg_mbr_dewarp_start_angle_info */,
	1032 /* offset to inner register reg_mbr_dewarp_relative_inner_radius_info */,
	1036 /* offset to inner register reg_mbr_dewarp_inner_radius_info */,
	1040 /* offset to inner register reg_mbr_dewarp_outer_radius_inv_info */,
	1044 /* offset to inner register reg_mbr_dewarp_center_coord_info */,
	1048 /* offset to inner register reg_mbr_dewarp_out_height_inv_info */,
	1052 /* offset to inner register reg_mbr_ldc_center_coord_info */,
	1056 /* offset to inner register reg_mbr_ldc_y_scale_info */,
	1060 /* offset to inner register reg_mbr_ldc_ru_max_inv_info */,
	1064 /* offset to inner register reg_mbr_input_image_width_info */,
	1068 /* offset to inner register reg_mbr_input_image_height_info */,
	1088 /* offset to inner register reg_ch0_dma_hb_unit_desc_id_info */,
	1092 /* offset to inner register reg_ch0_dma_hb_channel_desc_id_info */,
	1096 /* offset to inner register reg_ch0_dma_hb_spana_desc_id_info */,
	1100 /* offset to inner register reg_ch0_dma_hb_spanb_desc_id_info */,
	1104 /* offset to inner register reg_ch0_dma_hb_terminala_descr_id_info */,
	1108 /* offset to inner register reg_ch0_dma_hb_terminalb_descr_id_info */,
	1112 /* offset to inner register reg_ch0_dma_unit_descr_addr_info */,
	1120 /* offset to inner register reg_ch0_dma_span_descr_addr_info */,
	1124 /* offset to inner register reg_ch0_dma_unit_loc_dst_addr_info */,
	1136 /* offset to inner register reg_ch0_dma_terminal_descr_addr_info */,
	1140 /* offset to inner register reg_ch0_dma_terminal_buf1_descr_addr_info */,
	1144 /* offset to inner register reg_ch0_coord_ratio_info */,
	1148 /* offset to inner register reg_ch0_dma_instruction_req_addr_info */,
	1152 /* offset to inner register reg_ch0_dma_ch_ack_mode_addr_info */,
	1156 /* offset to inner register reg_ch0_dma_int_unit_desc_id_info */,
	1160 /* offset to inner register reg_ch0_dma_int_channel_desc_id_info */,
	1164 /* offset to inner register reg_ch0_dma_int_spana_desc_id_info */,
	1168 /* offset to inner register reg_ch0_dma_int_spanb_desc_id_info */,
	1172 /* offset to inner register reg_ch0_dma_int_terminala_descr_id_info */,
	1176 /* offset to inner register reg_ch0_dma_int_terminalb_descr_id_info */,
	1180 /* offset to inner register reg_ch0_dma_int_unit_width_addr_info */,
	1184 /* offset to inner register reg_ch0_dma_int_unit_height_addr_info */,
	1188 /* offset to inner register reg_ch0_dma_int_unit_loc_src_addr_info */,
	1192 /* offset to inner register reg_ch0_dma_int_unit_loc_dst_addr_info */,
	1200 /* offset to inner register reg_ch0_dma_int_terminal_a_descr_addr_info */,
	1204 /* offset to inner register reg_ch0_dma_int_terminal_b_descr_addr_info */,
	1216 /* offset to inner register reg_ch0_int_dma_instruction_req_addr_info */,
	1228 /* offset to inner register reg_ch0_ip_num_buf_info */,
	1232 /* offset to inner register reg_ch0_ip_buf_addr_info */,
	1236 /* offset to inner register reg_ch0_ip_buf_stride_info */,
	1240 /* offset to inner register reg_ch0_ip_buf_line_stride_info */,
	1244 /* offset to inner register reg_ch0_data_ack_addr_info */,
	1248 /* offset to inner register reg_ch0_data_ack_message_info */,
	1252 /* offset to inner register reg_ch0_top0_left_offset_info */,
	1256 /* offset to inner register reg_ch0_cmd_info */,
	1260 /* offset to inner register reg_ch0_block_erosion_info */,
	1344 /* offset to inner register reg_ch1_dma_hb_unit_desc_id_info */,
	1348 /* offset to inner register reg_ch1_dma_hb_channel_desc_id_info */,
	1352 /* offset to inner register reg_ch1_dma_hb_spana_desc_id_info */,
	1356 /* offset to inner register reg_ch1_dma_hb_spanb_desc_id_info */,
	1360 /* offset to inner register reg_ch1_dma_hb_terminala_descr_id_info */,
	1364 /* offset to inner register reg_ch1_dma_hb_terminalb_descr_id_info */,
	1368 /* offset to inner register reg_ch1_dma_unit_descr_addr_info */,
	1376 /* offset to inner register reg_ch1_dma_span_descr_addr_info */,
	1380 /* offset to inner register reg_ch1_dma_unit_loc_dst_addr_info */,
	1392 /* offset to inner register reg_ch1_dma_terminal_descr_addr_info */,
	1396 /* offset to inner register reg_ch1_dma_terminal_buf1_descr_addr_info */,
	1400 /* offset to inner register reg_ch1_coord_ratio_info */,
	1404 /* offset to inner register reg_ch1_dma_instruction_req_addr_info */,
	1408 /* offset to inner register reg_ch1_dma_ch_ack_mode_addr_info */,
	1412 /* offset to inner register reg_ch1_dma_int_unit_desc_id_info */,
	1416 /* offset to inner register reg_ch1_dma_int_channel_desc_id_info */,
	1420 /* offset to inner register reg_ch1_dma_int_spana_desc_id_info */,
	1424 /* offset to inner register reg_ch1_dma_int_spanb_desc_id_info */,
	1428 /* offset to inner register reg_ch1_dma_int_terminala_descr_id_info */,
	1432 /* offset to inner register reg_ch1_dma_int_terminalb_descr_id_info */,
	1436 /* offset to inner register reg_ch1_dma_int_unit_width_addr_info */,
	1440 /* offset to inner register reg_ch1_dma_int_unit_height_addr_info */,
	1444 /* offset to inner register reg_ch1_dma_int_unit_loc_src_addr_info */,
	1448 /* offset to inner register reg_ch1_dma_int_unit_loc_dst_addr_info */,
	1456 /* offset to inner register reg_ch1_dma_int_terminal_a_descr_addr_info */,
	1460 /* offset to inner register reg_ch1_dma_int_terminal_b_descr_addr_info */,
	1472 /* offset to inner register reg_ch1_int_dma_instruction_req_addr_info */,
	1484 /* offset to inner register reg_ch1_ip_num_buf_info */,
	1488 /* offset to inner register reg_ch1_ip_buf_addr_info */,
	1492 /* offset to inner register reg_ch1_ip_buf_stride_info */,
	1496 /* offset to inner register reg_ch1_ip_buf_line_stride_info */,
	1500 /* offset to inner register reg_ch1_data_ack_addr_info */,
	1504 /* offset to inner register reg_ch1_data_ack_message_info */,
	1508 /* offset to inner register reg_ch1_top0_left_offset_info */,
	1512 /* offset to inner register reg_ch1_cmd_info */,
	1516 /* offset to inner register reg_ch1_block_erosion_info */,
	1600 /* offset to inner register reg_ch2_dma_hb_unit_desc_id_info */,
	1604 /* offset to inner register reg_ch2_dma_hb_channel_desc_id_info */,
	1608 /* offset to inner register reg_ch2_dma_hb_spana_desc_id_info */,
	1612 /* offset to inner register reg_ch2_dma_hb_spanb_desc_id_info */,
	1616 /* offset to inner register reg_ch2_dma_hb_terminala_descr_id_info */,
	1620 /* offset to inner register reg_ch2_dma_hb_terminalb_descr_id_info */,
	1624 /* offset to inner register reg_ch2_dma_unit_descr_addr_info */,
	1632 /* offset to inner register reg_ch2_dma_span_descr_addr_info */,
	1636 /* offset to inner register reg_ch2_dma_unit_loc_dst_addr_info */,
	1648 /* offset to inner register reg_ch2_dma_terminal_descr_addr_info */,
	1652 /* offset to inner register reg_ch2_dma_terminal_buf1_descr_addr_info */,
	1656 /* offset to inner register reg_ch2_coord_ratio_info */,
	1660 /* offset to inner register reg_ch2_dma_instruction_req_addr_info */,
	1664 /* offset to inner register reg_ch2_dma_ch_ack_mode_addr_info */,
	1668 /* offset to inner register reg_ch2_dma_int_unit_desc_id_info */,
	1672 /* offset to inner register reg_ch2_dma_int_channel_desc_id_info */,
	1676 /* offset to inner register reg_ch2_dma_int_spana_desc_id_info */,
	1680 /* offset to inner register reg_ch2_dma_int_spanb_desc_id_info */,
	1684 /* offset to inner register reg_ch2_dma_int_terminala_descr_id_info */,
	1688 /* offset to inner register reg_ch2_dma_int_terminalb_descr_id_info */,
	1692 /* offset to inner register reg_ch2_dma_int_unit_width_addr_info */,
	1696 /* offset to inner register reg_ch2_dma_int_unit_height_addr_info */,
	1700 /* offset to inner register reg_ch2_dma_int_unit_loc_src_addr_info */,
	1704 /* offset to inner register reg_ch2_dma_int_unit_loc_dst_addr_info */,
	1712 /* offset to inner register reg_ch2_dma_int_terminal_a_descr_addr_info */,
	1716 /* offset to inner register reg_ch2_dma_int_terminal_b_descr_addr_info */,
	1728 /* offset to inner register reg_ch2_int_dma_instruction_req_addr_info */,
	1740 /* offset to inner register reg_ch2_ip_num_buf_info */,
	1744 /* offset to inner register reg_ch2_ip_buf_addr_info */,
	1748 /* offset to inner register reg_ch2_ip_buf_stride_info */,
	1752 /* offset to inner register reg_ch2_ip_buf_line_stride_info */,
	1756 /* offset to inner register reg_ch2_data_ack_addr_info */,
	1760 /* offset to inner register reg_ch2_data_ack_message_info */,
	1764 /* offset to inner register reg_ch2_top0_left_offset_info */,
	1768 /* offset to inner register reg_ch2_cmd_info */,
	1772 /* offset to inner register reg_ch2_block_erosion_info */,
	1856 /* offset to inner register reg_ch3_dma_hb_unit_desc_id_info */,
	1860 /* offset to inner register reg_ch3_dma_hb_channel_desc_id_info */,
	1864 /* offset to inner register reg_ch3_dma_hb_spana_desc_id_info */,
	1868 /* offset to inner register reg_ch3_dma_hb_spanb_desc_id_info */,
	1872 /* offset to inner register reg_ch3_dma_hb_terminala_descr_id_info */,
	1876 /* offset to inner register reg_ch3_dma_hb_terminalb_descr_id_info */,
	1880 /* offset to inner register reg_ch3_dma_unit_descr_addr_info */,
	1888 /* offset to inner register reg_ch3_dma_span_descr_addr_info */,
	1892 /* offset to inner register reg_ch3_dma_unit_loc_dst_addr_info */,
	1904 /* offset to inner register reg_ch3_dma_terminal_descr_addr_info */,
	1908 /* offset to inner register reg_ch3_dma_terminal_buf1_descr_addr_info */,
	1912 /* offset to inner register reg_ch3_coord_ratio_info */,
	1916 /* offset to inner register reg_ch3_dma_instruction_req_addr_info */,
	1920 /* offset to inner register reg_ch3_dma_ch_ack_mode_addr_info */,
	1924 /* offset to inner register reg_ch3_dma_int_unit_desc_id_info */,
	1928 /* offset to inner register reg_ch3_dma_int_channel_desc_id_info */,
	1932 /* offset to inner register reg_ch3_dma_int_spana_desc_id_info */,
	1936 /* offset to inner register reg_ch3_dma_int_spanb_desc_id_info */,
	1940 /* offset to inner register reg_ch3_dma_int_terminala_descr_id_info */,
	1944 /* offset to inner register reg_ch3_dma_int_terminalb_descr_id_info */,
	1948 /* offset to inner register reg_ch3_dma_int_unit_width_addr_info */,
	1952 /* offset to inner register reg_ch3_dma_int_unit_height_addr_info */,
	1956 /* offset to inner register reg_ch3_dma_int_unit_loc_src_addr_info */,
	1960 /* offset to inner register reg_ch3_dma_int_unit_loc_dst_addr_info */,
	1968 /* offset to inner register reg_ch3_dma_int_terminal_a_descr_addr_info */,
	1972 /* offset to inner register reg_ch3_dma_int_terminal_b_descr_addr_info */,
	1984 /* offset to inner register reg_ch3_int_dma_instruction_req_addr_info */,
	1996 /* offset to inner register reg_ch3_ip_num_buf_info */,
	2000 /* offset to inner register reg_ch3_ip_buf_addr_info */,
	2004 /* offset to inner register reg_ch3_ip_buf_stride_info */,
	2008 /* offset to inner register reg_ch3_ip_buf_line_stride_info */,
	2012 /* offset to inner register reg_ch3_data_ack_addr_info */,
	2016 /* offset to inner register reg_ch3_data_ack_message_info */,
	2020 /* offset to inner register reg_ch3_top0_left_offset_info */,
	2024 /* offset to inner register reg_ch3_cmd_info */,
	2028 /* offset to inner register reg_ch3_block_erosion_info */,
	2112 /* offset to inner register reg_mbr_gdc_modep_info */,
	2116 /* offset to inner register reg_mbr_rotation_matrix_const0_info */,
	2120 /* offset to inner register reg_mbr_rotation_matrix_const1_info */,
	2124 /* offset to inner register reg_mbr_rotation_matrix_const2_info */,
	2128 /* offset to inner register reg_mbr_rotation_matrix_const3_info */,
	2132 /* offset to inner register reg_mbr_rotation_matrix_const4_info */,
	2136 /* offset to inner register reg_mbr_rotation_matrix_const5_info */,
	2140 /* offset to inner register reg_mbr_rotation_matrix_const6_info */,
	2144 /* offset to inner register reg_mbr_rotation_matrix_const7_info */,
	2148 /* offset to inner register reg_mbr_rotation_matrix_const8_info */,
	2152 /* offset to inner register reg_mbr_projection_sf0_info */,
	2156 /* offset to inner register reg_mbr_projection_sf1_info */,
	2160 /* offset to inner register reg_mbr_projection_sf2_info */,
	2164 /* offset to inner register reg_mbr_projection_sf3_info */,
	2168 /* offset to inner register reg_mbr_projection_type_info */,
	2172 /* offset to inner register reg_mbr_projection_inv_f_pi_info */,
	2176 /* offset to inner register reg_mbr_ldc_mode_info */,
	2180 /* offset to inner register reg_mbr_ldc_focal_lenght_info */,
	2184 /* offset to inner register reg_mbr_ldc_max_a_info */,
	2188 /* offset to inner register reg_mbr_inv_ldc_max_a_info */,
	2192 /* offset to inner register reg_mbr_ldc_lut_shift_bits_info */,
	2196 /* offset to inner register reg_mbr_preaffine_matrix_scale_const0_info */,
	2200 /* offset to inner register reg_mbr_preaffine_matrix_scale_const1_info */,
	2204 /* offset to inner register reg_mbr_preaffine_matrix_scale_const2_info */,
	2208 /* offset to inner register reg_mbr_preaffine_matrix_scale_const3_info */,
	2212 /* offset to inner register reg_mbr_preaffine_matrix_translate_const0_info */,
	2216 /* offset to inner register reg_mbr_preaffine_matrix_translate_const1_info */,
	2220 /* offset to inner register reg_mbr_postaffine_matrix_scale_const0_info */,
	2224 /* offset to inner register reg_mbr_postaffine_matrix_scale_const1_info */,
	2228 /* offset to inner register reg_mbr_postaffine_matrix_scale_const2_info */,
	2232 /* offset to inner register reg_mbr_postaffine_matrix_scale_const3_info */,
	2236 /* offset to inner register reg_mbr_postaffine_matrix_translate_const0_info */,
	2240 /* offset to inner register reg_mbr_postaffine_matrix_translate_const1_info */,
	2244 /* offset to inner register reg_mbr_invalid_coord_mask_ch0_info */,
	2248 /* offset to inner register reg_mbr_invalid_coord_mask_ch1_info */,
	2252 /* offset to inner register reg_mbr_invalid_coord_mask_ch2_info */,
	2256 /* offset to inner register reg_mbr_invalid_coord_mask_ch3_info */,
	2316 /* offset to inner register reg_mbr_rsvd_reg_info */,
	2368 /* offset to inner register reg_mbr_ldc_lut_coeff0_info */,
	2372 /* offset to inner register reg_mbr_ldc_lut_coeff1_info */,
	2376 /* offset to inner register reg_mbr_ldc_lut_coeff2_info */,
	2380 /* offset to inner register reg_mbr_ldc_lut_coeff3_info */,
	2384 /* offset to inner register reg_mbr_ldc_lut_coeff4_info */,
	2388 /* offset to inner register reg_mbr_ldc_lut_coeff5_info */,
	2392 /* offset to inner register reg_mbr_ldc_lut_coeff6_info */,
	2396 /* offset to inner register reg_mbr_ldc_lut_coeff7_info */,
	2400 /* offset to inner register reg_mbr_ldc_lut_coeff8_info */,
	2404 /* offset to inner register reg_mbr_ldc_lut_coeff9_info */,
	2408 /* offset to inner register reg_mbr_ldc_lut_coeff10_info */,
	2412 /* offset to inner register reg_mbr_ldc_lut_coeff11_info */,
	2416 /* offset to inner register reg_mbr_ldc_lut_coeff12_info */,
	2420 /* offset to inner register reg_mbr_ldc_lut_coeff13_info */,
	2424 /* offset to inner register reg_mbr_ldc_lut_coeff14_info */,
	2428 /* offset to inner register reg_mbr_ldc_lut_coeff15_info */,
	2432 /* offset to inner register reg_mbr_ldc_lut_coeff16_info */,
	2436 /* offset to inner register reg_mbr_ldc_lut_coeff17_info */,
	2440 /* offset to inner register reg_mbr_ldc_lut_coeff18_info */,
	2444 /* offset to inner register reg_mbr_ldc_lut_coeff19_info */,
	2448 /* offset to inner register reg_mbr_ldc_lut_coeff20_info */,
	2452 /* offset to inner register reg_mbr_ldc_lut_coeff21_info */,
	2456 /* offset to inner register reg_mbr_ldc_lut_coeff22_info */,
	2460 /* offset to inner register reg_mbr_ldc_lut_coeff23_info */,
	2464 /* offset to inner register reg_mbr_ldc_lut_coeff24_info */,
	2468 /* offset to inner register reg_mbr_ldc_lut_coeff25_info */,
	2472 /* offset to inner register reg_mbr_ldc_lut_coeff26_info */,
	2476 /* offset to inner register reg_mbr_ldc_lut_coeff27_info */,
	2480 /* offset to inner register reg_mbr_ldc_lut_coeff28_info */,
	2484 /* offset to inner register reg_mbr_ldc_lut_coeff29_info */,
	2488 /* offset to inner register reg_mbr_ldc_lut_coeff30_info */,
	2492 /* offset to inner register reg_mbr_ldc_lut_coeff31_info */,
	2496 /* offset to inner register reg_mbr_ldc_lut_coeff32_info */,
	2500 /* offset to inner register reg_mbr_ldc_lut_coeff33_info */,
	2504 /* offset to inner register reg_mbr_ldc_lut_coeff34_info */,
	2508 /* offset to inner register reg_mbr_ldc_lut_coeff35_info */,
	2512 /* offset to inner register reg_mbr_ldc_lut_coeff36_info */,
	2516 /* offset to inner register reg_mbr_ldc_lut_coeff37_info */,
	2520 /* offset to inner register reg_mbr_ldc_lut_coeff38_info */,
	2524 /* offset to inner register reg_mbr_ldc_lut_coeff39_info */,
	2528 /* offset to inner register reg_mbr_ldc_lut_coeff40_info */,
	2532 /* offset to inner register reg_mbr_ldc_lut_coeff41_info */,
	2536 /* offset to inner register reg_mbr_ldc_lut_coeff42_info */,
	2540 /* offset to inner register reg_mbr_ldc_lut_coeff43_info */,
	2544 /* offset to inner register reg_mbr_ldc_lut_coeff44_info */,
	2548 /* offset to inner register reg_mbr_ldc_lut_coeff45_info */,
	2552 /* offset to inner register reg_mbr_ldc_lut_coeff46_info */,
	2556 /* offset to inner register reg_mbr_ldc_lut_coeff47_info */,
	2560 /* offset to inner register reg_mbr_ldc_lut_coeff48_info */,
	2564 /* offset to inner register reg_mbr_ldc_lut_coeff49_info */,
	2568 /* offset to inner register reg_mbr_ldc_lut_coeff50_info */,
	2572 /* offset to inner register reg_mbr_ldc_lut_coeff51_info */,
	2576 /* offset to inner register reg_mbr_ldc_lut_coeff52_info */,
	2580 /* offset to inner register reg_mbr_ldc_lut_coeff53_info */,
	2584 /* offset to inner register reg_mbr_ldc_lut_coeff54_info */,
	2588 /* offset to inner register reg_mbr_ldc_lut_coeff55_info */,
	2592 /* offset to inner register reg_mbr_ldc_lut_coeff56_info */,
	2596 /* offset to inner register reg_mbr_ldc_lut_coeff57_info */,
	2600 /* offset to inner register reg_mbr_ldc_lut_coeff58_info */,
	2604 /* offset to inner register reg_mbr_ldc_lut_coeff59_info */,
	2608 /* offset to inner register reg_mbr_ldc_lut_coeff60_info */,
	2612 /* offset to inner register reg_mbr_ldc_lut_coeff61_info */,
	2616 /* offset to inner register reg_mbr_ldc_lut_coeff62_info */,
	2620 /* offset to inner register reg_mbr_ldc_lut_coeff63_info */,
	2624 /* offset to inner register reg_mbr_ldc_lut_coeff64_info */,
	2628 /* offset to inner register reg_mbr_ldc_lut_coeff65_info */,
	2632 /* offset to inner register reg_mbr_ldc_lut_coeff66_info */,
	2636 /* offset to inner register reg_mbr_ldc_lut_coeff67_info */,
	2640 /* offset to inner register reg_mbr_ldc_lut_coeff68_info */,
	2644 /* offset to inner register reg_mbr_ldc_lut_coeff69_info */,
	2648 /* offset to inner register reg_mbr_ldc_lut_coeff70_info */,
	2652 /* offset to inner register reg_mbr_ldc_lut_coeff71_info */,
	2656 /* offset to inner register reg_mbr_ldc_lut_coeff72_info */,
	2660 /* offset to inner register reg_mbr_ldc_lut_coeff73_info */,
	2664 /* offset to inner register reg_mbr_ldc_lut_coeff74_info */,
	2668 /* offset to inner register reg_mbr_ldc_lut_coeff75_info */,
	2672 /* offset to inner register reg_mbr_ldc_lut_coeff76_info */,
	2676 /* offset to inner register reg_mbr_ldc_lut_coeff77_info */,
	2680 /* offset to inner register reg_mbr_ldc_lut_coeff78_info */,
	2684 /* offset to inner register reg_mbr_ldc_lut_coeff79_info */,
	2688 /* offset to inner register reg_mbr_ldc_lut_coeff80_info */,
	2692 /* offset to inner register reg_mbr_ldc_lut_coeff81_info */,
	2696 /* offset to inner register reg_mbr_ldc_lut_coeff82_info */,
	2700 /* offset to inner register reg_mbr_ldc_lut_coeff83_info */,
	2704 /* offset to inner register reg_mbr_ldc_lut_coeff84_info */,
	2708 /* offset to inner register reg_mbr_ldc_lut_coeff85_info */,
	2712 /* offset to inner register reg_mbr_ldc_lut_coeff86_info */,
	2716 /* offset to inner register reg_mbr_ldc_lut_coeff87_info */,
	2720 /* offset to inner register reg_mbr_ldc_lut_coeff88_info */,
	2724 /* offset to inner register reg_mbr_ldc_lut_coeff89_info */,
	2728 /* offset to inner register reg_mbr_ldc_lut_coeff90_info */,
	2732 /* offset to inner register reg_mbr_ldc_lut_coeff91_info */,
	2736 /* offset to inner register reg_mbr_ldc_lut_coeff92_info */,
	2740 /* offset to inner register reg_mbr_ldc_lut_coeff93_info */,
	2744 /* offset to inner register reg_mbr_ldc_lut_coeff94_info */,
	2748 /* offset to inner register reg_mbr_ldc_lut_coeff95_info */,
	2752 /* offset to inner register reg_mbr_ldc_lut_coeff96_info */,
	2756 /* offset to inner register reg_mbr_ldc_lut_coeff97_info */,
	2760 /* offset to inner register reg_mbr_ldc_lut_coeff98_info */,
	2764 /* offset to inner register reg_mbr_ldc_lut_coeff99_info */,
	2768 /* offset to inner register reg_mbr_ldc_lut_coeff100_info */,
	2772 /* offset to inner register reg_mbr_ldc_lut_coeff101_info */,
	2776 /* offset to inner register reg_mbr_ldc_lut_coeff102_info */,
	2780 /* offset to inner register reg_mbr_ldc_lut_coeff103_info */,
	2784 /* offset to inner register reg_mbr_ldc_lut_coeff104_info */,
	2788 /* offset to inner register reg_mbr_ldc_lut_coeff105_info */,
	2792 /* offset to inner register reg_mbr_ldc_lut_coeff106_info */,
	2796 /* offset to inner register reg_mbr_ldc_lut_coeff107_info */,
	2800 /* offset to inner register reg_mbr_ldc_lut_coeff108_info */,
	2804 /* offset to inner register reg_mbr_ldc_lut_coeff109_info */,
	2808 /* offset to inner register reg_mbr_ldc_lut_coeff110_info */,
	2812 /* offset to inner register reg_mbr_ldc_lut_coeff111_info */,
	2816 /* offset to inner register reg_mbr_ldc_lut_coeff112_info */,
	2820 /* offset to inner register reg_mbr_ldc_lut_coeff113_info */,
	2824 /* offset to inner register reg_mbr_ldc_lut_coeff114_info */,
	2828 /* offset to inner register reg_mbr_ldc_lut_coeff115_info */,
	2832 /* offset to inner register reg_mbr_ldc_lut_coeff116_info */,
	2836 /* offset to inner register reg_mbr_ldc_lut_coeff117_info */,
	2840 /* offset to inner register reg_mbr_ldc_lut_coeff118_info */,
	2844 /* offset to inner register reg_mbr_ldc_lut_coeff119_info */,
	2848 /* offset to inner register reg_mbr_ldc_lut_coeff120_info */,
	2852 /* offset to inner register reg_mbr_ldc_lut_coeff121_info */,
	2856 /* offset to inner register reg_mbr_ldc_lut_coeff122_info */,
	2860 /* offset to inner register reg_mbr_ldc_lut_coeff123_info */,
	2864 /* offset to inner register reg_mbr_ldc_lut_coeff124_info */,
	2868 /* offset to inner register reg_mbr_ldc_lut_coeff125_info */,
	2872 /* offset to inner register reg_mbr_ldc_lut_coeff126_info */,
	2876 /* offset to inner register reg_mbr_ldc_lut_coeff127_info */,
	2880 /* offset to inner register reg_mbr_ldc_lut_coeff128_info */,
	2884 /* offset to inner register reg_mbr_ldc_lut_coeff129_info */,
	2888 /* offset to inner register reg_mbr_ldc_lut_coeff130_info */,
	2892 /* offset to inner register reg_mbr_ldc_lut_coeff131_info */,
	2896 /* offset to inner register reg_mbr_ldc_lut_coeff132_info */,
	2900 /* offset to inner register reg_mbr_ldc_lut_coeff133_info */,
	2904 /* offset to inner register reg_mbr_ldc_lut_coeff134_info */,
	2908 /* offset to inner register reg_mbr_ldc_lut_coeff135_info */,
	2912 /* offset to inner register reg_mbr_ldc_lut_coeff136_info */,
	2916 /* offset to inner register reg_mbr_ldc_lut_coeff137_info */,
	2920 /* offset to inner register reg_mbr_ldc_lut_coeff138_info */,
	2924 /* offset to inner register reg_mbr_ldc_lut_coeff139_info */,
	2928 /* offset to inner register reg_mbr_ldc_lut_coeff140_info */,
	2932 /* offset to inner register reg_mbr_ldc_lut_coeff141_info */,
	2936 /* offset to inner register reg_mbr_ldc_lut_coeff142_info */,
	2940 /* offset to inner register reg_mbr_ldc_lut_coeff143_info */,
	2944 /* offset to inner register reg_mbr_ldc_lut_coeff144_info */,
	2948 /* offset to inner register reg_mbr_ldc_lut_coeff145_info */,
	2952 /* offset to inner register reg_mbr_ldc_lut_coeff146_info */,
	2956 /* offset to inner register reg_mbr_ldc_lut_coeff147_info */,
	2960 /* offset to inner register reg_mbr_ldc_lut_coeff148_info */,
	2964 /* offset to inner register reg_mbr_ldc_lut_coeff149_info */,
	2968 /* offset to inner register reg_mbr_ldc_lut_coeff150_info */,
	2972 /* offset to inner register reg_mbr_ldc_lut_coeff151_info */,
	2976 /* offset to inner register reg_mbr_ldc_lut_coeff152_info */,
	2980 /* offset to inner register reg_mbr_ldc_lut_coeff153_info */,
	2984 /* offset to inner register reg_mbr_ldc_lut_coeff154_info */,
	2988 /* offset to inner register reg_mbr_ldc_lut_coeff155_info */,
	2992 /* offset to inner register reg_mbr_ldc_lut_coeff156_info */,
	2996 /* offset to inner register reg_mbr_ldc_lut_coeff157_info */,
	3000 /* offset to inner register reg_mbr_ldc_lut_coeff158_info */,
	3004 /* offset to inner register reg_mbr_ldc_lut_coeff159_info */,
	3008 /* offset to inner register reg_mbr_ldc_lut_coeff160_info */,
	3012 /* offset to inner register reg_mbr_ldc_lut_coeff161_info */,
	3016 /* offset to inner register reg_mbr_ldc_lut_coeff162_info */,
	3020 /* offset to inner register reg_mbr_ldc_lut_coeff163_info */,
	3024 /* offset to inner register reg_mbr_ldc_lut_coeff164_info */,
	3028 /* offset to inner register reg_mbr_ldc_lut_coeff165_info */,
	3032 /* offset to inner register reg_mbr_ldc_lut_coeff166_info */,
	3036 /* offset to inner register reg_mbr_ldc_lut_coeff167_info */,
	3040 /* offset to inner register reg_mbr_ldc_lut_coeff168_info */,
	3044 /* offset to inner register reg_mbr_ldc_lut_coeff169_info */,
	3048 /* offset to inner register reg_mbr_ldc_lut_coeff170_info */,
	3052 /* offset to inner register reg_mbr_ldc_lut_coeff171_info */,
	3056 /* offset to inner register reg_mbr_ldc_lut_coeff172_info */,
	3060 /* offset to inner register reg_mbr_ldc_lut_coeff173_info */,
	3064 /* offset to inner register reg_mbr_ldc_lut_coeff174_info */,
	3068 /* offset to inner register reg_mbr_ldc_lut_coeff175_info */,
	3072 /* offset to inner register reg_mbr_ldc_lut_coeff176_info */,
	3076 /* offset to inner register reg_mbr_ldc_lut_coeff177_info */,
	3080 /* offset to inner register reg_mbr_ldc_lut_coeff178_info */,
	3084 /* offset to inner register reg_mbr_ldc_lut_coeff179_info */,
	3088 /* offset to inner register reg_mbr_ldc_lut_coeff180_info */,
	3092 /* offset to inner register reg_mbr_ldc_lut_coeff181_info */,
	3096 /* offset to inner register reg_mbr_ldc_lut_coeff182_info */,
	3100 /* offset to inner register reg_mbr_ldc_lut_coeff183_info */,
	3104 /* offset to inner register reg_mbr_ldc_lut_coeff184_info */,
	3108 /* offset to inner register reg_mbr_ldc_lut_coeff185_info */,
	3112 /* offset to inner register reg_mbr_ldc_lut_coeff186_info */,
	3116 /* offset to inner register reg_mbr_ldc_lut_coeff187_info */,
	3120 /* offset to inner register reg_mbr_ldc_lut_coeff188_info */,
	3124 /* offset to inner register reg_mbr_ldc_lut_coeff189_info */,
	3128 /* offset to inner register reg_mbr_ldc_lut_coeff190_info */,
	3132 /* offset to inner register reg_mbr_ldc_lut_coeff191_info */,
	3136 /* offset to inner register reg_mbr_ldc_lut_coeff192_info */,
	3140 /* offset to inner register reg_mbr_ldc_lut_coeff193_info */,
	3144 /* offset to inner register reg_mbr_ldc_lut_coeff194_info */,
	3148 /* offset to inner register reg_mbr_ldc_lut_coeff195_info */,
	3152 /* offset to inner register reg_mbr_ldc_lut_coeff196_info */,
	3156 /* offset to inner register reg_mbr_ldc_lut_coeff197_info */,
	3160 /* offset to inner register reg_mbr_ldc_lut_coeff198_info */,
	3164 /* offset to inner register reg_mbr_ldc_lut_coeff199_info */,
	3168 /* offset to inner register reg_mbr_ldc_lut_coeff200_info */,
	3172 /* offset to inner register reg_mbr_ldc_lut_coeff201_info */,
	3176 /* offset to inner register reg_mbr_ldc_lut_coeff202_info */,
	3180 /* offset to inner register reg_mbr_ldc_lut_coeff203_info */,
	3184 /* offset to inner register reg_mbr_ldc_lut_coeff204_info */,
	3188 /* offset to inner register reg_mbr_ldc_lut_coeff205_info */,
	3192 /* offset to inner register reg_mbr_ldc_lut_coeff206_info */,
	3196 /* offset to inner register reg_mbr_ldc_lut_coeff207_info */,
	3200 /* offset to inner register reg_mbr_ldc_lut_coeff208_info */,
	3204 /* offset to inner register reg_mbr_ldc_lut_coeff209_info */,
	3208 /* offset to inner register reg_mbr_ldc_lut_coeff210_info */,
	3212 /* offset to inner register reg_mbr_ldc_lut_coeff211_info */,
	3216 /* offset to inner register reg_mbr_ldc_lut_coeff212_info */,
	3220 /* offset to inner register reg_mbr_ldc_lut_coeff213_info */,
	3224 /* offset to inner register reg_mbr_ldc_lut_coeff214_info */,
	3228 /* offset to inner register reg_mbr_ldc_lut_coeff215_info */,
	3232 /* offset to inner register reg_mbr_ldc_lut_coeff216_info */,
	3236 /* offset to inner register reg_mbr_ldc_lut_coeff217_info */,
	3240 /* offset to inner register reg_mbr_ldc_lut_coeff218_info */,
	3244 /* offset to inner register reg_mbr_ldc_lut_coeff219_info */,
	3248 /* offset to inner register reg_mbr_ldc_lut_coeff220_info */,
	3252 /* offset to inner register reg_mbr_ldc_lut_coeff221_info */,
	3256 /* offset to inner register reg_mbr_ldc_lut_coeff222_info */,
	3260 /* offset to inner register reg_mbr_ldc_lut_coeff223_info */,
	3264 /* offset to inner register reg_mbr_ldc_lut_coeff224_info */,
	3268 /* offset to inner register reg_mbr_ldc_lut_coeff225_info */,
	3272 /* offset to inner register reg_mbr_ldc_lut_coeff226_info */,
	3276 /* offset to inner register reg_mbr_ldc_lut_coeff227_info */,
	3280 /* offset to inner register reg_mbr_ldc_lut_coeff228_info */,
	3284 /* offset to inner register reg_mbr_ldc_lut_coeff229_info */,
	3288 /* offset to inner register reg_mbr_ldc_lut_coeff230_info */,
	3292 /* offset to inner register reg_mbr_ldc_lut_coeff231_info */,
	3296 /* offset to inner register reg_mbr_ldc_lut_coeff232_info */,
	3300 /* offset to inner register reg_mbr_ldc_lut_coeff233_info */,
	3304 /* offset to inner register reg_mbr_ldc_lut_coeff234_info */,
	3308 /* offset to inner register reg_mbr_ldc_lut_coeff235_info */,
	3312 /* offset to inner register reg_mbr_ldc_lut_coeff236_info */,
	3316 /* offset to inner register reg_mbr_ldc_lut_coeff237_info */,
	3320 /* offset to inner register reg_mbr_ldc_lut_coeff238_info */,
	3324 /* offset to inner register reg_mbr_ldc_lut_coeff239_info */,
	3328 /* offset to inner register reg_mbr_ldc_lut_coeff240_info */,
	3332 /* offset to inner register reg_mbr_ldc_lut_coeff241_info */,
	3336 /* offset to inner register reg_mbr_ldc_lut_coeff242_info */,
	3340 /* offset to inner register reg_mbr_ldc_lut_coeff243_info */,
	3344 /* offset to inner register reg_mbr_ldc_lut_coeff244_info */,
	3348 /* offset to inner register reg_mbr_ldc_lut_coeff245_info */,
	3352 /* offset to inner register reg_mbr_ldc_lut_coeff246_info */,
	3356 /* offset to inner register reg_mbr_ldc_lut_coeff247_info */,
	3360 /* offset to inner register reg_mbr_ldc_lut_coeff248_info */,
	3364 /* offset to inner register reg_mbr_ldc_lut_coeff249_info */,
	3368 /* offset to inner register reg_mbr_ldc_lut_coeff250_info */,
	3372 /* offset to inner register reg_mbr_ldc_lut_coeff251_info */,
	3376 /* offset to inner register reg_mbr_ldc_lut_coeff252_info */,
	3380 /* offset to inner register reg_mbr_ldc_lut_coeff253_info */,
	3384 /* offset to inner register reg_mbr_ldc_lut_coeff254_info */,
	3388 /* offset to inner register reg_mbr_ldc_lut_coeff255_info */,
	3392 /* offset to inner register reg_mbr_dewarp_lut_coeff0_info */,
	3396 /* offset to inner register reg_mbr_dewarp_lut_coeff1_info */,
	3400 /* offset to inner register reg_mbr_dewarp_lut_coeff2_info */,
	3404 /* offset to inner register reg_mbr_dewarp_lut_coeff3_info */,
	3408 /* offset to inner register reg_mbr_dewarp_lut_coeff4_info */,
	3412 /* offset to inner register reg_mbr_dewarp_lut_coeff5_info */,
	3416 /* offset to inner register reg_mbr_dewarp_lut_coeff6_info */,
	3420 /* offset to inner register reg_mbr_dewarp_lut_coeff7_info */,
	3424 /* offset to inner register reg_mbr_dewarp_lut_coeff8_info */,
	3428 /* offset to inner register reg_mbr_dewarp_lut_coeff9_info */,
	3432 /* offset to inner register reg_mbr_dewarp_lut_coeff10_info */,
	3436 /* offset to inner register reg_mbr_dewarp_lut_coeff11_info */,
	3440 /* offset to inner register reg_mbr_dewarp_lut_coeff12_info */,
	3444 /* offset to inner register reg_mbr_dewarp_lut_coeff13_info */,
	3448 /* offset to inner register reg_mbr_dewarp_lut_coeff14_info */,
	3452 /* offset to inner register reg_mbr_dewarp_lut_coeff15_info */,
	3456 /* offset to inner register reg_mbr_dewarp_lut_coeff16_info */,
	3460 /* offset to inner register reg_mbr_dewarp_lut_coeff17_info */,
	3464 /* offset to inner register reg_mbr_dewarp_lut_coeff18_info */,
	3468 /* offset to inner register reg_mbr_dewarp_lut_coeff19_info */,
	3472 /* offset to inner register reg_mbr_dewarp_lut_coeff20_info */,
	3476 /* offset to inner register reg_mbr_dewarp_lut_coeff21_info */,
	3480 /* offset to inner register reg_mbr_dewarp_lut_coeff22_info */,
	3484 /* offset to inner register reg_mbr_dewarp_lut_coeff23_info */,
	3488 /* offset to inner register reg_mbr_dewarp_lut_coeff24_info */,
	3492 /* offset to inner register reg_mbr_dewarp_lut_coeff25_info */,
	3496 /* offset to inner register reg_mbr_dewarp_lut_coeff26_info */,
	3500 /* offset to inner register reg_mbr_dewarp_lut_coeff27_info */,
	3504 /* offset to inner register reg_mbr_dewarp_lut_coeff28_info */,
	3508 /* offset to inner register reg_mbr_dewarp_lut_coeff29_info */,
	3512 /* offset to inner register reg_mbr_dewarp_lut_coeff30_info */,
	3516 /* offset to inner register reg_mbr_dewarp_lut_coeff31_info */,
	3520 /* offset to inner register reg_mbr_dewarp_lut_coeff32_info */,
	3524 /* offset to inner register reg_mbr_dewarp_lut_coeff33_info */,
	3528 /* offset to inner register reg_mbr_dewarp_lut_coeff34_info */,
	3532 /* offset to inner register reg_mbr_dewarp_lut_coeff35_info */,
	3536 /* offset to inner register reg_mbr_dewarp_lut_coeff36_info */,
	3540 /* offset to inner register reg_mbr_dewarp_lut_coeff37_info */,
	3544 /* offset to inner register reg_mbr_dewarp_lut_coeff38_info */,
	3548 /* offset to inner register reg_mbr_dewarp_lut_coeff39_info */,
	3552 /* offset to inner register reg_mbr_dewarp_lut_coeff40_info */,
	3556 /* offset to inner register reg_mbr_dewarp_lut_coeff41_info */,
	3560 /* offset to inner register reg_mbr_dewarp_lut_coeff42_info */,
	3564 /* offset to inner register reg_mbr_dewarp_lut_coeff43_info */,
	3568 /* offset to inner register reg_mbr_dewarp_lut_coeff44_info */,
	3572 /* offset to inner register reg_mbr_dewarp_lut_coeff45_info */,
	3576 /* offset to inner register reg_mbr_dewarp_lut_coeff46_info */,
	3580 /* offset to inner register reg_mbr_dewarp_lut_coeff47_info */,
	3584 /* offset to inner register reg_mbr_dewarp_lut_coeff48_info */,
	3588 /* offset to inner register reg_mbr_dewarp_lut_coeff49_info */,
	3592 /* offset to inner register reg_mbr_dewarp_lut_coeff50_info */,
	3596 /* offset to inner register reg_mbr_dewarp_lut_coeff51_info */,
	3600 /* offset to inner register reg_mbr_dewarp_lut_coeff52_info */,
	3604 /* offset to inner register reg_mbr_dewarp_lut_coeff53_info */,
	3608 /* offset to inner register reg_mbr_dewarp_lut_coeff54_info */,
	3612 /* offset to inner register reg_mbr_dewarp_lut_coeff55_info */,
	3616 /* offset to inner register reg_mbr_dewarp_lut_coeff56_info */,
	3620 /* offset to inner register reg_mbr_dewarp_lut_coeff57_info */,
	3624 /* offset to inner register reg_mbr_dewarp_lut_coeff58_info */,
	3628 /* offset to inner register reg_mbr_dewarp_lut_coeff59_info */,
	3632 /* offset to inner register reg_mbr_dewarp_lut_coeff60_info */,
	3636 /* offset to inner register reg_mbr_dewarp_lut_coeff61_info */,
	3640 /* offset to inner register reg_mbr_dewarp_lut_coeff62_info */,
	3644 /* offset to inner register reg_mbr_dewarp_lut_coeff63_info */,
	3648 /* offset to inner register reg_mbr_dewarp_lut_coeff64_info */,
	3652 /* offset to inner register reg_mbr_dewarp_lut_coeff65_info */,
	3656 /* offset to inner register reg_mbr_dewarp_lut_coeff66_info */,
	3660 /* offset to inner register reg_mbr_dewarp_lut_coeff67_info */,
	3664 /* offset to inner register reg_mbr_dewarp_lut_coeff68_info */,
	3668 /* offset to inner register reg_mbr_dewarp_lut_coeff69_info */,
	3672 /* offset to inner register reg_mbr_dewarp_lut_coeff70_info */,
	3676 /* offset to inner register reg_mbr_dewarp_lut_coeff71_info */,
	3680 /* offset to inner register reg_mbr_dewarp_lut_coeff72_info */,
	3684 /* offset to inner register reg_mbr_dewarp_lut_coeff73_info */,
	3688 /* offset to inner register reg_mbr_dewarp_lut_coeff74_info */,
	3692 /* offset to inner register reg_mbr_dewarp_lut_coeff75_info */,
	3696 /* offset to inner register reg_mbr_dewarp_lut_coeff76_info */,
	3700 /* offset to inner register reg_mbr_dewarp_lut_coeff77_info */,
	3704 /* offset to inner register reg_mbr_dewarp_lut_coeff78_info */,
	3708 /* offset to inner register reg_mbr_dewarp_lut_coeff79_info */,
	3712 /* offset to inner register reg_mbr_dewarp_lut_coeff80_info */,
	3716 /* offset to inner register reg_mbr_dewarp_lut_coeff81_info */,
	3720 /* offset to inner register reg_mbr_dewarp_lut_coeff82_info */,
	3724 /* offset to inner register reg_mbr_dewarp_lut_coeff83_info */,
	3728 /* offset to inner register reg_mbr_dewarp_lut_coeff84_info */,
	3732 /* offset to inner register reg_mbr_dewarp_lut_coeff85_info */,
	3736 /* offset to inner register reg_mbr_dewarp_lut_coeff86_info */,
	3740 /* offset to inner register reg_mbr_dewarp_lut_coeff87_info */,
	3744 /* offset to inner register reg_mbr_dewarp_lut_coeff88_info */,
	3748 /* offset to inner register reg_mbr_dewarp_lut_coeff89_info */,
	3752 /* offset to inner register reg_mbr_dewarp_lut_coeff90_info */,
	3756 /* offset to inner register reg_mbr_dewarp_lut_coeff91_info */,
	3760 /* offset to inner register reg_mbr_dewarp_lut_coeff92_info */,
	3764 /* offset to inner register reg_mbr_dewarp_lut_coeff93_info */,
	3768 /* offset to inner register reg_mbr_dewarp_lut_coeff94_info */,
	3772 /* offset to inner register reg_mbr_dewarp_lut_coeff95_info */,
	3776 /* offset to inner register reg_mbr_dewarp_lut_coeff96_info */,
	3780 /* offset to inner register reg_mbr_dewarp_lut_coeff97_info */,
	3784 /* offset to inner register reg_mbr_dewarp_lut_coeff98_info */,
	3788 /* offset to inner register reg_mbr_dewarp_lut_coeff99_info */,
	3792 /* offset to inner register reg_mbr_dewarp_lut_coeff100_info */,
	3796 /* offset to inner register reg_mbr_dewarp_lut_coeff101_info */,
	3800 /* offset to inner register reg_mbr_dewarp_lut_coeff102_info */,
	3804 /* offset to inner register reg_mbr_dewarp_lut_coeff103_info */,
	3808 /* offset to inner register reg_mbr_dewarp_lut_coeff104_info */,
	3812 /* offset to inner register reg_mbr_dewarp_lut_coeff105_info */,
	3816 /* offset to inner register reg_mbr_dewarp_lut_coeff106_info */,
	3820 /* offset to inner register reg_mbr_dewarp_lut_coeff107_info */,
	3824 /* offset to inner register reg_mbr_dewarp_lut_coeff108_info */,
	3828 /* offset to inner register reg_mbr_dewarp_lut_coeff109_info */,
	3832 /* offset to inner register reg_mbr_dewarp_lut_coeff110_info */,
	3836 /* offset to inner register reg_mbr_dewarp_lut_coeff111_info */,
	3840 /* offset to inner register reg_mbr_dewarp_lut_coeff112_info */,
	3844 /* offset to inner register reg_mbr_dewarp_lut_coeff113_info */,
	3848 /* offset to inner register reg_mbr_dewarp_lut_coeff114_info */,
	3852 /* offset to inner register reg_mbr_dewarp_lut_coeff115_info */,
	3856 /* offset to inner register reg_mbr_dewarp_lut_coeff116_info */,
	3860 /* offset to inner register reg_mbr_dewarp_lut_coeff117_info */,
	3864 /* offset to inner register reg_mbr_dewarp_lut_coeff118_info */,
	3868 /* offset to inner register reg_mbr_dewarp_lut_coeff119_info */,
	3872 /* offset to inner register reg_mbr_dewarp_lut_coeff120_info */,
	3876 /* offset to inner register reg_mbr_dewarp_lut_coeff121_info */,
	3880 /* offset to inner register reg_mbr_dewarp_lut_coeff122_info */,
	3884 /* offset to inner register reg_mbr_dewarp_lut_coeff123_info */,
	3888 /* offset to inner register reg_mbr_dewarp_lut_coeff124_info */,
	3892 /* offset to inner register reg_mbr_dewarp_lut_coeff125_info */,
	3896 /* offset to inner register reg_mbr_dewarp_lut_coeff126_info */,
	3900 /* offset to inner register reg_mbr_dewarp_lut_coeff127_info */,
	3904 /* offset to inner register reg_mbr_dewarp_lut_coeff128_info */,
	3908 /* offset to inner register reg_mbr_dewarp_lut_coeff129_info */,
	3912 /* offset to inner register reg_mbr_dewarp_lut_coeff130_info */,
	3916 /* offset to inner register reg_mbr_dewarp_lut_coeff131_info */,
	3920 /* offset to inner register reg_mbr_dewarp_lut_coeff132_info */,
	3924 /* offset to inner register reg_mbr_dewarp_lut_coeff133_info */,
	3928 /* offset to inner register reg_mbr_dewarp_lut_coeff134_info */,
	3932 /* offset to inner register reg_mbr_dewarp_lut_coeff135_info */,
	3936 /* offset to inner register reg_mbr_dewarp_lut_coeff136_info */,
	3940 /* offset to inner register reg_mbr_dewarp_lut_coeff137_info */,
	3944 /* offset to inner register reg_mbr_dewarp_lut_coeff138_info */,
	3948 /* offset to inner register reg_mbr_dewarp_lut_coeff139_info */,
	3952 /* offset to inner register reg_mbr_dewarp_lut_coeff140_info */,
	3956 /* offset to inner register reg_mbr_dewarp_lut_coeff141_info */,
	3960 /* offset to inner register reg_mbr_dewarp_lut_coeff142_info */,
	3964 /* offset to inner register reg_mbr_dewarp_lut_coeff143_info */,
	3968 /* offset to inner register reg_mbr_dewarp_lut_coeff144_info */,
	3972 /* offset to inner register reg_mbr_dewarp_lut_coeff145_info */,
	3976 /* offset to inner register reg_mbr_dewarp_lut_coeff146_info */,
	3980 /* offset to inner register reg_mbr_dewarp_lut_coeff147_info */,
	3984 /* offset to inner register reg_mbr_dewarp_lut_coeff148_info */,
	3988 /* offset to inner register reg_mbr_dewarp_lut_coeff149_info */,
	3992 /* offset to inner register reg_mbr_dewarp_lut_coeff150_info */,
	3996 /* offset to inner register reg_mbr_dewarp_lut_coeff151_info */,
	4000 /* offset to inner register reg_mbr_dewarp_lut_coeff152_info */,
	4004 /* offset to inner register reg_mbr_dewarp_lut_coeff153_info */,
	4008 /* offset to inner register reg_mbr_dewarp_lut_coeff154_info */,
	4012 /* offset to inner register reg_mbr_dewarp_lut_coeff155_info */,
	4016 /* offset to inner register reg_mbr_dewarp_lut_coeff156_info */,
	4020 /* offset to inner register reg_mbr_dewarp_lut_coeff157_info */,
	4024 /* offset to inner register reg_mbr_dewarp_lut_coeff158_info */,
	4028 /* offset to inner register reg_mbr_dewarp_lut_coeff159_info */,
	4032 /* offset to inner register reg_mbr_dewarp_lut_coeff160_info */,
	4036 /* offset to inner register reg_mbr_dewarp_lut_coeff161_info */,
	4040 /* offset to inner register reg_mbr_dewarp_lut_coeff162_info */,
	4044 /* offset to inner register reg_mbr_dewarp_lut_coeff163_info */,
	4048 /* offset to inner register reg_mbr_dewarp_lut_coeff164_info */,
	4052 /* offset to inner register reg_mbr_dewarp_lut_coeff165_info */,
	4056 /* offset to inner register reg_mbr_dewarp_lut_coeff166_info */,
	4060 /* offset to inner register reg_mbr_dewarp_lut_coeff167_info */,
	4064 /* offset to inner register reg_mbr_dewarp_lut_coeff168_info */,
	4068 /* offset to inner register reg_mbr_dewarp_lut_coeff169_info */,
	4072 /* offset to inner register reg_mbr_dewarp_lut_coeff170_info */,
	4076 /* offset to inner register reg_mbr_dewarp_lut_coeff171_info */,
	4080 /* offset to inner register reg_mbr_dewarp_lut_coeff172_info */,
	4084 /* offset to inner register reg_mbr_dewarp_lut_coeff173_info */,
	4088 /* offset to inner register reg_mbr_dewarp_lut_coeff174_info */,
	4092 /* offset to inner register reg_mbr_dewarp_lut_coeff175_info */,
	4096 /* offset to inner register reg_mbr_dewarp_lut_coeff176_info */,
	4100 /* offset to inner register reg_mbr_dewarp_lut_coeff177_info */,
	4104 /* offset to inner register reg_mbr_dewarp_lut_coeff178_info */,
	4108 /* offset to inner register reg_mbr_dewarp_lut_coeff179_info */,
	4112 /* offset to inner register reg_mbr_dewarp_lut_coeff180_info */,
	4116 /* offset to inner register reg_mbr_dewarp_lut_coeff181_info */,
	4120 /* offset to inner register reg_mbr_dewarp_lut_coeff182_info */,
	4124 /* offset to inner register reg_mbr_dewarp_lut_coeff183_info */,
	4128 /* offset to inner register reg_mbr_dewarp_lut_coeff184_info */,
	4132 /* offset to inner register reg_mbr_dewarp_lut_coeff185_info */,
	4136 /* offset to inner register reg_mbr_dewarp_lut_coeff186_info */,
	4140 /* offset to inner register reg_mbr_dewarp_lut_coeff187_info */,
	4144 /* offset to inner register reg_mbr_dewarp_lut_coeff188_info */,
	4148 /* offset to inner register reg_mbr_dewarp_lut_coeff189_info */,
	4152 /* offset to inner register reg_mbr_dewarp_lut_coeff190_info */,
	4156 /* offset to inner register reg_mbr_dewarp_lut_coeff191_info */,
	4160 /* offset to inner register reg_mbr_dewarp_lut_coeff192_info */,
	4164 /* offset to inner register reg_mbr_dewarp_lut_coeff193_info */,
	4168 /* offset to inner register reg_mbr_dewarp_lut_coeff194_info */,
	4172 /* offset to inner register reg_mbr_dewarp_lut_coeff195_info */,
	4176 /* offset to inner register reg_mbr_dewarp_lut_coeff196_info */,
	4180 /* offset to inner register reg_mbr_dewarp_lut_coeff197_info */,
	4184 /* offset to inner register reg_mbr_dewarp_lut_coeff198_info */,
	4188 /* offset to inner register reg_mbr_dewarp_lut_coeff199_info */,
	4192 /* offset to inner register reg_mbr_dewarp_lut_coeff200_info */,
	4196 /* offset to inner register reg_mbr_dewarp_lut_coeff201_info */,
	4200 /* offset to inner register reg_mbr_dewarp_lut_coeff202_info */,
	4204 /* offset to inner register reg_mbr_dewarp_lut_coeff203_info */,
	4208 /* offset to inner register reg_mbr_dewarp_lut_coeff204_info */,
	4212 /* offset to inner register reg_mbr_dewarp_lut_coeff205_info */,
	4216 /* offset to inner register reg_mbr_dewarp_lut_coeff206_info */,
	4220 /* offset to inner register reg_mbr_dewarp_lut_coeff207_info */,
	4224 /* offset to inner register reg_mbr_dewarp_lut_coeff208_info */,
	4228 /* offset to inner register reg_mbr_dewarp_lut_coeff209_info */,
	4232 /* offset to inner register reg_mbr_dewarp_lut_coeff210_info */,
	4236 /* offset to inner register reg_mbr_dewarp_lut_coeff211_info */,
	4240 /* offset to inner register reg_mbr_dewarp_lut_coeff212_info */,
	4244 /* offset to inner register reg_mbr_dewarp_lut_coeff213_info */,
	4248 /* offset to inner register reg_mbr_dewarp_lut_coeff214_info */,
	4252 /* offset to inner register reg_mbr_dewarp_lut_coeff215_info */,
	4256 /* offset to inner register reg_mbr_dewarp_lut_coeff216_info */,
	4260 /* offset to inner register reg_mbr_dewarp_lut_coeff217_info */,
	4264 /* offset to inner register reg_mbr_dewarp_lut_coeff218_info */,
	4268 /* offset to inner register reg_mbr_dewarp_lut_coeff219_info */,
	4272 /* offset to inner register reg_mbr_dewarp_lut_coeff220_info */,
	4276 /* offset to inner register reg_mbr_dewarp_lut_coeff221_info */,
	4280 /* offset to inner register reg_mbr_dewarp_lut_coeff222_info */,
	4284 /* offset to inner register reg_mbr_dewarp_lut_coeff223_info */,
	4288 /* offset to inner register reg_mbr_dewarp_lut_coeff224_info */,
	4292 /* offset to inner register reg_mbr_dewarp_lut_coeff225_info */,
	4296 /* offset to inner register reg_mbr_dewarp_lut_coeff226_info */,
	4300 /* offset to inner register reg_mbr_dewarp_lut_coeff227_info */,
	4304 /* offset to inner register reg_mbr_dewarp_lut_coeff228_info */,
	4308 /* offset to inner register reg_mbr_dewarp_lut_coeff229_info */,
	4312 /* offset to inner register reg_mbr_dewarp_lut_coeff230_info */,
	4316 /* offset to inner register reg_mbr_dewarp_lut_coeff231_info */,
	4320 /* offset to inner register reg_mbr_dewarp_lut_coeff232_info */,
	4324 /* offset to inner register reg_mbr_dewarp_lut_coeff233_info */,
	4328 /* offset to inner register reg_mbr_dewarp_lut_coeff234_info */,
	4332 /* offset to inner register reg_mbr_dewarp_lut_coeff235_info */,
	4336 /* offset to inner register reg_mbr_dewarp_lut_coeff236_info */,
	4340 /* offset to inner register reg_mbr_dewarp_lut_coeff237_info */,
	4344 /* offset to inner register reg_mbr_dewarp_lut_coeff238_info */,
	4348 /* offset to inner register reg_mbr_dewarp_lut_coeff239_info */,
	4352 /* offset to inner register reg_mbr_dewarp_lut_coeff240_info */,
	4356 /* offset to inner register reg_mbr_dewarp_lut_coeff241_info */,
	4360 /* offset to inner register reg_mbr_dewarp_lut_coeff242_info */,
	4364 /* offset to inner register reg_mbr_dewarp_lut_coeff243_info */,
	4368 /* offset to inner register reg_mbr_dewarp_lut_coeff244_info */,
	4372 /* offset to inner register reg_mbr_dewarp_lut_coeff245_info */,
	4376 /* offset to inner register reg_mbr_dewarp_lut_coeff246_info */,
	4380 /* offset to inner register reg_mbr_dewarp_lut_coeff247_info */,
	4384 /* offset to inner register reg_mbr_dewarp_lut_coeff248_info */,
	4388 /* offset to inner register reg_mbr_dewarp_lut_coeff249_info */,
	4392 /* offset to inner register reg_mbr_dewarp_lut_coeff250_info */,
	4396 /* offset to inner register reg_mbr_dewarp_lut_coeff251_info */,
	4400 /* offset to inner register reg_mbr_dewarp_lut_coeff252_info */,
	4404 /* offset to inner register reg_mbr_dewarp_lut_coeff253_info */,
	4408 /* offset to inner register reg_mbr_dewarp_lut_coeff254_info */,
	4412 /* offset to inner register reg_mbr_dewarp_lut_coeff255_info */
};

/* inner memory addresses for slave port crq_in of device tnr_mbr */
static const int dai_ipu_top_tnr_top_tnr_mbr_crq_in_regmem_addresses[] = {
	0 /* offset to inner register reg_dma_hb_de_queue_ack_info */,
	4 /* offset to inner register reg_dma_int_de_queue_ack_info */,
	8 /* offset to inner register reg_dma_lb_de_queue_ack_info */,
	12 /* offset to inner register reg_dma_hb_done_ack_info */,
	16 /* offset to inner register reg_dma_int_done_ack_info */,
	20 /* offset to inner register reg_dma_lb_done_ack_info */,
	24 /* offset to inner register reg_ch0_ip_buf_release_addr_info */,
	28 /* offset to inner register reg_ch1_ip_buf_release_addr_info */,
	32 /* offset to inner register reg_ch2_ip_buf_release_addr_info */,
	36 /* offset to inner register reg_ch3_ip_buf_release_addr_info */,
	40 /* offset to inner register reg_activate_command_info */,
	44 /* offset to inner register reg_fragment_ack_addr_info */,
	48 /* offset to inner register reg_fragment_ack_data_info */,
	52 /* offset to inner register reg_general_cntl_register_info */,
	56 /* offset to inner register reg_gdc_stride_reg_offset_info */,
	60 /* offset to inner register reg_gdc_tnr_cmd_addr_info */,
	64 /* offset to inner register reg_mbr_frame_init_info */,
	68 /* offset to inner register reg_tetragon_array_stride_info */,
	72 /* offset to inner register reg_dma_lb_channel_id_info */,
	76 /* offset to inner register reg_dma_lb_req_queue_size_info */,
	80 /* offset to inner register reg_dma_lb_req_queue_addr_info */,
	84 /* offset to inner register reg_dma_lb_inst_format_info */,
	88 /* offset to inner register reg_ext_dma_inst_format_info */,
	92 /* offset to inner register reg_int_dma_inst_format_info */,
	96 /* offset to inner register reg_start_blockid_x_info */,
	100 /* offset to inner register reg_start_blockid_y_info */,
	104 /* offset to inner register reg_op_block_width_info */,
	108 /* offset to inner register reg_op_block_height_info */,
	112 /* offset to inner register reg_op_fragment_height_info */,
	116 /* offset to inner register reg_op_fragment_width_info */,
	120 /* offset to inner register reg_dma_hb_req_queue_size_info */,
	124 /* offset to inner register reg_dma_int_req_queue_size_info */,
	128 /* offset to inner register reg_grid_point_top0_x0_info */,
	132 /* offset to inner register reg_grid_point_top0_y0_info */,
	136 /* offset to inner register reg_grid_point_top0_x1_info */,
	140 /* offset to inner register reg_grid_point_top0_y1_info */,
	144 /* offset to inner register reg_grid_point_top0_x2_info */,
	148 /* offset to inner register reg_grid_point_top0_y2_info */,
	152 /* offset to inner register reg_grid_point_top0_x3_info */,
	156 /* offset to inner register reg_grid_point_top0_y3_info */,
	160 /* offset to inner register reg_grid_point_top0_x4_info */,
	164 /* offset to inner register reg_grid_point_top0_y4_info */,
	168 /* offset to inner register reg_grid_point_top0_x5_info */,
	172 /* offset to inner register reg_grid_point_top0_y5_info */,
	176 /* offset to inner register reg_grid_point_top0_x6_info */,
	180 /* offset to inner register reg_grid_point_top0_y6_info */,
	184 /* offset to inner register reg_grid_point_top0_x7_info */,
	188 /* offset to inner register reg_grid_point_top0_y7_info */,
	192 /* offset to inner register reg_grid_point_top1_x0_info */,
	196 /* offset to inner register reg_grid_point_top1_y0_info */,
	200 /* offset to inner register reg_grid_point_top1_x1_info */,
	204 /* offset to inner register reg_grid_point_top1_y1_info */,
	208 /* offset to inner register reg_grid_point_top1_x2_info */,
	212 /* offset to inner register reg_grid_point_top1_y2_info */,
	216 /* offset to inner register reg_grid_point_top1_x3_info */,
	220 /* offset to inner register reg_grid_point_top1_y3_info */,
	224 /* offset to inner register reg_grid_point_top1_x4_info */,
	228 /* offset to inner register reg_grid_point_top1_y4_info */,
	232 /* offset to inner register reg_grid_point_top1_x5_info */,
	236 /* offset to inner register reg_grid_point_top1_y5_info */,
	240 /* offset to inner register reg_grid_point_top1_x6_info */,
	244 /* offset to inner register reg_grid_point_top1_y6_info */,
	248 /* offset to inner register reg_grid_point_top1_x7_info */,
	252 /* offset to inner register reg_grid_point_top1_y7_info */,
	256 /* offset to inner register reg_grid_point_bot0_x0_info */,
	260 /* offset to inner register reg_grid_point_bot0_y0_info */,
	264 /* offset to inner register reg_grid_point_bot0_x1_info */,
	268 /* offset to inner register reg_grid_point_bot0_y1_info */,
	272 /* offset to inner register reg_grid_point_bot0_x2_info */,
	276 /* offset to inner register reg_grid_point_bot0_y2_info */,
	280 /* offset to inner register reg_grid_point_bot0_x3_info */,
	284 /* offset to inner register reg_grid_point_bot0_y3_info */,
	288 /* offset to inner register reg_grid_point_bot0_x4_info */,
	292 /* offset to inner register reg_grid_point_bot0_y4_info */,
	296 /* offset to inner register reg_grid_point_bot0_x5_info */,
	300 /* offset to inner register reg_grid_point_bot0_y5_info */,
	304 /* offset to inner register reg_grid_point_bot0_x6_info */,
	308 /* offset to inner register reg_grid_point_bot0_y6_info */,
	312 /* offset to inner register reg_grid_point_bot0_x7_info */,
	316 /* offset to inner register reg_grid_point_bot0_y7_info */,
	320 /* offset to inner register reg_grid_point_bot1_x0_info */,
	324 /* offset to inner register reg_grid_point_bot1_y0_info */,
	328 /* offset to inner register reg_grid_point_bot1_x1_info */,
	332 /* offset to inner register reg_grid_point_bot1_y1_info */,
	336 /* offset to inner register reg_grid_point_bot1_x2_info */,
	340 /* offset to inner register reg_grid_point_bot1_y2_info */,
	344 /* offset to inner register reg_grid_point_bot1_x3_info */,
	348 /* offset to inner register reg_grid_point_bot1_y3_info */,
	352 /* offset to inner register reg_grid_point_bot1_x4_info */,
	356 /* offset to inner register reg_grid_point_bot1_y4_info */,
	360 /* offset to inner register reg_grid_point_bot1_x5_info */,
	364 /* offset to inner register reg_grid_point_bot1_y5_info */,
	368 /* offset to inner register reg_grid_point_bot1_x6_info */,
	372 /* offset to inner register reg_grid_point_bot1_y6_info */,
	376 /* offset to inner register reg_grid_point_bot1_x7_info */,
	380 /* offset to inner register reg_grid_point_bot1_y7_info */,
	384 /* offset to inner register reg_mbr_hom_set0_const0_info */,
	388 /* offset to inner register reg_mbr_hom_set0_const1_info */,
	392 /* offset to inner register reg_mbr_hom_set0_const2_info */,
	396 /* offset to inner register reg_mbr_hom_set0_const3_info */,
	400 /* offset to inner register reg_mbr_hom_set0_const4_info */,
	404 /* offset to inner register reg_mbr_hom_set0_const5_info */,
	408 /* offset to inner register reg_mbr_hom_set0_const6_info */,
	412 /* offset to inner register reg_mbr_hom_set0_const7_info */,
	416 /* offset to inner register reg_mbr_hom_set0_const8_info */,
	420 /* offset to inner register reg_mbr_hom_set1_const0_info */,
	424 /* offset to inner register reg_mbr_hom_set1_const1_info */,
	428 /* offset to inner register reg_mbr_hom_set1_const2_info */,
	432 /* offset to inner register reg_mbr_hom_set1_const3_info */,
	436 /* offset to inner register reg_mbr_hom_set1_const4_info */,
	440 /* offset to inner register reg_mbr_hom_set1_const5_info */,
	444 /* offset to inner register reg_mbr_hom_set1_const6_info */,
	448 /* offset to inner register reg_mbr_hom_set1_const7_info */,
	452 /* offset to inner register reg_mbr_hom_set1_const8_info */,
	456 /* offset to inner register reg_mbr_hom_set2_const0_info */,
	460 /* offset to inner register reg_mbr_hom_set2_const1_info */,
	464 /* offset to inner register reg_mbr_hom_set2_const2_info */,
	468 /* offset to inner register reg_mbr_hom_set2_const3_info */,
	472 /* offset to inner register reg_mbr_hom_set2_const4_info */,
	476 /* offset to inner register reg_mbr_hom_set2_const5_info */,
	480 /* offset to inner register reg_mbr_hom_set2_const6_info */,
	484 /* offset to inner register reg_mbr_hom_set2_const7_info */,
	488 /* offset to inner register reg_mbr_hom_set2_const8_info */,
	492 /* offset to inner register reg_mbr_hom_set3_const0_info */,
	496 /* offset to inner register reg_mbr_hom_set3_const1_info */,
	500 /* offset to inner register reg_mbr_hom_set3_const2_info */,
	504 /* offset to inner register reg_mbr_hom_set3_const3_info */,
	508 /* offset to inner register reg_mbr_hom_set3_const4_info */,
	512 /* offset to inner register reg_mbr_hom_set3_const5_info */,
	516 /* offset to inner register reg_mbr_hom_set3_const6_info */,
	520 /* offset to inner register reg_mbr_hom_set3_const7_info */,
	524 /* offset to inner register reg_mbr_hom_set3_const8_info */,
	528 /* offset to inner register reg_mbr_hom_set4_const0_info */,
	532 /* offset to inner register reg_mbr_hom_set4_const1_info */,
	536 /* offset to inner register reg_mbr_hom_set4_const2_info */,
	540 /* offset to inner register reg_mbr_hom_set4_const3_info */,
	544 /* offset to inner register reg_mbr_hom_set4_const4_info */,
	548 /* offset to inner register reg_mbr_hom_set4_const5_info */,
	552 /* offset to inner register reg_mbr_hom_set4_const6_info */,
	556 /* offset to inner register reg_mbr_hom_set4_const7_info */,
	560 /* offset to inner register reg_mbr_hom_set4_const8_info */,
	564 /* offset to inner register reg_mbr_hom_set5_const0_info */,
	568 /* offset to inner register reg_mbr_hom_set5_const1_info */,
	572 /* offset to inner register reg_mbr_hom_set5_const2_info */,
	576 /* offset to inner register reg_mbr_hom_set5_const3_info */,
	580 /* offset to inner register reg_mbr_hom_set5_const4_info */,
	584 /* offset to inner register reg_mbr_hom_set5_const5_info */,
	588 /* offset to inner register reg_mbr_hom_set5_const6_info */,
	592 /* offset to inner register reg_mbr_hom_set5_const7_info */,
	596 /* offset to inner register reg_mbr_hom_set5_const8_info */,
	600 /* offset to inner register reg_mbr_hom_set6_const0_info */,
	604 /* offset to inner register reg_mbr_hom_set6_const1_info */,
	608 /* offset to inner register reg_mbr_hom_set6_const2_info */,
	612 /* offset to inner register reg_mbr_hom_set6_const3_info */,
	616 /* offset to inner register reg_mbr_hom_set6_const4_info */,
	620 /* offset to inner register reg_mbr_hom_set6_const5_info */,
	624 /* offset to inner register reg_mbr_hom_set6_const6_info */,
	628 /* offset to inner register reg_mbr_hom_set6_const7_info */,
	632 /* offset to inner register reg_mbr_hom_set6_const8_info */,
	636 /* offset to inner register reg_mbr_hom_set7_const0_info */,
	640 /* offset to inner register reg_mbr_hom_set7_const1_info */,
	644 /* offset to inner register reg_mbr_hom_set7_const2_info */,
	648 /* offset to inner register reg_mbr_hom_set7_const3_info */,
	652 /* offset to inner register reg_mbr_hom_set7_const4_info */,
	656 /* offset to inner register reg_mbr_hom_set7_const5_info */,
	660 /* offset to inner register reg_mbr_hom_set7_const6_info */,
	664 /* offset to inner register reg_mbr_hom_set7_const7_info */,
	668 /* offset to inner register reg_mbr_hom_set7_const8_info */,
	672 /* offset to inner register reg_mbr_hom_set8_const0_info */,
	676 /* offset to inner register reg_mbr_hom_set8_const1_info */,
	680 /* offset to inner register reg_mbr_hom_set8_const2_info */,
	684 /* offset to inner register reg_mbr_hom_set8_const3_info */,
	688 /* offset to inner register reg_mbr_hom_set8_const4_info */,
	692 /* offset to inner register reg_mbr_hom_set8_const5_info */,
	696 /* offset to inner register reg_mbr_hom_set8_const6_info */,
	700 /* offset to inner register reg_mbr_hom_set8_const7_info */,
	704 /* offset to inner register reg_mbr_hom_set8_const8_info */,
	708 /* offset to inner register reg_mbr_hom_set9_const0_info */,
	712 /* offset to inner register reg_mbr_hom_set9_const1_info */,
	716 /* offset to inner register reg_mbr_hom_set9_const2_info */,
	720 /* offset to inner register reg_mbr_hom_set9_const3_info */,
	724 /* offset to inner register reg_mbr_hom_set9_const4_info */,
	728 /* offset to inner register reg_mbr_hom_set9_const5_info */,
	732 /* offset to inner register reg_mbr_hom_set9_const6_info */,
	736 /* offset to inner register reg_mbr_hom_set9_const7_info */,
	740 /* offset to inner register reg_mbr_hom_set9_const8_info */,
	744 /* offset to inner register reg_mbr_hom_set10_const0_info */,
	748 /* offset to inner register reg_mbr_hom_set10_const1_info */,
	752 /* offset to inner register reg_mbr_hom_set10_const2_info */,
	756 /* offset to inner register reg_mbr_hom_set10_const3_info */,
	760 /* offset to inner register reg_mbr_hom_set10_const4_info */,
	764 /* offset to inner register reg_mbr_hom_set10_const5_info */,
	768 /* offset to inner register reg_mbr_hom_set10_const6_info */,
	772 /* offset to inner register reg_mbr_hom_set10_const7_info */,
	776 /* offset to inner register reg_mbr_hom_set10_const8_info */,
	780 /* offset to inner register reg_mbr_hom_set11_const0_info */,
	784 /* offset to inner register reg_mbr_hom_set11_const1_info */,
	788 /* offset to inner register reg_mbr_hom_set11_const2_info */,
	792 /* offset to inner register reg_mbr_hom_set11_const3_info */,
	796 /* offset to inner register reg_mbr_hom_set11_const4_info */,
	800 /* offset to inner register reg_mbr_hom_set11_const5_info */,
	804 /* offset to inner register reg_mbr_hom_set11_const6_info */,
	808 /* offset to inner register reg_mbr_hom_set11_const7_info */,
	812 /* offset to inner register reg_mbr_hom_set11_const8_info */,
	816 /* offset to inner register reg_mbr_hom_set12_const0_info */,
	820 /* offset to inner register reg_mbr_hom_set12_const1_info */,
	824 /* offset to inner register reg_mbr_hom_set12_const2_info */,
	828 /* offset to inner register reg_mbr_hom_set12_const3_info */,
	832 /* offset to inner register reg_mbr_hom_set12_const4_info */,
	836 /* offset to inner register reg_mbr_hom_set12_const5_info */,
	840 /* offset to inner register reg_mbr_hom_set12_const6_info */,
	844 /* offset to inner register reg_mbr_hom_set12_const7_info */,
	848 /* offset to inner register reg_mbr_hom_set12_const8_info */,
	852 /* offset to inner register reg_mbr_hom_set13_const0_info */,
	856 /* offset to inner register reg_mbr_hom_set13_const1_info */,
	860 /* offset to inner register reg_mbr_hom_set13_const2_info */,
	864 /* offset to inner register reg_mbr_hom_set13_const3_info */,
	868 /* offset to inner register reg_mbr_hom_set13_const4_info */,
	872 /* offset to inner register reg_mbr_hom_set13_const5_info */,
	876 /* offset to inner register reg_mbr_hom_set13_const6_info */,
	880 /* offset to inner register reg_mbr_hom_set13_const7_info */,
	884 /* offset to inner register reg_mbr_hom_set13_const8_info */,
	888 /* offset to inner register reg_mbr_hom_set14_const0_info */,
	892 /* offset to inner register reg_mbr_hom_set14_const1_info */,
	896 /* offset to inner register reg_mbr_hom_set14_const2_info */,
	900 /* offset to inner register reg_mbr_hom_set14_const3_info */,
	904 /* offset to inner register reg_mbr_hom_set14_const4_info */,
	908 /* offset to inner register reg_mbr_hom_set14_const5_info */,
	912 /* offset to inner register reg_mbr_hom_set14_const6_info */,
	916 /* offset to inner register reg_mbr_hom_set14_const7_info */,
	920 /* offset to inner register reg_mbr_hom_set14_const8_info */,
	924 /* offset to inner register reg_mbr_hom_set15_const0_info */,
	928 /* offset to inner register reg_mbr_hom_set15_const1_info */,
	932 /* offset to inner register reg_mbr_hom_set15_const2_info */,
	936 /* offset to inner register reg_mbr_hom_set15_const3_info */,
	940 /* offset to inner register reg_mbr_hom_set15_const4_info */,
	944 /* offset to inner register reg_mbr_hom_set15_const5_info */,
	948 /* offset to inner register reg_mbr_hom_set15_const6_info */,
	952 /* offset to inner register reg_mbr_hom_set15_const7_info */,
	956 /* offset to inner register reg_mbr_hom_set15_const8_info */,
	960 /* offset to inner register reg_mbr_hom_offset_set0_info */,
	964 /* offset to inner register reg_mbr_hom_offset_set1_info */,
	968 /* offset to inner register reg_mbr_hom_offset_set2_info */,
	972 /* offset to inner register reg_mbr_hom_offset_set3_info */,
	976 /* offset to inner register reg_mbr_hom_offset_set4_info */,
	980 /* offset to inner register reg_mbr_hom_offset_set5_info */,
	984 /* offset to inner register reg_mbr_hom_offset_set6_info */,
	988 /* offset to inner register reg_mbr_hom_offset_set7_info */,
	992 /* offset to inner register reg_mbr_hom_offset_set8_info */,
	996 /* offset to inner register reg_mbr_hom_offset_set9_info */,
	1000 /* offset to inner register reg_mbr_hom_offset_set10_info */,
	1004 /* offset to inner register reg_mbr_hom_offset_set11_info */,
	1008 /* offset to inner register reg_mbr_hom_offset_set12_info */,
	1012 /* offset to inner register reg_mbr_hom_offset_set13_info */,
	1016 /* offset to inner register reg_mbr_hom_offset_set14_info */,
	1020 /* offset to inner register reg_mbr_hom_offset_set15_info */,
	1024 /* offset to inner register reg_mbr_dewarp_y_scale_factor_info */,
	1028 /* offset to inner register reg_mbr_dewarp_start_angle_info */,
	1032 /* offset to inner register reg_mbr_dewarp_relative_inner_radius_info */,
	1036 /* offset to inner register reg_mbr_dewarp_inner_radius_info */,
	1040 /* offset to inner register reg_mbr_dewarp_outer_radius_inv_info */,
	1044 /* offset to inner register reg_mbr_dewarp_center_coord_info */,
	1048 /* offset to inner register reg_mbr_dewarp_out_height_inv_info */,
	1052 /* offset to inner register reg_mbr_ldc_center_coord_info */,
	1056 /* offset to inner register reg_mbr_ldc_y_scale_info */,
	1060 /* offset to inner register reg_mbr_ldc_ru_max_inv_info */,
	1064 /* offset to inner register reg_mbr_input_image_width_info */,
	1068 /* offset to inner register reg_mbr_input_image_height_info */,
	1088 /* offset to inner register reg_ch0_dma_hb_unit_desc_id_info */,
	1092 /* offset to inner register reg_ch0_dma_hb_channel_desc_id_info */,
	1096 /* offset to inner register reg_ch0_dma_hb_spana_desc_id_info */,
	1100 /* offset to inner register reg_ch0_dma_hb_spanb_desc_id_info */,
	1104 /* offset to inner register reg_ch0_dma_hb_terminala_descr_id_info */,
	1108 /* offset to inner register reg_ch0_dma_hb_terminalb_descr_id_info */,
	1112 /* offset to inner register reg_ch0_dma_unit_descr_addr_info */,
	1120 /* offset to inner register reg_ch0_dma_span_descr_addr_info */,
	1124 /* offset to inner register reg_ch0_dma_unit_loc_dst_addr_info */,
	1136 /* offset to inner register reg_ch0_dma_terminal_descr_addr_info */,
	1140 /* offset to inner register reg_ch0_dma_terminal_buf1_descr_addr_info */,
	1144 /* offset to inner register reg_ch0_coord_ratio_info */,
	1148 /* offset to inner register reg_ch0_dma_instruction_req_addr_info */,
	1152 /* offset to inner register reg_ch0_dma_ch_ack_mode_addr_info */,
	1156 /* offset to inner register reg_ch0_dma_int_unit_desc_id_info */,
	1160 /* offset to inner register reg_ch0_dma_int_channel_desc_id_info */,
	1164 /* offset to inner register reg_ch0_dma_int_spana_desc_id_info */,
	1168 /* offset to inner register reg_ch0_dma_int_spanb_desc_id_info */,
	1172 /* offset to inner register reg_ch0_dma_int_terminala_descr_id_info */,
	1176 /* offset to inner register reg_ch0_dma_int_terminalb_descr_id_info */,
	1180 /* offset to inner register reg_ch0_dma_int_unit_width_addr_info */,
	1184 /* offset to inner register reg_ch0_dma_int_unit_height_addr_info */,
	1188 /* offset to inner register reg_ch0_dma_int_unit_loc_src_addr_info */,
	1192 /* offset to inner register reg_ch0_dma_int_unit_loc_dst_addr_info */,
	1200 /* offset to inner register reg_ch0_dma_int_terminal_a_descr_addr_info */,
	1204 /* offset to inner register reg_ch0_dma_int_terminal_b_descr_addr_info */,
	1216 /* offset to inner register reg_ch0_int_dma_instruction_req_addr_info */,
	1228 /* offset to inner register reg_ch0_ip_num_buf_info */,
	1232 /* offset to inner register reg_ch0_ip_buf_addr_info */,
	1236 /* offset to inner register reg_ch0_ip_buf_stride_info */,
	1240 /* offset to inner register reg_ch0_ip_buf_line_stride_info */,
	1244 /* offset to inner register reg_ch0_data_ack_addr_info */,
	1248 /* offset to inner register reg_ch0_data_ack_message_info */,
	1252 /* offset to inner register reg_ch0_top0_left_offset_info */,
	1256 /* offset to inner register reg_ch0_cmd_info */,
	1260 /* offset to inner register reg_ch0_block_erosion_info */,
	1344 /* offset to inner register reg_ch1_dma_hb_unit_desc_id_info */,
	1348 /* offset to inner register reg_ch1_dma_hb_channel_desc_id_info */,
	1352 /* offset to inner register reg_ch1_dma_hb_spana_desc_id_info */,
	1356 /* offset to inner register reg_ch1_dma_hb_spanb_desc_id_info */,
	1360 /* offset to inner register reg_ch1_dma_hb_terminala_descr_id_info */,
	1364 /* offset to inner register reg_ch1_dma_hb_terminalb_descr_id_info */,
	1368 /* offset to inner register reg_ch1_dma_unit_descr_addr_info */,
	1376 /* offset to inner register reg_ch1_dma_span_descr_addr_info */,
	1380 /* offset to inner register reg_ch1_dma_unit_loc_dst_addr_info */,
	1392 /* offset to inner register reg_ch1_dma_terminal_descr_addr_info */,
	1396 /* offset to inner register reg_ch1_dma_terminal_buf1_descr_addr_info */,
	1400 /* offset to inner register reg_ch1_coord_ratio_info */,
	1404 /* offset to inner register reg_ch1_dma_instruction_req_addr_info */,
	1408 /* offset to inner register reg_ch1_dma_ch_ack_mode_addr_info */,
	1412 /* offset to inner register reg_ch1_dma_int_unit_desc_id_info */,
	1416 /* offset to inner register reg_ch1_dma_int_channel_desc_id_info */,
	1420 /* offset to inner register reg_ch1_dma_int_spana_desc_id_info */,
	1424 /* offset to inner register reg_ch1_dma_int_spanb_desc_id_info */,
	1428 /* offset to inner register reg_ch1_dma_int_terminala_descr_id_info */,
	1432 /* offset to inner register reg_ch1_dma_int_terminalb_descr_id_info */,
	1436 /* offset to inner register reg_ch1_dma_int_unit_width_addr_info */,
	1440 /* offset to inner register reg_ch1_dma_int_unit_height_addr_info */,
	1444 /* offset to inner register reg_ch1_dma_int_unit_loc_src_addr_info */,
	1448 /* offset to inner register reg_ch1_dma_int_unit_loc_dst_addr_info */,
	1456 /* offset to inner register reg_ch1_dma_int_terminal_a_descr_addr_info */,
	1460 /* offset to inner register reg_ch1_dma_int_terminal_b_descr_addr_info */,
	1472 /* offset to inner register reg_ch1_int_dma_instruction_req_addr_info */,
	1484 /* offset to inner register reg_ch1_ip_num_buf_info */,
	1488 /* offset to inner register reg_ch1_ip_buf_addr_info */,
	1492 /* offset to inner register reg_ch1_ip_buf_stride_info */,
	1496 /* offset to inner register reg_ch1_ip_buf_line_stride_info */,
	1500 /* offset to inner register reg_ch1_data_ack_addr_info */,
	1504 /* offset to inner register reg_ch1_data_ack_message_info */,
	1508 /* offset to inner register reg_ch1_top0_left_offset_info */,
	1512 /* offset to inner register reg_ch1_cmd_info */,
	1516 /* offset to inner register reg_ch1_block_erosion_info */,
	1600 /* offset to inner register reg_ch2_dma_hb_unit_desc_id_info */,
	1604 /* offset to inner register reg_ch2_dma_hb_channel_desc_id_info */,
	1608 /* offset to inner register reg_ch2_dma_hb_spana_desc_id_info */,
	1612 /* offset to inner register reg_ch2_dma_hb_spanb_desc_id_info */,
	1616 /* offset to inner register reg_ch2_dma_hb_terminala_descr_id_info */,
	1620 /* offset to inner register reg_ch2_dma_hb_terminalb_descr_id_info */,
	1624 /* offset to inner register reg_ch2_dma_unit_descr_addr_info */,
	1632 /* offset to inner register reg_ch2_dma_span_descr_addr_info */,
	1636 /* offset to inner register reg_ch2_dma_unit_loc_dst_addr_info */,
	1648 /* offset to inner register reg_ch2_dma_terminal_descr_addr_info */,
	1652 /* offset to inner register reg_ch2_dma_terminal_buf1_descr_addr_info */,
	1656 /* offset to inner register reg_ch2_coord_ratio_info */,
	1660 /* offset to inner register reg_ch2_dma_instruction_req_addr_info */,
	1664 /* offset to inner register reg_ch2_dma_ch_ack_mode_addr_info */,
	1668 /* offset to inner register reg_ch2_dma_int_unit_desc_id_info */,
	1672 /* offset to inner register reg_ch2_dma_int_channel_desc_id_info */,
	1676 /* offset to inner register reg_ch2_dma_int_spana_desc_id_info */,
	1680 /* offset to inner register reg_ch2_dma_int_spanb_desc_id_info */,
	1684 /* offset to inner register reg_ch2_dma_int_terminala_descr_id_info */,
	1688 /* offset to inner register reg_ch2_dma_int_terminalb_descr_id_info */,
	1692 /* offset to inner register reg_ch2_dma_int_unit_width_addr_info */,
	1696 /* offset to inner register reg_ch2_dma_int_unit_height_addr_info */,
	1700 /* offset to inner register reg_ch2_dma_int_unit_loc_src_addr_info */,
	1704 /* offset to inner register reg_ch2_dma_int_unit_loc_dst_addr_info */,
	1712 /* offset to inner register reg_ch2_dma_int_terminal_a_descr_addr_info */,
	1716 /* offset to inner register reg_ch2_dma_int_terminal_b_descr_addr_info */,
	1728 /* offset to inner register reg_ch2_int_dma_instruction_req_addr_info */,
	1740 /* offset to inner register reg_ch2_ip_num_buf_info */,
	1744 /* offset to inner register reg_ch2_ip_buf_addr_info */,
	1748 /* offset to inner register reg_ch2_ip_buf_stride_info */,
	1752 /* offset to inner register reg_ch2_ip_buf_line_stride_info */,
	1756 /* offset to inner register reg_ch2_data_ack_addr_info */,
	1760 /* offset to inner register reg_ch2_data_ack_message_info */,
	1764 /* offset to inner register reg_ch2_top0_left_offset_info */,
	1768 /* offset to inner register reg_ch2_cmd_info */,
	1772 /* offset to inner register reg_ch2_block_erosion_info */,
	1856 /* offset to inner register reg_ch3_dma_hb_unit_desc_id_info */,
	1860 /* offset to inner register reg_ch3_dma_hb_channel_desc_id_info */,
	1864 /* offset to inner register reg_ch3_dma_hb_spana_desc_id_info */,
	1868 /* offset to inner register reg_ch3_dma_hb_spanb_desc_id_info */,
	1872 /* offset to inner register reg_ch3_dma_hb_terminala_descr_id_info */,
	1876 /* offset to inner register reg_ch3_dma_hb_terminalb_descr_id_info */,
	1880 /* offset to inner register reg_ch3_dma_unit_descr_addr_info */,
	1888 /* offset to inner register reg_ch3_dma_span_descr_addr_info */,
	1892 /* offset to inner register reg_ch3_dma_unit_loc_dst_addr_info */,
	1904 /* offset to inner register reg_ch3_dma_terminal_descr_addr_info */,
	1908 /* offset to inner register reg_ch3_dma_terminal_buf1_descr_addr_info */,
	1912 /* offset to inner register reg_ch3_coord_ratio_info */,
	1916 /* offset to inner register reg_ch3_dma_instruction_req_addr_info */,
	1920 /* offset to inner register reg_ch3_dma_ch_ack_mode_addr_info */,
	1924 /* offset to inner register reg_ch3_dma_int_unit_desc_id_info */,
	1928 /* offset to inner register reg_ch3_dma_int_channel_desc_id_info */,
	1932 /* offset to inner register reg_ch3_dma_int_spana_desc_id_info */,
	1936 /* offset to inner register reg_ch3_dma_int_spanb_desc_id_info */,
	1940 /* offset to inner register reg_ch3_dma_int_terminala_descr_id_info */,
	1944 /* offset to inner register reg_ch3_dma_int_terminalb_descr_id_info */,
	1948 /* offset to inner register reg_ch3_dma_int_unit_width_addr_info */,
	1952 /* offset to inner register reg_ch3_dma_int_unit_height_addr_info */,
	1956 /* offset to inner register reg_ch3_dma_int_unit_loc_src_addr_info */,
	1960 /* offset to inner register reg_ch3_dma_int_unit_loc_dst_addr_info */,
	1968 /* offset to inner register reg_ch3_dma_int_terminal_a_descr_addr_info */,
	1972 /* offset to inner register reg_ch3_dma_int_terminal_b_descr_addr_info */,
	1984 /* offset to inner register reg_ch3_int_dma_instruction_req_addr_info */,
	1996 /* offset to inner register reg_ch3_ip_num_buf_info */,
	2000 /* offset to inner register reg_ch3_ip_buf_addr_info */,
	2004 /* offset to inner register reg_ch3_ip_buf_stride_info */,
	2008 /* offset to inner register reg_ch3_ip_buf_line_stride_info */,
	2012 /* offset to inner register reg_ch3_data_ack_addr_info */,
	2016 /* offset to inner register reg_ch3_data_ack_message_info */,
	2020 /* offset to inner register reg_ch3_top0_left_offset_info */,
	2024 /* offset to inner register reg_ch3_cmd_info */,
	2028 /* offset to inner register reg_ch3_block_erosion_info */,
	2112 /* offset to inner register reg_mbr_gdc_modep_info */,
	2116 /* offset to inner register reg_mbr_rotation_matrix_const0_info */,
	2120 /* offset to inner register reg_mbr_rotation_matrix_const1_info */,
	2124 /* offset to inner register reg_mbr_rotation_matrix_const2_info */,
	2128 /* offset to inner register reg_mbr_rotation_matrix_const3_info */,
	2132 /* offset to inner register reg_mbr_rotation_matrix_const4_info */,
	2136 /* offset to inner register reg_mbr_rotation_matrix_const5_info */,
	2140 /* offset to inner register reg_mbr_rotation_matrix_const6_info */,
	2144 /* offset to inner register reg_mbr_rotation_matrix_const7_info */,
	2148 /* offset to inner register reg_mbr_rotation_matrix_const8_info */,
	2152 /* offset to inner register reg_mbr_projection_sf0_info */,
	2156 /* offset to inner register reg_mbr_projection_sf1_info */,
	2160 /* offset to inner register reg_mbr_projection_sf2_info */,
	2164 /* offset to inner register reg_mbr_projection_sf3_info */,
	2168 /* offset to inner register reg_mbr_projection_type_info */,
	2172 /* offset to inner register reg_mbr_projection_inv_f_pi_info */,
	2176 /* offset to inner register reg_mbr_ldc_mode_info */,
	2180 /* offset to inner register reg_mbr_ldc_focal_lenght_info */,
	2184 /* offset to inner register reg_mbr_ldc_max_a_info */,
	2188 /* offset to inner register reg_mbr_inv_ldc_max_a_info */,
	2192 /* offset to inner register reg_mbr_ldc_lut_shift_bits_info */,
	2196 /* offset to inner register reg_mbr_preaffine_matrix_scale_const0_info */,
	2200 /* offset to inner register reg_mbr_preaffine_matrix_scale_const1_info */,
	2204 /* offset to inner register reg_mbr_preaffine_matrix_scale_const2_info */,
	2208 /* offset to inner register reg_mbr_preaffine_matrix_scale_const3_info */,
	2212 /* offset to inner register reg_mbr_preaffine_matrix_translate_const0_info */,
	2216 /* offset to inner register reg_mbr_preaffine_matrix_translate_const1_info */,
	2220 /* offset to inner register reg_mbr_postaffine_matrix_scale_const0_info */,
	2224 /* offset to inner register reg_mbr_postaffine_matrix_scale_const1_info */,
	2228 /* offset to inner register reg_mbr_postaffine_matrix_scale_const2_info */,
	2232 /* offset to inner register reg_mbr_postaffine_matrix_scale_const3_info */,
	2236 /* offset to inner register reg_mbr_postaffine_matrix_translate_const0_info */,
	2240 /* offset to inner register reg_mbr_postaffine_matrix_translate_const1_info */,
	2244 /* offset to inner register reg_mbr_invalid_coord_mask_ch0_info */,
	2248 /* offset to inner register reg_mbr_invalid_coord_mask_ch1_info */,
	2252 /* offset to inner register reg_mbr_invalid_coord_mask_ch2_info */,
	2256 /* offset to inner register reg_mbr_invalid_coord_mask_ch3_info */,
	2316 /* offset to inner register reg_mbr_rsvd_reg_info */,
	2368 /* offset to inner register reg_mbr_ldc_lut_coeff0_info */,
	2372 /* offset to inner register reg_mbr_ldc_lut_coeff1_info */,
	2376 /* offset to inner register reg_mbr_ldc_lut_coeff2_info */,
	2380 /* offset to inner register reg_mbr_ldc_lut_coeff3_info */,
	2384 /* offset to inner register reg_mbr_ldc_lut_coeff4_info */,
	2388 /* offset to inner register reg_mbr_ldc_lut_coeff5_info */,
	2392 /* offset to inner register reg_mbr_ldc_lut_coeff6_info */,
	2396 /* offset to inner register reg_mbr_ldc_lut_coeff7_info */,
	2400 /* offset to inner register reg_mbr_ldc_lut_coeff8_info */,
	2404 /* offset to inner register reg_mbr_ldc_lut_coeff9_info */,
	2408 /* offset to inner register reg_mbr_ldc_lut_coeff10_info */,
	2412 /* offset to inner register reg_mbr_ldc_lut_coeff11_info */,
	2416 /* offset to inner register reg_mbr_ldc_lut_coeff12_info */,
	2420 /* offset to inner register reg_mbr_ldc_lut_coeff13_info */,
	2424 /* offset to inner register reg_mbr_ldc_lut_coeff14_info */,
	2428 /* offset to inner register reg_mbr_ldc_lut_coeff15_info */,
	2432 /* offset to inner register reg_mbr_ldc_lut_coeff16_info */,
	2436 /* offset to inner register reg_mbr_ldc_lut_coeff17_info */,
	2440 /* offset to inner register reg_mbr_ldc_lut_coeff18_info */,
	2444 /* offset to inner register reg_mbr_ldc_lut_coeff19_info */,
	2448 /* offset to inner register reg_mbr_ldc_lut_coeff20_info */,
	2452 /* offset to inner register reg_mbr_ldc_lut_coeff21_info */,
	2456 /* offset to inner register reg_mbr_ldc_lut_coeff22_info */,
	2460 /* offset to inner register reg_mbr_ldc_lut_coeff23_info */,
	2464 /* offset to inner register reg_mbr_ldc_lut_coeff24_info */,
	2468 /* offset to inner register reg_mbr_ldc_lut_coeff25_info */,
	2472 /* offset to inner register reg_mbr_ldc_lut_coeff26_info */,
	2476 /* offset to inner register reg_mbr_ldc_lut_coeff27_info */,
	2480 /* offset to inner register reg_mbr_ldc_lut_coeff28_info */,
	2484 /* offset to inner register reg_mbr_ldc_lut_coeff29_info */,
	2488 /* offset to inner register reg_mbr_ldc_lut_coeff30_info */,
	2492 /* offset to inner register reg_mbr_ldc_lut_coeff31_info */,
	2496 /* offset to inner register reg_mbr_ldc_lut_coeff32_info */,
	2500 /* offset to inner register reg_mbr_ldc_lut_coeff33_info */,
	2504 /* offset to inner register reg_mbr_ldc_lut_coeff34_info */,
	2508 /* offset to inner register reg_mbr_ldc_lut_coeff35_info */,
	2512 /* offset to inner register reg_mbr_ldc_lut_coeff36_info */,
	2516 /* offset to inner register reg_mbr_ldc_lut_coeff37_info */,
	2520 /* offset to inner register reg_mbr_ldc_lut_coeff38_info */,
	2524 /* offset to inner register reg_mbr_ldc_lut_coeff39_info */,
	2528 /* offset to inner register reg_mbr_ldc_lut_coeff40_info */,
	2532 /* offset to inner register reg_mbr_ldc_lut_coeff41_info */,
	2536 /* offset to inner register reg_mbr_ldc_lut_coeff42_info */,
	2540 /* offset to inner register reg_mbr_ldc_lut_coeff43_info */,
	2544 /* offset to inner register reg_mbr_ldc_lut_coeff44_info */,
	2548 /* offset to inner register reg_mbr_ldc_lut_coeff45_info */,
	2552 /* offset to inner register reg_mbr_ldc_lut_coeff46_info */,
	2556 /* offset to inner register reg_mbr_ldc_lut_coeff47_info */,
	2560 /* offset to inner register reg_mbr_ldc_lut_coeff48_info */,
	2564 /* offset to inner register reg_mbr_ldc_lut_coeff49_info */,
	2568 /* offset to inner register reg_mbr_ldc_lut_coeff50_info */,
	2572 /* offset to inner register reg_mbr_ldc_lut_coeff51_info */,
	2576 /* offset to inner register reg_mbr_ldc_lut_coeff52_info */,
	2580 /* offset to inner register reg_mbr_ldc_lut_coeff53_info */,
	2584 /* offset to inner register reg_mbr_ldc_lut_coeff54_info */,
	2588 /* offset to inner register reg_mbr_ldc_lut_coeff55_info */,
	2592 /* offset to inner register reg_mbr_ldc_lut_coeff56_info */,
	2596 /* offset to inner register reg_mbr_ldc_lut_coeff57_info */,
	2600 /* offset to inner register reg_mbr_ldc_lut_coeff58_info */,
	2604 /* offset to inner register reg_mbr_ldc_lut_coeff59_info */,
	2608 /* offset to inner register reg_mbr_ldc_lut_coeff60_info */,
	2612 /* offset to inner register reg_mbr_ldc_lut_coeff61_info */,
	2616 /* offset to inner register reg_mbr_ldc_lut_coeff62_info */,
	2620 /* offset to inner register reg_mbr_ldc_lut_coeff63_info */,
	2624 /* offset to inner register reg_mbr_ldc_lut_coeff64_info */,
	2628 /* offset to inner register reg_mbr_ldc_lut_coeff65_info */,
	2632 /* offset to inner register reg_mbr_ldc_lut_coeff66_info */,
	2636 /* offset to inner register reg_mbr_ldc_lut_coeff67_info */,
	2640 /* offset to inner register reg_mbr_ldc_lut_coeff68_info */,
	2644 /* offset to inner register reg_mbr_ldc_lut_coeff69_info */,
	2648 /* offset to inner register reg_mbr_ldc_lut_coeff70_info */,
	2652 /* offset to inner register reg_mbr_ldc_lut_coeff71_info */,
	2656 /* offset to inner register reg_mbr_ldc_lut_coeff72_info */,
	2660 /* offset to inner register reg_mbr_ldc_lut_coeff73_info */,
	2664 /* offset to inner register reg_mbr_ldc_lut_coeff74_info */,
	2668 /* offset to inner register reg_mbr_ldc_lut_coeff75_info */,
	2672 /* offset to inner register reg_mbr_ldc_lut_coeff76_info */,
	2676 /* offset to inner register reg_mbr_ldc_lut_coeff77_info */,
	2680 /* offset to inner register reg_mbr_ldc_lut_coeff78_info */,
	2684 /* offset to inner register reg_mbr_ldc_lut_coeff79_info */,
	2688 /* offset to inner register reg_mbr_ldc_lut_coeff80_info */,
	2692 /* offset to inner register reg_mbr_ldc_lut_coeff81_info */,
	2696 /* offset to inner register reg_mbr_ldc_lut_coeff82_info */,
	2700 /* offset to inner register reg_mbr_ldc_lut_coeff83_info */,
	2704 /* offset to inner register reg_mbr_ldc_lut_coeff84_info */,
	2708 /* offset to inner register reg_mbr_ldc_lut_coeff85_info */,
	2712 /* offset to inner register reg_mbr_ldc_lut_coeff86_info */,
	2716 /* offset to inner register reg_mbr_ldc_lut_coeff87_info */,
	2720 /* offset to inner register reg_mbr_ldc_lut_coeff88_info */,
	2724 /* offset to inner register reg_mbr_ldc_lut_coeff89_info */,
	2728 /* offset to inner register reg_mbr_ldc_lut_coeff90_info */,
	2732 /* offset to inner register reg_mbr_ldc_lut_coeff91_info */,
	2736 /* offset to inner register reg_mbr_ldc_lut_coeff92_info */,
	2740 /* offset to inner register reg_mbr_ldc_lut_coeff93_info */,
	2744 /* offset to inner register reg_mbr_ldc_lut_coeff94_info */,
	2748 /* offset to inner register reg_mbr_ldc_lut_coeff95_info */,
	2752 /* offset to inner register reg_mbr_ldc_lut_coeff96_info */,
	2756 /* offset to inner register reg_mbr_ldc_lut_coeff97_info */,
	2760 /* offset to inner register reg_mbr_ldc_lut_coeff98_info */,
	2764 /* offset to inner register reg_mbr_ldc_lut_coeff99_info */,
	2768 /* offset to inner register reg_mbr_ldc_lut_coeff100_info */,
	2772 /* offset to inner register reg_mbr_ldc_lut_coeff101_info */,
	2776 /* offset to inner register reg_mbr_ldc_lut_coeff102_info */,
	2780 /* offset to inner register reg_mbr_ldc_lut_coeff103_info */,
	2784 /* offset to inner register reg_mbr_ldc_lut_coeff104_info */,
	2788 /* offset to inner register reg_mbr_ldc_lut_coeff105_info */,
	2792 /* offset to inner register reg_mbr_ldc_lut_coeff106_info */,
	2796 /* offset to inner register reg_mbr_ldc_lut_coeff107_info */,
	2800 /* offset to inner register reg_mbr_ldc_lut_coeff108_info */,
	2804 /* offset to inner register reg_mbr_ldc_lut_coeff109_info */,
	2808 /* offset to inner register reg_mbr_ldc_lut_coeff110_info */,
	2812 /* offset to inner register reg_mbr_ldc_lut_coeff111_info */,
	2816 /* offset to inner register reg_mbr_ldc_lut_coeff112_info */,
	2820 /* offset to inner register reg_mbr_ldc_lut_coeff113_info */,
	2824 /* offset to inner register reg_mbr_ldc_lut_coeff114_info */,
	2828 /* offset to inner register reg_mbr_ldc_lut_coeff115_info */,
	2832 /* offset to inner register reg_mbr_ldc_lut_coeff116_info */,
	2836 /* offset to inner register reg_mbr_ldc_lut_coeff117_info */,
	2840 /* offset to inner register reg_mbr_ldc_lut_coeff118_info */,
	2844 /* offset to inner register reg_mbr_ldc_lut_coeff119_info */,
	2848 /* offset to inner register reg_mbr_ldc_lut_coeff120_info */,
	2852 /* offset to inner register reg_mbr_ldc_lut_coeff121_info */,
	2856 /* offset to inner register reg_mbr_ldc_lut_coeff122_info */,
	2860 /* offset to inner register reg_mbr_ldc_lut_coeff123_info */,
	2864 /* offset to inner register reg_mbr_ldc_lut_coeff124_info */,
	2868 /* offset to inner register reg_mbr_ldc_lut_coeff125_info */,
	2872 /* offset to inner register reg_mbr_ldc_lut_coeff126_info */,
	2876 /* offset to inner register reg_mbr_ldc_lut_coeff127_info */,
	2880 /* offset to inner register reg_mbr_ldc_lut_coeff128_info */,
	2884 /* offset to inner register reg_mbr_ldc_lut_coeff129_info */,
	2888 /* offset to inner register reg_mbr_ldc_lut_coeff130_info */,
	2892 /* offset to inner register reg_mbr_ldc_lut_coeff131_info */,
	2896 /* offset to inner register reg_mbr_ldc_lut_coeff132_info */,
	2900 /* offset to inner register reg_mbr_ldc_lut_coeff133_info */,
	2904 /* offset to inner register reg_mbr_ldc_lut_coeff134_info */,
	2908 /* offset to inner register reg_mbr_ldc_lut_coeff135_info */,
	2912 /* offset to inner register reg_mbr_ldc_lut_coeff136_info */,
	2916 /* offset to inner register reg_mbr_ldc_lut_coeff137_info */,
	2920 /* offset to inner register reg_mbr_ldc_lut_coeff138_info */,
	2924 /* offset to inner register reg_mbr_ldc_lut_coeff139_info */,
	2928 /* offset to inner register reg_mbr_ldc_lut_coeff140_info */,
	2932 /* offset to inner register reg_mbr_ldc_lut_coeff141_info */,
	2936 /* offset to inner register reg_mbr_ldc_lut_coeff142_info */,
	2940 /* offset to inner register reg_mbr_ldc_lut_coeff143_info */,
	2944 /* offset to inner register reg_mbr_ldc_lut_coeff144_info */,
	2948 /* offset to inner register reg_mbr_ldc_lut_coeff145_info */,
	2952 /* offset to inner register reg_mbr_ldc_lut_coeff146_info */,
	2956 /* offset to inner register reg_mbr_ldc_lut_coeff147_info */,
	2960 /* offset to inner register reg_mbr_ldc_lut_coeff148_info */,
	2964 /* offset to inner register reg_mbr_ldc_lut_coeff149_info */,
	2968 /* offset to inner register reg_mbr_ldc_lut_coeff150_info */,
	2972 /* offset to inner register reg_mbr_ldc_lut_coeff151_info */,
	2976 /* offset to inner register reg_mbr_ldc_lut_coeff152_info */,
	2980 /* offset to inner register reg_mbr_ldc_lut_coeff153_info */,
	2984 /* offset to inner register reg_mbr_ldc_lut_coeff154_info */,
	2988 /* offset to inner register reg_mbr_ldc_lut_coeff155_info */,
	2992 /* offset to inner register reg_mbr_ldc_lut_coeff156_info */,
	2996 /* offset to inner register reg_mbr_ldc_lut_coeff157_info */,
	3000 /* offset to inner register reg_mbr_ldc_lut_coeff158_info */,
	3004 /* offset to inner register reg_mbr_ldc_lut_coeff159_info */,
	3008 /* offset to inner register reg_mbr_ldc_lut_coeff160_info */,
	3012 /* offset to inner register reg_mbr_ldc_lut_coeff161_info */,
	3016 /* offset to inner register reg_mbr_ldc_lut_coeff162_info */,
	3020 /* offset to inner register reg_mbr_ldc_lut_coeff163_info */,
	3024 /* offset to inner register reg_mbr_ldc_lut_coeff164_info */,
	3028 /* offset to inner register reg_mbr_ldc_lut_coeff165_info */,
	3032 /* offset to inner register reg_mbr_ldc_lut_coeff166_info */,
	3036 /* offset to inner register reg_mbr_ldc_lut_coeff167_info */,
	3040 /* offset to inner register reg_mbr_ldc_lut_coeff168_info */,
	3044 /* offset to inner register reg_mbr_ldc_lut_coeff169_info */,
	3048 /* offset to inner register reg_mbr_ldc_lut_coeff170_info */,
	3052 /* offset to inner register reg_mbr_ldc_lut_coeff171_info */,
	3056 /* offset to inner register reg_mbr_ldc_lut_coeff172_info */,
	3060 /* offset to inner register reg_mbr_ldc_lut_coeff173_info */,
	3064 /* offset to inner register reg_mbr_ldc_lut_coeff174_info */,
	3068 /* offset to inner register reg_mbr_ldc_lut_coeff175_info */,
	3072 /* offset to inner register reg_mbr_ldc_lut_coeff176_info */,
	3076 /* offset to inner register reg_mbr_ldc_lut_coeff177_info */,
	3080 /* offset to inner register reg_mbr_ldc_lut_coeff178_info */,
	3084 /* offset to inner register reg_mbr_ldc_lut_coeff179_info */,
	3088 /* offset to inner register reg_mbr_ldc_lut_coeff180_info */,
	3092 /* offset to inner register reg_mbr_ldc_lut_coeff181_info */,
	3096 /* offset to inner register reg_mbr_ldc_lut_coeff182_info */,
	3100 /* offset to inner register reg_mbr_ldc_lut_coeff183_info */,
	3104 /* offset to inner register reg_mbr_ldc_lut_coeff184_info */,
	3108 /* offset to inner register reg_mbr_ldc_lut_coeff185_info */,
	3112 /* offset to inner register reg_mbr_ldc_lut_coeff186_info */,
	3116 /* offset to inner register reg_mbr_ldc_lut_coeff187_info */,
	3120 /* offset to inner register reg_mbr_ldc_lut_coeff188_info */,
	3124 /* offset to inner register reg_mbr_ldc_lut_coeff189_info */,
	3128 /* offset to inner register reg_mbr_ldc_lut_coeff190_info */,
	3132 /* offset to inner register reg_mbr_ldc_lut_coeff191_info */,
	3136 /* offset to inner register reg_mbr_ldc_lut_coeff192_info */,
	3140 /* offset to inner register reg_mbr_ldc_lut_coeff193_info */,
	3144 /* offset to inner register reg_mbr_ldc_lut_coeff194_info */,
	3148 /* offset to inner register reg_mbr_ldc_lut_coeff195_info */,
	3152 /* offset to inner register reg_mbr_ldc_lut_coeff196_info */,
	3156 /* offset to inner register reg_mbr_ldc_lut_coeff197_info */,
	3160 /* offset to inner register reg_mbr_ldc_lut_coeff198_info */,
	3164 /* offset to inner register reg_mbr_ldc_lut_coeff199_info */,
	3168 /* offset to inner register reg_mbr_ldc_lut_coeff200_info */,
	3172 /* offset to inner register reg_mbr_ldc_lut_coeff201_info */,
	3176 /* offset to inner register reg_mbr_ldc_lut_coeff202_info */,
	3180 /* offset to inner register reg_mbr_ldc_lut_coeff203_info */,
	3184 /* offset to inner register reg_mbr_ldc_lut_coeff204_info */,
	3188 /* offset to inner register reg_mbr_ldc_lut_coeff205_info */,
	3192 /* offset to inner register reg_mbr_ldc_lut_coeff206_info */,
	3196 /* offset to inner register reg_mbr_ldc_lut_coeff207_info */,
	3200 /* offset to inner register reg_mbr_ldc_lut_coeff208_info */,
	3204 /* offset to inner register reg_mbr_ldc_lut_coeff209_info */,
	3208 /* offset to inner register reg_mbr_ldc_lut_coeff210_info */,
	3212 /* offset to inner register reg_mbr_ldc_lut_coeff211_info */,
	3216 /* offset to inner register reg_mbr_ldc_lut_coeff212_info */,
	3220 /* offset to inner register reg_mbr_ldc_lut_coeff213_info */,
	3224 /* offset to inner register reg_mbr_ldc_lut_coeff214_info */,
	3228 /* offset to inner register reg_mbr_ldc_lut_coeff215_info */,
	3232 /* offset to inner register reg_mbr_ldc_lut_coeff216_info */,
	3236 /* offset to inner register reg_mbr_ldc_lut_coeff217_info */,
	3240 /* offset to inner register reg_mbr_ldc_lut_coeff218_info */,
	3244 /* offset to inner register reg_mbr_ldc_lut_coeff219_info */,
	3248 /* offset to inner register reg_mbr_ldc_lut_coeff220_info */,
	3252 /* offset to inner register reg_mbr_ldc_lut_coeff221_info */,
	3256 /* offset to inner register reg_mbr_ldc_lut_coeff222_info */,
	3260 /* offset to inner register reg_mbr_ldc_lut_coeff223_info */,
	3264 /* offset to inner register reg_mbr_ldc_lut_coeff224_info */,
	3268 /* offset to inner register reg_mbr_ldc_lut_coeff225_info */,
	3272 /* offset to inner register reg_mbr_ldc_lut_coeff226_info */,
	3276 /* offset to inner register reg_mbr_ldc_lut_coeff227_info */,
	3280 /* offset to inner register reg_mbr_ldc_lut_coeff228_info */,
	3284 /* offset to inner register reg_mbr_ldc_lut_coeff229_info */,
	3288 /* offset to inner register reg_mbr_ldc_lut_coeff230_info */,
	3292 /* offset to inner register reg_mbr_ldc_lut_coeff231_info */,
	3296 /* offset to inner register reg_mbr_ldc_lut_coeff232_info */,
	3300 /* offset to inner register reg_mbr_ldc_lut_coeff233_info */,
	3304 /* offset to inner register reg_mbr_ldc_lut_coeff234_info */,
	3308 /* offset to inner register reg_mbr_ldc_lut_coeff235_info */,
	3312 /* offset to inner register reg_mbr_ldc_lut_coeff236_info */,
	3316 /* offset to inner register reg_mbr_ldc_lut_coeff237_info */,
	3320 /* offset to inner register reg_mbr_ldc_lut_coeff238_info */,
	3324 /* offset to inner register reg_mbr_ldc_lut_coeff239_info */,
	3328 /* offset to inner register reg_mbr_ldc_lut_coeff240_info */,
	3332 /* offset to inner register reg_mbr_ldc_lut_coeff241_info */,
	3336 /* offset to inner register reg_mbr_ldc_lut_coeff242_info */,
	3340 /* offset to inner register reg_mbr_ldc_lut_coeff243_info */,
	3344 /* offset to inner register reg_mbr_ldc_lut_coeff244_info */,
	3348 /* offset to inner register reg_mbr_ldc_lut_coeff245_info */,
	3352 /* offset to inner register reg_mbr_ldc_lut_coeff246_info */,
	3356 /* offset to inner register reg_mbr_ldc_lut_coeff247_info */,
	3360 /* offset to inner register reg_mbr_ldc_lut_coeff248_info */,
	3364 /* offset to inner register reg_mbr_ldc_lut_coeff249_info */,
	3368 /* offset to inner register reg_mbr_ldc_lut_coeff250_info */,
	3372 /* offset to inner register reg_mbr_ldc_lut_coeff251_info */,
	3376 /* offset to inner register reg_mbr_ldc_lut_coeff252_info */,
	3380 /* offset to inner register reg_mbr_ldc_lut_coeff253_info */,
	3384 /* offset to inner register reg_mbr_ldc_lut_coeff254_info */,
	3388 /* offset to inner register reg_mbr_ldc_lut_coeff255_info */,
	3392 /* offset to inner register reg_mbr_dewarp_lut_coeff0_info */,
	3396 /* offset to inner register reg_mbr_dewarp_lut_coeff1_info */,
	3400 /* offset to inner register reg_mbr_dewarp_lut_coeff2_info */,
	3404 /* offset to inner register reg_mbr_dewarp_lut_coeff3_info */,
	3408 /* offset to inner register reg_mbr_dewarp_lut_coeff4_info */,
	3412 /* offset to inner register reg_mbr_dewarp_lut_coeff5_info */,
	3416 /* offset to inner register reg_mbr_dewarp_lut_coeff6_info */,
	3420 /* offset to inner register reg_mbr_dewarp_lut_coeff7_info */,
	3424 /* offset to inner register reg_mbr_dewarp_lut_coeff8_info */,
	3428 /* offset to inner register reg_mbr_dewarp_lut_coeff9_info */,
	3432 /* offset to inner register reg_mbr_dewarp_lut_coeff10_info */,
	3436 /* offset to inner register reg_mbr_dewarp_lut_coeff11_info */,
	3440 /* offset to inner register reg_mbr_dewarp_lut_coeff12_info */,
	3444 /* offset to inner register reg_mbr_dewarp_lut_coeff13_info */,
	3448 /* offset to inner register reg_mbr_dewarp_lut_coeff14_info */,
	3452 /* offset to inner register reg_mbr_dewarp_lut_coeff15_info */,
	3456 /* offset to inner register reg_mbr_dewarp_lut_coeff16_info */,
	3460 /* offset to inner register reg_mbr_dewarp_lut_coeff17_info */,
	3464 /* offset to inner register reg_mbr_dewarp_lut_coeff18_info */,
	3468 /* offset to inner register reg_mbr_dewarp_lut_coeff19_info */,
	3472 /* offset to inner register reg_mbr_dewarp_lut_coeff20_info */,
	3476 /* offset to inner register reg_mbr_dewarp_lut_coeff21_info */,
	3480 /* offset to inner register reg_mbr_dewarp_lut_coeff22_info */,
	3484 /* offset to inner register reg_mbr_dewarp_lut_coeff23_info */,
	3488 /* offset to inner register reg_mbr_dewarp_lut_coeff24_info */,
	3492 /* offset to inner register reg_mbr_dewarp_lut_coeff25_info */,
	3496 /* offset to inner register reg_mbr_dewarp_lut_coeff26_info */,
	3500 /* offset to inner register reg_mbr_dewarp_lut_coeff27_info */,
	3504 /* offset to inner register reg_mbr_dewarp_lut_coeff28_info */,
	3508 /* offset to inner register reg_mbr_dewarp_lut_coeff29_info */,
	3512 /* offset to inner register reg_mbr_dewarp_lut_coeff30_info */,
	3516 /* offset to inner register reg_mbr_dewarp_lut_coeff31_info */,
	3520 /* offset to inner register reg_mbr_dewarp_lut_coeff32_info */,
	3524 /* offset to inner register reg_mbr_dewarp_lut_coeff33_info */,
	3528 /* offset to inner register reg_mbr_dewarp_lut_coeff34_info */,
	3532 /* offset to inner register reg_mbr_dewarp_lut_coeff35_info */,
	3536 /* offset to inner register reg_mbr_dewarp_lut_coeff36_info */,
	3540 /* offset to inner register reg_mbr_dewarp_lut_coeff37_info */,
	3544 /* offset to inner register reg_mbr_dewarp_lut_coeff38_info */,
	3548 /* offset to inner register reg_mbr_dewarp_lut_coeff39_info */,
	3552 /* offset to inner register reg_mbr_dewarp_lut_coeff40_info */,
	3556 /* offset to inner register reg_mbr_dewarp_lut_coeff41_info */,
	3560 /* offset to inner register reg_mbr_dewarp_lut_coeff42_info */,
	3564 /* offset to inner register reg_mbr_dewarp_lut_coeff43_info */,
	3568 /* offset to inner register reg_mbr_dewarp_lut_coeff44_info */,
	3572 /* offset to inner register reg_mbr_dewarp_lut_coeff45_info */,
	3576 /* offset to inner register reg_mbr_dewarp_lut_coeff46_info */,
	3580 /* offset to inner register reg_mbr_dewarp_lut_coeff47_info */,
	3584 /* offset to inner register reg_mbr_dewarp_lut_coeff48_info */,
	3588 /* offset to inner register reg_mbr_dewarp_lut_coeff49_info */,
	3592 /* offset to inner register reg_mbr_dewarp_lut_coeff50_info */,
	3596 /* offset to inner register reg_mbr_dewarp_lut_coeff51_info */,
	3600 /* offset to inner register reg_mbr_dewarp_lut_coeff52_info */,
	3604 /* offset to inner register reg_mbr_dewarp_lut_coeff53_info */,
	3608 /* offset to inner register reg_mbr_dewarp_lut_coeff54_info */,
	3612 /* offset to inner register reg_mbr_dewarp_lut_coeff55_info */,
	3616 /* offset to inner register reg_mbr_dewarp_lut_coeff56_info */,
	3620 /* offset to inner register reg_mbr_dewarp_lut_coeff57_info */,
	3624 /* offset to inner register reg_mbr_dewarp_lut_coeff58_info */,
	3628 /* offset to inner register reg_mbr_dewarp_lut_coeff59_info */,
	3632 /* offset to inner register reg_mbr_dewarp_lut_coeff60_info */,
	3636 /* offset to inner register reg_mbr_dewarp_lut_coeff61_info */,
	3640 /* offset to inner register reg_mbr_dewarp_lut_coeff62_info */,
	3644 /* offset to inner register reg_mbr_dewarp_lut_coeff63_info */,
	3648 /* offset to inner register reg_mbr_dewarp_lut_coeff64_info */,
	3652 /* offset to inner register reg_mbr_dewarp_lut_coeff65_info */,
	3656 /* offset to inner register reg_mbr_dewarp_lut_coeff66_info */,
	3660 /* offset to inner register reg_mbr_dewarp_lut_coeff67_info */,
	3664 /* offset to inner register reg_mbr_dewarp_lut_coeff68_info */,
	3668 /* offset to inner register reg_mbr_dewarp_lut_coeff69_info */,
	3672 /* offset to inner register reg_mbr_dewarp_lut_coeff70_info */,
	3676 /* offset to inner register reg_mbr_dewarp_lut_coeff71_info */,
	3680 /* offset to inner register reg_mbr_dewarp_lut_coeff72_info */,
	3684 /* offset to inner register reg_mbr_dewarp_lut_coeff73_info */,
	3688 /* offset to inner register reg_mbr_dewarp_lut_coeff74_info */,
	3692 /* offset to inner register reg_mbr_dewarp_lut_coeff75_info */,
	3696 /* offset to inner register reg_mbr_dewarp_lut_coeff76_info */,
	3700 /* offset to inner register reg_mbr_dewarp_lut_coeff77_info */,
	3704 /* offset to inner register reg_mbr_dewarp_lut_coeff78_info */,
	3708 /* offset to inner register reg_mbr_dewarp_lut_coeff79_info */,
	3712 /* offset to inner register reg_mbr_dewarp_lut_coeff80_info */,
	3716 /* offset to inner register reg_mbr_dewarp_lut_coeff81_info */,
	3720 /* offset to inner register reg_mbr_dewarp_lut_coeff82_info */,
	3724 /* offset to inner register reg_mbr_dewarp_lut_coeff83_info */,
	3728 /* offset to inner register reg_mbr_dewarp_lut_coeff84_info */,
	3732 /* offset to inner register reg_mbr_dewarp_lut_coeff85_info */,
	3736 /* offset to inner register reg_mbr_dewarp_lut_coeff86_info */,
	3740 /* offset to inner register reg_mbr_dewarp_lut_coeff87_info */,
	3744 /* offset to inner register reg_mbr_dewarp_lut_coeff88_info */,
	3748 /* offset to inner register reg_mbr_dewarp_lut_coeff89_info */,
	3752 /* offset to inner register reg_mbr_dewarp_lut_coeff90_info */,
	3756 /* offset to inner register reg_mbr_dewarp_lut_coeff91_info */,
	3760 /* offset to inner register reg_mbr_dewarp_lut_coeff92_info */,
	3764 /* offset to inner register reg_mbr_dewarp_lut_coeff93_info */,
	3768 /* offset to inner register reg_mbr_dewarp_lut_coeff94_info */,
	3772 /* offset to inner register reg_mbr_dewarp_lut_coeff95_info */,
	3776 /* offset to inner register reg_mbr_dewarp_lut_coeff96_info */,
	3780 /* offset to inner register reg_mbr_dewarp_lut_coeff97_info */,
	3784 /* offset to inner register reg_mbr_dewarp_lut_coeff98_info */,
	3788 /* offset to inner register reg_mbr_dewarp_lut_coeff99_info */,
	3792 /* offset to inner register reg_mbr_dewarp_lut_coeff100_info */,
	3796 /* offset to inner register reg_mbr_dewarp_lut_coeff101_info */,
	3800 /* offset to inner register reg_mbr_dewarp_lut_coeff102_info */,
	3804 /* offset to inner register reg_mbr_dewarp_lut_coeff103_info */,
	3808 /* offset to inner register reg_mbr_dewarp_lut_coeff104_info */,
	3812 /* offset to inner register reg_mbr_dewarp_lut_coeff105_info */,
	3816 /* offset to inner register reg_mbr_dewarp_lut_coeff106_info */,
	3820 /* offset to inner register reg_mbr_dewarp_lut_coeff107_info */,
	3824 /* offset to inner register reg_mbr_dewarp_lut_coeff108_info */,
	3828 /* offset to inner register reg_mbr_dewarp_lut_coeff109_info */,
	3832 /* offset to inner register reg_mbr_dewarp_lut_coeff110_info */,
	3836 /* offset to inner register reg_mbr_dewarp_lut_coeff111_info */,
	3840 /* offset to inner register reg_mbr_dewarp_lut_coeff112_info */,
	3844 /* offset to inner register reg_mbr_dewarp_lut_coeff113_info */,
	3848 /* offset to inner register reg_mbr_dewarp_lut_coeff114_info */,
	3852 /* offset to inner register reg_mbr_dewarp_lut_coeff115_info */,
	3856 /* offset to inner register reg_mbr_dewarp_lut_coeff116_info */,
	3860 /* offset to inner register reg_mbr_dewarp_lut_coeff117_info */,
	3864 /* offset to inner register reg_mbr_dewarp_lut_coeff118_info */,
	3868 /* offset to inner register reg_mbr_dewarp_lut_coeff119_info */,
	3872 /* offset to inner register reg_mbr_dewarp_lut_coeff120_info */,
	3876 /* offset to inner register reg_mbr_dewarp_lut_coeff121_info */,
	3880 /* offset to inner register reg_mbr_dewarp_lut_coeff122_info */,
	3884 /* offset to inner register reg_mbr_dewarp_lut_coeff123_info */,
	3888 /* offset to inner register reg_mbr_dewarp_lut_coeff124_info */,
	3892 /* offset to inner register reg_mbr_dewarp_lut_coeff125_info */,
	3896 /* offset to inner register reg_mbr_dewarp_lut_coeff126_info */,
	3900 /* offset to inner register reg_mbr_dewarp_lut_coeff127_info */,
	3904 /* offset to inner register reg_mbr_dewarp_lut_coeff128_info */,
	3908 /* offset to inner register reg_mbr_dewarp_lut_coeff129_info */,
	3912 /* offset to inner register reg_mbr_dewarp_lut_coeff130_info */,
	3916 /* offset to inner register reg_mbr_dewarp_lut_coeff131_info */,
	3920 /* offset to inner register reg_mbr_dewarp_lut_coeff132_info */,
	3924 /* offset to inner register reg_mbr_dewarp_lut_coeff133_info */,
	3928 /* offset to inner register reg_mbr_dewarp_lut_coeff134_info */,
	3932 /* offset to inner register reg_mbr_dewarp_lut_coeff135_info */,
	3936 /* offset to inner register reg_mbr_dewarp_lut_coeff136_info */,
	3940 /* offset to inner register reg_mbr_dewarp_lut_coeff137_info */,
	3944 /* offset to inner register reg_mbr_dewarp_lut_coeff138_info */,
	3948 /* offset to inner register reg_mbr_dewarp_lut_coeff139_info */,
	3952 /* offset to inner register reg_mbr_dewarp_lut_coeff140_info */,
	3956 /* offset to inner register reg_mbr_dewarp_lut_coeff141_info */,
	3960 /* offset to inner register reg_mbr_dewarp_lut_coeff142_info */,
	3964 /* offset to inner register reg_mbr_dewarp_lut_coeff143_info */,
	3968 /* offset to inner register reg_mbr_dewarp_lut_coeff144_info */,
	3972 /* offset to inner register reg_mbr_dewarp_lut_coeff145_info */,
	3976 /* offset to inner register reg_mbr_dewarp_lut_coeff146_info */,
	3980 /* offset to inner register reg_mbr_dewarp_lut_coeff147_info */,
	3984 /* offset to inner register reg_mbr_dewarp_lut_coeff148_info */,
	3988 /* offset to inner register reg_mbr_dewarp_lut_coeff149_info */,
	3992 /* offset to inner register reg_mbr_dewarp_lut_coeff150_info */,
	3996 /* offset to inner register reg_mbr_dewarp_lut_coeff151_info */,
	4000 /* offset to inner register reg_mbr_dewarp_lut_coeff152_info */,
	4004 /* offset to inner register reg_mbr_dewarp_lut_coeff153_info */,
	4008 /* offset to inner register reg_mbr_dewarp_lut_coeff154_info */,
	4012 /* offset to inner register reg_mbr_dewarp_lut_coeff155_info */,
	4016 /* offset to inner register reg_mbr_dewarp_lut_coeff156_info */,
	4020 /* offset to inner register reg_mbr_dewarp_lut_coeff157_info */,
	4024 /* offset to inner register reg_mbr_dewarp_lut_coeff158_info */,
	4028 /* offset to inner register reg_mbr_dewarp_lut_coeff159_info */,
	4032 /* offset to inner register reg_mbr_dewarp_lut_coeff160_info */,
	4036 /* offset to inner register reg_mbr_dewarp_lut_coeff161_info */,
	4040 /* offset to inner register reg_mbr_dewarp_lut_coeff162_info */,
	4044 /* offset to inner register reg_mbr_dewarp_lut_coeff163_info */,
	4048 /* offset to inner register reg_mbr_dewarp_lut_coeff164_info */,
	4052 /* offset to inner register reg_mbr_dewarp_lut_coeff165_info */,
	4056 /* offset to inner register reg_mbr_dewarp_lut_coeff166_info */,
	4060 /* offset to inner register reg_mbr_dewarp_lut_coeff167_info */,
	4064 /* offset to inner register reg_mbr_dewarp_lut_coeff168_info */,
	4068 /* offset to inner register reg_mbr_dewarp_lut_coeff169_info */,
	4072 /* offset to inner register reg_mbr_dewarp_lut_coeff170_info */,
	4076 /* offset to inner register reg_mbr_dewarp_lut_coeff171_info */,
	4080 /* offset to inner register reg_mbr_dewarp_lut_coeff172_info */,
	4084 /* offset to inner register reg_mbr_dewarp_lut_coeff173_info */,
	4088 /* offset to inner register reg_mbr_dewarp_lut_coeff174_info */,
	4092 /* offset to inner register reg_mbr_dewarp_lut_coeff175_info */,
	4096 /* offset to inner register reg_mbr_dewarp_lut_coeff176_info */,
	4100 /* offset to inner register reg_mbr_dewarp_lut_coeff177_info */,
	4104 /* offset to inner register reg_mbr_dewarp_lut_coeff178_info */,
	4108 /* offset to inner register reg_mbr_dewarp_lut_coeff179_info */,
	4112 /* offset to inner register reg_mbr_dewarp_lut_coeff180_info */,
	4116 /* offset to inner register reg_mbr_dewarp_lut_coeff181_info */,
	4120 /* offset to inner register reg_mbr_dewarp_lut_coeff182_info */,
	4124 /* offset to inner register reg_mbr_dewarp_lut_coeff183_info */,
	4128 /* offset to inner register reg_mbr_dewarp_lut_coeff184_info */,
	4132 /* offset to inner register reg_mbr_dewarp_lut_coeff185_info */,
	4136 /* offset to inner register reg_mbr_dewarp_lut_coeff186_info */,
	4140 /* offset to inner register reg_mbr_dewarp_lut_coeff187_info */,
	4144 /* offset to inner register reg_mbr_dewarp_lut_coeff188_info */,
	4148 /* offset to inner register reg_mbr_dewarp_lut_coeff189_info */,
	4152 /* offset to inner register reg_mbr_dewarp_lut_coeff190_info */,
	4156 /* offset to inner register reg_mbr_dewarp_lut_coeff191_info */,
	4160 /* offset to inner register reg_mbr_dewarp_lut_coeff192_info */,
	4164 /* offset to inner register reg_mbr_dewarp_lut_coeff193_info */,
	4168 /* offset to inner register reg_mbr_dewarp_lut_coeff194_info */,
	4172 /* offset to inner register reg_mbr_dewarp_lut_coeff195_info */,
	4176 /* offset to inner register reg_mbr_dewarp_lut_coeff196_info */,
	4180 /* offset to inner register reg_mbr_dewarp_lut_coeff197_info */,
	4184 /* offset to inner register reg_mbr_dewarp_lut_coeff198_info */,
	4188 /* offset to inner register reg_mbr_dewarp_lut_coeff199_info */,
	4192 /* offset to inner register reg_mbr_dewarp_lut_coeff200_info */,
	4196 /* offset to inner register reg_mbr_dewarp_lut_coeff201_info */,
	4200 /* offset to inner register reg_mbr_dewarp_lut_coeff202_info */,
	4204 /* offset to inner register reg_mbr_dewarp_lut_coeff203_info */,
	4208 /* offset to inner register reg_mbr_dewarp_lut_coeff204_info */,
	4212 /* offset to inner register reg_mbr_dewarp_lut_coeff205_info */,
	4216 /* offset to inner register reg_mbr_dewarp_lut_coeff206_info */,
	4220 /* offset to inner register reg_mbr_dewarp_lut_coeff207_info */,
	4224 /* offset to inner register reg_mbr_dewarp_lut_coeff208_info */,
	4228 /* offset to inner register reg_mbr_dewarp_lut_coeff209_info */,
	4232 /* offset to inner register reg_mbr_dewarp_lut_coeff210_info */,
	4236 /* offset to inner register reg_mbr_dewarp_lut_coeff211_info */,
	4240 /* offset to inner register reg_mbr_dewarp_lut_coeff212_info */,
	4244 /* offset to inner register reg_mbr_dewarp_lut_coeff213_info */,
	4248 /* offset to inner register reg_mbr_dewarp_lut_coeff214_info */,
	4252 /* offset to inner register reg_mbr_dewarp_lut_coeff215_info */,
	4256 /* offset to inner register reg_mbr_dewarp_lut_coeff216_info */,
	4260 /* offset to inner register reg_mbr_dewarp_lut_coeff217_info */,
	4264 /* offset to inner register reg_mbr_dewarp_lut_coeff218_info */,
	4268 /* offset to inner register reg_mbr_dewarp_lut_coeff219_info */,
	4272 /* offset to inner register reg_mbr_dewarp_lut_coeff220_info */,
	4276 /* offset to inner register reg_mbr_dewarp_lut_coeff221_info */,
	4280 /* offset to inner register reg_mbr_dewarp_lut_coeff222_info */,
	4284 /* offset to inner register reg_mbr_dewarp_lut_coeff223_info */,
	4288 /* offset to inner register reg_mbr_dewarp_lut_coeff224_info */,
	4292 /* offset to inner register reg_mbr_dewarp_lut_coeff225_info */,
	4296 /* offset to inner register reg_mbr_dewarp_lut_coeff226_info */,
	4300 /* offset to inner register reg_mbr_dewarp_lut_coeff227_info */,
	4304 /* offset to inner register reg_mbr_dewarp_lut_coeff228_info */,
	4308 /* offset to inner register reg_mbr_dewarp_lut_coeff229_info */,
	4312 /* offset to inner register reg_mbr_dewarp_lut_coeff230_info */,
	4316 /* offset to inner register reg_mbr_dewarp_lut_coeff231_info */,
	4320 /* offset to inner register reg_mbr_dewarp_lut_coeff232_info */,
	4324 /* offset to inner register reg_mbr_dewarp_lut_coeff233_info */,
	4328 /* offset to inner register reg_mbr_dewarp_lut_coeff234_info */,
	4332 /* offset to inner register reg_mbr_dewarp_lut_coeff235_info */,
	4336 /* offset to inner register reg_mbr_dewarp_lut_coeff236_info */,
	4340 /* offset to inner register reg_mbr_dewarp_lut_coeff237_info */,
	4344 /* offset to inner register reg_mbr_dewarp_lut_coeff238_info */,
	4348 /* offset to inner register reg_mbr_dewarp_lut_coeff239_info */,
	4352 /* offset to inner register reg_mbr_dewarp_lut_coeff240_info */,
	4356 /* offset to inner register reg_mbr_dewarp_lut_coeff241_info */,
	4360 /* offset to inner register reg_mbr_dewarp_lut_coeff242_info */,
	4364 /* offset to inner register reg_mbr_dewarp_lut_coeff243_info */,
	4368 /* offset to inner register reg_mbr_dewarp_lut_coeff244_info */,
	4372 /* offset to inner register reg_mbr_dewarp_lut_coeff245_info */,
	4376 /* offset to inner register reg_mbr_dewarp_lut_coeff246_info */,
	4380 /* offset to inner register reg_mbr_dewarp_lut_coeff247_info */,
	4384 /* offset to inner register reg_mbr_dewarp_lut_coeff248_info */,
	4388 /* offset to inner register reg_mbr_dewarp_lut_coeff249_info */,
	4392 /* offset to inner register reg_mbr_dewarp_lut_coeff250_info */,
	4396 /* offset to inner register reg_mbr_dewarp_lut_coeff251_info */,
	4400 /* offset to inner register reg_mbr_dewarp_lut_coeff252_info */,
	4404 /* offset to inner register reg_mbr_dewarp_lut_coeff253_info */,
	4408 /* offset to inner register reg_mbr_dewarp_lut_coeff254_info */,
	4412 /* offset to inner register reg_mbr_dewarp_lut_coeff255_info */
};

/* inner memory addresses for slave port slv_in of device acc_gp_reg */
static const int dai_ipu_top_psa_1_top_psa_1_ff_cluster_acc_gp_reg_slv_in_regmem_addresses[] = {
	0 /* offset to inner register ackbus_srst_out */,
	4 /* offset to inner register bnlm_srst_out */,
	8 /* offset to inner register noise_mux_sel */,
	12 /* offset to inner register bnlm_pixel_yuv_strm_block_en */,
	16 /* offset to inner register bnlm_pixel_bayer_strm_block_en */,
	20 /* offset to inner register bnlm_delta_strm_block_en */
};

/* inner memory addresses for slave port slv_in of device acc_gp_reg */
static const int dai_ipu_top_psa_2_top_psa_2_ff_cluster_acc_gp_reg_slv_in_regmem_addresses[] = {
	0 /* offset to inner register ackbus_srst_out */,
	4 /* offset to inner register advanced_demosaic_srst_out */,
	8 /* offset to inner register vca_srst_out */,
	12 /* offset to inner register yuv1_processing_srst_out */,
	16 /* offset to inner register dvs_srst_out */,
	20 /* offset to inner register gtc_srst_out */,
	24 /* offset to inner register gamma_star_srst_out */,
	28 /* offset to inner register stills_mode_mux_sel */,
	32 /* offset to inner register vec2str_rgb_4_demux_sel */,
	36 /* offset to inner register str2vec_f_input_mux_sel */,
	40 /* offset to inner register vec2str_5_demux_sel */
};

/* inner memory addresses for slave port slv_in of device acc_gp_reg */
static const int dai_ipu_top_psa_3_top_psa_3_ff_cluster_acc_gp_reg_slv_in_regmem_addresses[] = {
	0 /* offset to inner register ackbus_srst_out */,
	4 /* offset to inner register vcsc_srst_out */,
	8 /* offset to inner register gltm_srst_out */,
	12 /* offset to inner register xnr_srst_out */,
	16 /* offset to inner register vcsc_bp_mux_sel */,
	20 /* offset to inner register vcsc_to_gltm_block_en */,
	24 /* offset to inner register bnlm_to_gltm_block_en */
};

/* inner memory addresses for slave port sl_c_cfg of device vec2str */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_vec2str_1_vec2str_sl_c_cfg_regmem_addresses[] = {
	0 /* offset to inner register cmd_fifo_tail */,
	4 /* offset to inner register cmd_cfg */,
	8 /* offset to inner register ack_cfg */,
	12 /* offset to inner register ack_msg */,
	16 /* offset to inner register ack_addr */,
	20 /* offset to inner register frame_dim */,
	24 /* offset to inner register strm_dim */,
	28 /* offset to inner register irq_false_cmd_val */,
	32 /* offset to inner register auto_cfg */,
	36 /* offset to inner register stride_cfg */,
	40 /* offset to inner register stts_frame_loc */,
	44 /* offset to inner register stts_io */,
	48 /* offset to inner register stts_vec_rd_bids */,
	52 /* offset to inner register stts_cmd_fsm */,
	56 /* offset to inner register buff_0_cfg_en */,
	60 /* offset to inner register buff_0_cfg_st_addr */,
	64 /* offset to inner register buff_0_cfg_end_addr */,
	68 /* offset to inner register buff_0_cfg_offset_0 */,
	72 /* offset to inner register buff_0_cfg_offset_1 */,
	76 /* offset to inner register buff_0_cfg_stride */,
	80 /* offset to inner register buff_1_cfg_en */,
	84 /* offset to inner register buff_1_cfg_st_addr */,
	88 /* offset to inner register buff_1_cfg_end_addr */,
	92 /* offset to inner register buff_1_cfg_offset_0 */,
	96 /* offset to inner register buff_1_cfg_offset_1 */,
	100 /* offset to inner register buff_1_cfg_stride */,
	104 /* offset to inner register buff_2_cfg_en */,
	108 /* offset to inner register buff_2_cfg_st_addr */,
	112 /* offset to inner register buff_2_cfg_end_addr */,
	116 /* offset to inner register buff_2_cfg_offset_0 */,
	120 /* offset to inner register buff_2_cfg_offset_1 */,
	124 /* offset to inner register buff_2_cfg_stride */,
	128 /* offset to inner register buff_3_cfg_en */,
	132 /* offset to inner register buff_3_cfg_st_addr */,
	136 /* offset to inner register buff_3_cfg_end_addr */,
	140 /* offset to inner register buff_3_cfg_offset_0 */,
	144 /* offset to inner register buff_3_cfg_offset_1 */,
	148 /* offset to inner register buff_3_cfg_stride */,
	152 /* offset to inner register buff_4_cfg_en */,
	156 /* offset to inner register buff_4_cfg_st_addr */,
	160 /* offset to inner register buff_4_cfg_end_addr */,
	164 /* offset to inner register buff_4_cfg_offset_0 */,
	168 /* offset to inner register buff_4_cfg_offset_1 */,
	172 /* offset to inner register buff_4_cfg_stride */,
	176 /* offset to inner register buff_5_cfg_en */,
	180 /* offset to inner register buff_5_cfg_st_addr */,
	184 /* offset to inner register buff_5_cfg_end_addr */,
	188 /* offset to inner register buff_5_cfg_offset_0 */,
	192 /* offset to inner register buff_5_cfg_offset_1 */,
	196 /* offset to inner register buff_5_cfg_stride */,
	200 /* offset to inner register comp_0_cfg */,
	204 /* offset to inner register comp_1_cfg */,
	208 /* offset to inner register comp_2_cfg */,
	212 /* offset to inner register comp_3_cfg */,
	216 /* offset to inner register comp_4_cfg */,
	220 /* offset to inner register comp_5_cfg */,
	224 /* offset to inner register comp_6_cfg */,
	228 /* offset to inner register comp_7_cfg */,
	232 /* offset to inner register comp_8_cfg */,
	236 /* offset to inner register comp_9_cfg */,
	240 /* offset to inner register comp_10_cfg */,
	244 /* offset to inner register comp_11_cfg */
};

/* inner memory addresses for slave port sl_c_cfg of device vec2str */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_vec2str_4_vec2str_sl_c_cfg_regmem_addresses[] = {
	0 /* offset to inner register cmd_fifo_tail */,
	4 /* offset to inner register cmd_cfg */,
	8 /* offset to inner register ack_cfg */,
	12 /* offset to inner register ack_msg */,
	16 /* offset to inner register ack_addr */,
	20 /* offset to inner register frame_dim */,
	24 /* offset to inner register strm_dim */,
	28 /* offset to inner register irq_false_cmd_val */,
	32 /* offset to inner register auto_cfg */,
	36 /* offset to inner register stride_cfg */,
	40 /* offset to inner register stts_frame_loc */,
	44 /* offset to inner register stts_io */,
	48 /* offset to inner register stts_vec_rd_bids */,
	52 /* offset to inner register stts_cmd_fsm */,
	56 /* offset to inner register buff_0_cfg_en */,
	60 /* offset to inner register buff_0_cfg_st_addr */,
	64 /* offset to inner register buff_0_cfg_end_addr */,
	68 /* offset to inner register buff_0_cfg_offset_0 */,
	72 /* offset to inner register buff_0_cfg_offset_1 */,
	76 /* offset to inner register buff_0_cfg_stride */,
	80 /* offset to inner register buff_1_cfg_en */,
	84 /* offset to inner register buff_1_cfg_st_addr */,
	88 /* offset to inner register buff_1_cfg_end_addr */,
	92 /* offset to inner register buff_1_cfg_offset_0 */,
	96 /* offset to inner register buff_1_cfg_offset_1 */,
	100 /* offset to inner register buff_1_cfg_stride */,
	104 /* offset to inner register buff_2_cfg_en */,
	108 /* offset to inner register buff_2_cfg_st_addr */,
	112 /* offset to inner register buff_2_cfg_end_addr */,
	116 /* offset to inner register buff_2_cfg_offset_0 */,
	120 /* offset to inner register buff_2_cfg_offset_1 */,
	124 /* offset to inner register buff_2_cfg_stride */,
	128 /* offset to inner register buff_3_cfg_en */,
	132 /* offset to inner register buff_3_cfg_st_addr */,
	136 /* offset to inner register buff_3_cfg_end_addr */,
	140 /* offset to inner register buff_3_cfg_offset_0 */,
	144 /* offset to inner register buff_3_cfg_offset_1 */,
	148 /* offset to inner register buff_3_cfg_stride */,
	152 /* offset to inner register buff_4_cfg_en */,
	156 /* offset to inner register buff_4_cfg_st_addr */,
	160 /* offset to inner register buff_4_cfg_end_addr */,
	164 /* offset to inner register buff_4_cfg_offset_0 */,
	168 /* offset to inner register buff_4_cfg_offset_1 */,
	172 /* offset to inner register buff_4_cfg_stride */,
	176 /* offset to inner register buff_5_cfg_en */,
	180 /* offset to inner register buff_5_cfg_st_addr */,
	184 /* offset to inner register buff_5_cfg_end_addr */,
	188 /* offset to inner register buff_5_cfg_offset_0 */,
	192 /* offset to inner register buff_5_cfg_offset_1 */,
	196 /* offset to inner register buff_5_cfg_stride */,
	200 /* offset to inner register comp_0_cfg */,
	204 /* offset to inner register comp_1_cfg */,
	208 /* offset to inner register comp_2_cfg */,
	212 /* offset to inner register comp_3_cfg */,
	216 /* offset to inner register comp_4_cfg */,
	220 /* offset to inner register comp_5_cfg */,
	224 /* offset to inner register comp_6_cfg */,
	228 /* offset to inner register comp_7_cfg */,
	232 /* offset to inner register comp_8_cfg */,
	236 /* offset to inner register comp_9_cfg */,
	240 /* offset to inner register comp_10_cfg */,
	244 /* offset to inner register comp_11_cfg */
};

/* inner memory addresses for slave port sl_c_cfg of device vec2str */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_vec2str_5_vec2str_sl_c_cfg_regmem_addresses[] = {
	0 /* offset to inner register cmd_fifo_tail */,
	4 /* offset to inner register cmd_cfg */,
	8 /* offset to inner register ack_cfg */,
	12 /* offset to inner register ack_msg */,
	16 /* offset to inner register ack_addr */,
	20 /* offset to inner register frame_dim */,
	24 /* offset to inner register strm_dim */,
	28 /* offset to inner register irq_false_cmd_val */,
	32 /* offset to inner register auto_cfg */,
	36 /* offset to inner register stride_cfg */,
	40 /* offset to inner register stts_frame_loc */,
	44 /* offset to inner register stts_io */,
	48 /* offset to inner register stts_vec_rd_bids */,
	52 /* offset to inner register stts_cmd_fsm */,
	56 /* offset to inner register buff_0_cfg_en */,
	60 /* offset to inner register buff_0_cfg_st_addr */,
	64 /* offset to inner register buff_0_cfg_end_addr */,
	68 /* offset to inner register buff_0_cfg_offset_0 */,
	72 /* offset to inner register buff_0_cfg_offset_1 */,
	76 /* offset to inner register buff_0_cfg_stride */,
	80 /* offset to inner register buff_1_cfg_en */,
	84 /* offset to inner register buff_1_cfg_st_addr */,
	88 /* offset to inner register buff_1_cfg_end_addr */,
	92 /* offset to inner register buff_1_cfg_offset_0 */,
	96 /* offset to inner register buff_1_cfg_offset_1 */,
	100 /* offset to inner register buff_1_cfg_stride */,
	104 /* offset to inner register buff_2_cfg_en */,
	108 /* offset to inner register buff_2_cfg_st_addr */,
	112 /* offset to inner register buff_2_cfg_end_addr */,
	116 /* offset to inner register buff_2_cfg_offset_0 */,
	120 /* offset to inner register buff_2_cfg_offset_1 */,
	124 /* offset to inner register buff_2_cfg_stride */,
	128 /* offset to inner register buff_3_cfg_en */,
	132 /* offset to inner register buff_3_cfg_st_addr */,
	136 /* offset to inner register buff_3_cfg_end_addr */,
	140 /* offset to inner register buff_3_cfg_offset_0 */,
	144 /* offset to inner register buff_3_cfg_offset_1 */,
	148 /* offset to inner register buff_3_cfg_stride */,
	152 /* offset to inner register buff_4_cfg_en */,
	156 /* offset to inner register buff_4_cfg_st_addr */,
	160 /* offset to inner register buff_4_cfg_end_addr */,
	164 /* offset to inner register buff_4_cfg_offset_0 */,
	168 /* offset to inner register buff_4_cfg_offset_1 */,
	172 /* offset to inner register buff_4_cfg_stride */,
	176 /* offset to inner register buff_5_cfg_en */,
	180 /* offset to inner register buff_5_cfg_st_addr */,
	184 /* offset to inner register buff_5_cfg_end_addr */,
	188 /* offset to inner register buff_5_cfg_offset_0 */,
	192 /* offset to inner register buff_5_cfg_offset_1 */,
	196 /* offset to inner register buff_5_cfg_stride */,
	200 /* offset to inner register comp_0_cfg */,
	204 /* offset to inner register comp_1_cfg */,
	208 /* offset to inner register comp_2_cfg */,
	212 /* offset to inner register comp_3_cfg */,
	216 /* offset to inner register comp_4_cfg */,
	220 /* offset to inner register comp_5_cfg */,
	224 /* offset to inner register comp_6_cfg */,
	228 /* offset to inner register comp_7_cfg */,
	232 /* offset to inner register comp_8_cfg */,
	236 /* offset to inner register comp_9_cfg */,
	240 /* offset to inner register comp_10_cfg */,
	244 /* offset to inner register comp_11_cfg */
};

/* bank address and strides for all register banks of device wpt_dmem */
static const dai_register_bank_t dai_ipu_top_dma_top_wpt_dmem_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_dmem */
static const int dai_ipu_top_dma_top_wpt_dmem_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_sl_fabric_c */
static const dai_register_bank_t dai_ipu_top_dma_top_wpt_sl_fabric_c_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_sl_fabric_c */
static const int dai_ipu_top_dma_top_wpt_sl_fabric_c_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_dmai */
static const dai_register_bank_t dai_ipu_top_fabric_top_wpt_dmai_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_dmai */
static const int dai_ipu_top_fabric_top_wpt_dmai_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_sl_tf */
static const dai_register_bank_t dai_ipu_top_fabric_top_wpt_sl_tf_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_sl_tf */
static const int dai_ipu_top_fabric_top_wpt_sl_tf_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_spc */
static const dai_register_bank_t dai_ipu_top_fabric_top_wpt_spc_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_spc */
static const int dai_ipu_top_fabric_top_wpt_spc_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_spp0 */
static const dai_register_bank_t dai_ipu_top_fabric_top_wpt_spp0_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_spp0 */
static const int dai_ipu_top_fabric_top_wpt_spp0_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_spp1 */
static const dai_register_bank_t dai_ipu_top_fabric_top_wpt_spp1_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_spp1 */
static const int dai_ipu_top_fabric_top_wpt_spp1_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_dfmmt */
static const dai_register_bank_t dai_ipu_top_lbff_infra_top_lbff_infra_wpt_dfmmt_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_dfmmt */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_wpt_dfmmt_slv_cfg_regmem_addresses[] = {
	0x0
};

/* bank address and strides for all register banks of device wpt_dfmsl */
static const dai_register_bank_t dai_ipu_top_lbff_infra_top_lbff_infra_wpt_dfmsl_registerbanktypes[NUM_DAI_WPT_RB_TYPES] = {
	{1024, 4} /* stride of register bank addresses_fix */,
	{0, 32} /* stride of register bank addresses_idx */
};

/* inner memory addresses for slave port slv_cfg of device wpt_dfmsl */
static const int dai_ipu_top_lbff_infra_top_lbff_infra_wpt_dfmsl_slv_cfg_regmem_addresses[] = {
	0x0
};

#endif /* _dai_ipu_top_device_regmem_h_ */
