static void\r\nF_1 (\r\nstruct V_1 * log ,\r\nT_1 * V_2 ,\r\nint V_3 )\r\n{\r\nT_2 V_4 = F_2 ( V_2 ) ;\r\nT_2 V_5 , V_6 ;\r\ndo {\r\nint V_7 , V_8 ;\r\nF_3 ( V_4 , & V_7 , & V_8 ) ;\r\nV_8 -= V_3 ;\r\nif ( V_8 < 0 ) {\r\nV_8 += log -> V_9 ;\r\nV_7 -- ;\r\n}\r\nV_6 = V_4 ;\r\nV_5 = F_4 ( V_7 , V_8 ) ;\r\nV_4 = F_5 ( V_2 , V_6 , V_5 ) ;\r\n} while ( V_4 != V_6 );\r\n}\r\nstatic void\r\nF_6 (\r\nstruct V_1 * log ,\r\nT_1 * V_2 ,\r\nint V_3 )\r\n{\r\nT_2 V_4 = F_2 ( V_2 ) ;\r\nT_2 V_5 , V_6 ;\r\ndo {\r\nint V_10 ;\r\nint V_7 , V_8 ;\r\nF_3 ( V_4 , & V_7 , & V_8 ) ;\r\nV_10 = log -> V_9 - V_8 ;\r\nif ( V_10 > V_3 )\r\nV_8 += V_3 ;\r\nelse {\r\nV_8 = V_3 - V_10 ;\r\nV_7 ++ ;\r\n}\r\nV_6 = V_4 ;\r\nV_5 = F_4 ( V_7 , V_8 ) ;\r\nV_4 = F_5 ( V_2 , V_6 , V_5 ) ;\r\n} while ( V_4 != V_6 );\r\n}\r\nSTATIC void\r\nF_7 (\r\nstruct V_11 * V_2 )\r\n{\r\nF_8 ( & V_2 -> V_12 , 1 , 0 ) ;\r\nF_9 ( & V_2 -> V_13 ) ;\r\nF_10 ( & V_2 -> V_14 ) ;\r\n}\r\nSTATIC void\r\nF_11 (\r\nstruct V_11 * V_2 )\r\n{\r\nstruct V_15 * V_16 ;\r\nF_12 ( & V_2 -> V_14 ) ;\r\nF_13 (tic, &head->waiters, t_queue)\r\nF_14 ( V_16 -> V_17 ) ;\r\nF_15 ( & V_2 -> V_14 ) ;\r\n}\r\nstatic inline int\r\nF_16 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nstruct V_15 * V_16 )\r\n{\r\nif ( V_2 == & log -> V_18 ) {\r\nASSERT ( V_16 -> V_19 & V_20 ) ;\r\nreturn V_16 -> V_21 ;\r\n} else {\r\nif ( V_16 -> V_19 & V_20 )\r\nreturn V_16 -> V_21 * V_16 -> V_22 ;\r\nelse\r\nreturn V_16 -> V_21 ;\r\n}\r\n}\r\nSTATIC bool\r\nF_17 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nint * V_23 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_24 ;\r\nF_13 (tic, &head->waiters, t_queue) {\r\nV_24 = F_16 ( log , V_2 , V_16 ) ;\r\nif ( * V_23 < V_24 )\r\nreturn false ;\r\n* V_23 -= V_24 ;\r\nF_18 ( log , V_16 ) ;\r\nF_14 ( V_16 -> V_17 ) ;\r\n}\r\nreturn true ;\r\n}\r\nSTATIC int\r\nF_19 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nstruct V_15 * V_16 ,\r\nint V_24 ) __releases( &head->lock\r\nSTATIC int\r\nF_20 (\r\nstruct V_1 * log ,\r\nstruct V_11 * V_2 ,\r\nstruct V_15 * V_16 ,\r\nint * V_24 )\r\n{\r\nint V_23 ;\r\nint error = 0 ;\r\nASSERT ( ! ( log -> V_25 & V_26 ) ) ;\r\n* V_24 = F_16 ( log , V_2 , V_16 ) ;\r\nV_23 = F_21 ( log , & V_2 -> V_12 ) ;\r\nif ( ! F_22 ( & V_2 -> V_13 ) ) {\r\nF_12 ( & V_2 -> V_14 ) ;\r\nif ( ! F_17 ( log , V_2 , & V_23 ) ||\r\nV_23 < * V_24 ) {\r\nerror = F_19 ( log , V_2 , V_16 ,\r\n* V_24 ) ;\r\n}\r\nF_15 ( & V_2 -> V_14 ) ;\r\n} else if ( V_23 < * V_24 ) {\r\nF_12 ( & V_2 -> V_14 ) ;\r\nerror = F_19 ( log , V_2 , V_16 , * V_24 ) ;\r\nF_15 ( & V_2 -> V_14 ) ;\r\n}\r\nreturn error ;\r\n}\r\nstatic void\r\nF_23 ( T_3 * V_16 )\r\n{\r\nV_16 -> V_27 = 0 ;\r\nV_16 -> V_28 = 0 ;\r\nV_16 -> V_29 = 0 ;\r\n}\r\nstatic void\r\nF_24 ( T_3 * V_16 , T_4 V_30 , T_4 type )\r\n{\r\nif ( V_16 -> V_27 == V_31 ) {\r\nV_16 -> V_32 += V_16 -> V_28 ;\r\nV_16 -> V_27 = 0 ;\r\nV_16 -> V_28 = 0 ;\r\n}\r\nV_16 -> V_33 [ V_16 -> V_27 ] . V_34 = V_30 ;\r\nV_16 -> V_33 [ V_16 -> V_27 ] . V_35 = type ;\r\nV_16 -> V_28 += V_30 ;\r\nV_16 -> V_27 ++ ;\r\n}\r\nint\r\nF_25 (\r\nstruct V_36 * V_37 ,\r\nstruct V_15 * V_16 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_24 ;\r\nint error = 0 ;\r\nif ( F_26 ( log ) )\r\nreturn F_27 ( V_39 ) ;\r\nF_28 ( V_40 ) ;\r\nV_16 -> V_41 ++ ;\r\nF_29 ( log , V_16 -> V_21 ) ;\r\nV_16 -> V_42 = V_16 -> V_21 ;\r\nF_23 ( V_16 ) ;\r\nif ( V_16 -> V_22 > 0 )\r\nreturn 0 ;\r\nF_30 ( log , V_16 ) ;\r\nerror = F_20 ( log , & log -> V_18 , V_16 ,\r\n& V_24 ) ;\r\nif ( error )\r\ngoto V_43;\r\nF_6 ( log , & log -> V_18 . V_12 , V_24 ) ;\r\nF_31 ( log , V_16 ) ;\r\nF_32 ( log ) ;\r\nreturn 0 ;\r\nV_43:\r\nV_16 -> V_42 = 0 ;\r\nV_16 -> V_22 = 0 ;\r\nreturn error ;\r\n}\r\nint\r\nF_33 (\r\nstruct V_36 * V_37 ,\r\nint V_44 ,\r\nint V_45 ,\r\nstruct V_15 * * V_46 ,\r\nT_5 V_47 ,\r\nbool V_48 ,\r\nT_4 V_49 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_15 * V_16 ;\r\nint V_24 ;\r\nint error = 0 ;\r\nASSERT ( V_47 == V_50 || V_47 == V_51 ) ;\r\nif ( F_26 ( log ) )\r\nreturn F_27 ( V_39 ) ;\r\nF_28 ( V_40 ) ;\r\nASSERT ( * V_46 == NULL ) ;\r\nV_16 = F_34 ( log , V_44 , V_45 , V_47 , V_48 ,\r\nV_52 | V_53 ) ;\r\nif ( ! V_16 )\r\nreturn F_27 ( V_54 ) ;\r\nV_16 -> V_55 = V_49 ;\r\n* V_46 = V_16 ;\r\nF_29 ( log , V_16 -> V_22 ? V_16 -> V_21 * V_16 -> V_22\r\n: V_16 -> V_21 ) ;\r\nF_35 ( log , V_16 ) ;\r\nerror = F_20 ( log , & log -> V_56 , V_16 ,\r\n& V_24 ) ;\r\nif ( error )\r\ngoto V_43;\r\nF_6 ( log , & log -> V_56 . V_12 , V_24 ) ;\r\nF_6 ( log , & log -> V_18 . V_12 , V_24 ) ;\r\nF_36 ( log , V_16 ) ;\r\nF_32 ( log ) ;\r\nreturn 0 ;\r\nV_43:\r\nV_16 -> V_42 = 0 ;\r\nV_16 -> V_22 = 0 ;\r\nreturn error ;\r\n}\r\nT_6\r\nF_37 (\r\nstruct V_36 * V_37 ,\r\nstruct V_15 * V_57 ,\r\nstruct V_58 * * V_59 ,\r\nT_4 V_60 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nT_6 V_61 = 0 ;\r\nif ( F_26 ( log ) ||\r\n( ( ( V_57 -> V_19 & V_62 ) == 0 ) &&\r\n( F_38 ( log , V_57 , V_59 , & V_61 ) ) ) ) {\r\nV_61 = ( T_6 ) - 1 ;\r\nif ( V_57 -> V_19 & V_20 ) {\r\nV_60 |= V_63 ;\r\n}\r\n}\r\nif ( ( V_57 -> V_19 & V_20 ) == 0 ||\r\n( V_60 & V_63 ) ) {\r\nF_39 ( log , V_57 ) ;\r\nF_40 ( log , V_57 ) ;\r\nF_41 ( V_57 ) ;\r\n} else {\r\nF_42 ( log , V_57 ) ;\r\nF_43 ( log , V_57 ) ;\r\nV_57 -> V_19 |= V_62 ;\r\n}\r\nreturn V_61 ;\r\n}\r\nint\r\nF_44 (\r\nstruct V_36 * V_37 ,\r\nstruct V_58 * V_59 ,\r\nT_7 * V_64 )\r\n{\r\nint V_65 ;\r\nF_12 ( & V_59 -> V_66 ) ;\r\nV_65 = ( V_59 -> V_67 & V_68 ) ;\r\nif ( ! V_65 ) {\r\nF_45 ( ( V_59 -> V_67 == V_69 ) ||\r\n( V_59 -> V_67 == V_70 ) ) ;\r\nV_64 -> V_71 = NULL ;\r\n* ( V_59 -> V_72 ) = V_64 ;\r\nV_59 -> V_72 = & ( V_64 -> V_71 ) ;\r\n}\r\nF_15 ( & V_59 -> V_66 ) ;\r\nreturn V_65 ;\r\n}\r\nint\r\nF_46 (\r\nstruct V_36 * V_37 ,\r\nstruct V_58 * V_59 )\r\n{\r\nif ( F_47 ( V_37 -> V_38 , V_59 ) ) {\r\nF_48 ( V_37 , V_73 ) ;\r\nreturn V_39 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_49 (\r\nT_8 * V_37 ,\r\nT_9 * V_74 ,\r\nT_10 V_75 ,\r\nint V_76 )\r\n{\r\nint error = 0 ;\r\nint V_77 ;\r\nif ( ! ( V_37 -> V_78 & V_79 ) )\r\nF_50 ( V_37 , L_1 ) ;\r\nelse {\r\nF_50 ( V_37 ,\r\nL_2 ) ;\r\nASSERT ( V_37 -> V_78 & V_80 ) ;\r\n}\r\nV_37 -> V_38 = F_51 ( V_37 , V_74 , V_75 , V_76 ) ;\r\nif ( F_52 ( V_37 -> V_38 ) ) {\r\nerror = - F_53 ( V_37 -> V_38 ) ;\r\ngoto V_81;\r\n}\r\nV_77 = F_54 ( V_37 ) ;\r\nif ( V_37 -> V_82 . V_83 < V_77 ) {\r\nF_55 ( V_37 ,\r\nL_3 ,\r\nV_37 -> V_82 . V_83 , V_77 ) ;\r\nerror = V_84 ;\r\n} else if ( V_37 -> V_82 . V_83 > V_85 ) {\r\nF_55 ( V_37 ,\r\nL_4 ,\r\nV_37 -> V_82 . V_83 , V_85 ) ;\r\nerror = V_84 ;\r\n} else if ( F_56 ( V_37 , V_37 -> V_82 . V_83 ) > V_86 ) {\r\nF_55 ( V_37 ,\r\nL_5 ,\r\nF_56 ( V_37 , V_37 -> V_82 . V_83 ) ,\r\nV_86 ) ;\r\nerror = V_84 ;\r\n}\r\nif ( error ) {\r\nif ( F_57 ( & V_37 -> V_82 ) ) {\r\nF_58 ( V_37 , L_6 ) ;\r\nASSERT ( 0 ) ;\r\ngoto V_87;\r\n}\r\nF_58 ( V_37 ,\r\nL_7\r\nL_8 ) ;\r\n}\r\nerror = F_59 ( V_37 ) ;\r\nif ( error ) {\r\nF_55 ( V_37 , L_9 , error ) ;\r\ngoto V_87;\r\n}\r\nV_37 -> V_38 -> V_88 = V_37 -> V_89 ;\r\nif ( ! ( V_37 -> V_78 & V_79 ) ) {\r\nint V_90 = ( V_37 -> V_78 & V_80 ) ;\r\nif ( V_90 )\r\nV_37 -> V_78 &= ~ V_80 ;\r\nerror = F_60 ( V_37 -> V_38 ) ;\r\nif ( V_90 )\r\nV_37 -> V_78 |= V_80 ;\r\nif ( error ) {\r\nF_55 ( V_37 , L_10 ,\r\nerror ) ;\r\ngoto V_91;\r\n}\r\n}\r\nV_37 -> V_38 -> V_25 &= ~ V_26 ;\r\nF_61 ( V_37 -> V_38 ) ;\r\nreturn 0 ;\r\nV_91:\r\nF_62 ( V_37 ) ;\r\nV_87:\r\nF_63 ( V_37 -> V_38 ) ;\r\nV_81:\r\nreturn error ;\r\n}\r\nint\r\nF_64 ( T_8 * V_37 )\r\n{\r\nint error = 0 ;\r\nif ( ! ( V_37 -> V_78 & V_79 ) ) {\r\nerror = F_65 ( V_37 -> V_38 ) ;\r\nif ( ! error )\r\nF_66 ( V_37 ) ;\r\n} else {\r\nASSERT ( V_37 -> V_78 & V_80 ) ;\r\n}\r\nreturn error ;\r\n}\r\nint\r\nF_67 ( T_8 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nT_11 * V_59 ;\r\n#ifdef F_68\r\nT_11 * V_92 ;\r\n#endif\r\nT_3 * V_16 = NULL ;\r\nT_6 V_61 ;\r\nint error ;\r\nif ( V_37 -> V_78 & V_80 )\r\nreturn 0 ;\r\nerror = F_69 ( V_37 , V_93 , NULL ) ;\r\nASSERT ( error || ! ( F_26 ( log ) ) ) ;\r\n#ifdef F_68\r\nV_92 = V_59 = log -> V_94 ;\r\ndo {\r\nif ( ! ( V_59 -> V_67 & V_68 ) ) {\r\nASSERT ( V_59 -> V_67 & V_69 ) ;\r\nASSERT ( V_59 -> V_95 == 0 ) ;\r\n}\r\nV_59 = V_59 -> V_96 ;\r\n} while ( V_59 != V_92 );\r\n#endif\r\nif ( ! ( F_26 ( log ) ) ) {\r\nerror = F_33 ( V_37 , 600 , 1 , & V_16 ,\r\nV_51 , 0 , V_97 ) ;\r\nif ( ! error ) {\r\nstruct {\r\nT_12 V_98 ;\r\nT_12 V_99 ;\r\nT_13 V_100 ;\r\n} V_98 = {\r\n. V_98 = V_101 ,\r\n} ;\r\nstruct V_102 V_103 = {\r\n. V_104 = & V_98 ,\r\n. V_105 = sizeof( V_98 ) ,\r\n. V_106 = V_107 ,\r\n} ;\r\nstruct V_108 V_109 = {\r\n. V_110 = 1 ,\r\n. V_111 = & V_103 ,\r\n} ;\r\nV_16 -> V_19 = 0 ;\r\nV_16 -> V_42 -= sizeof( V_98 ) ;\r\nerror = F_70 ( log , & V_109 , V_16 , & V_61 ,\r\nNULL , V_112 ) ;\r\n}\r\nif ( error )\r\nF_71 ( V_37 , L_11 , V_113 ) ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_59 = log -> V_94 ;\r\nF_72 ( & V_59 -> V_115 ) ;\r\nF_73 ( log , V_59 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nerror = F_47 ( log , V_59 ) ;\r\nF_12 ( & log -> V_114 ) ;\r\nif ( ! ( V_59 -> V_67 == V_69 ||\r\nV_59 -> V_67 == V_116 ) ) {\r\nif ( ! F_26 ( log ) ) {\r\nF_74 ( & V_59 -> V_117 ,\r\n& log -> V_114 ) ;\r\n} else {\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\n} else {\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\nif ( V_16 ) {\r\nF_75 ( log , V_16 ) ;\r\nF_40 ( log , V_16 ) ;\r\nF_41 ( V_16 ) ;\r\n}\r\n} else {\r\nF_12 ( & log -> V_114 ) ;\r\nV_59 = log -> V_94 ;\r\nF_72 ( & V_59 -> V_115 ) ;\r\nF_73 ( log , V_59 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nerror = F_47 ( log , V_59 ) ;\r\nF_12 ( & log -> V_114 ) ;\r\nif ( ! ( V_59 -> V_67 == V_69\r\n|| V_59 -> V_67 == V_116\r\n|| V_59 -> V_67 == V_68 ) ) {\r\nF_74 ( & V_59 -> V_117 ,\r\n& log -> V_114 ) ;\r\n} else {\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\n}\r\nreturn error ;\r\n}\r\nvoid\r\nF_76 (\r\nstruct V_36 * V_37 )\r\n{\r\nF_77 ( & V_37 -> V_38 -> V_118 ) ;\r\nF_78 ( V_37 , V_93 ) ;\r\nF_79 ( V_37 -> V_89 ) ;\r\nF_80 ( V_37 -> V_119 ) ;\r\nF_81 ( V_37 -> V_120 ) ;\r\nF_82 ( V_37 -> V_120 ) ;\r\nF_67 ( V_37 ) ;\r\n}\r\nvoid\r\nF_83 (\r\nstruct V_36 * V_37 )\r\n{\r\nF_76 ( V_37 ) ;\r\nF_62 ( V_37 ) ;\r\nF_63 ( V_37 -> V_38 ) ;\r\n}\r\nvoid\r\nF_84 (\r\nstruct V_36 * V_37 ,\r\nstruct V_121 * V_122 ,\r\nint type ,\r\nconst struct V_123 * V_124 )\r\n{\r\nV_122 -> V_125 = V_37 ;\r\nV_122 -> V_126 = V_37 -> V_89 ;\r\nV_122 -> V_127 = type ;\r\nV_122 -> V_128 = V_124 ;\r\nV_122 -> V_129 = NULL ;\r\nF_9 ( & V_122 -> V_130 ) ;\r\nF_9 ( & V_122 -> V_131 ) ;\r\n}\r\nvoid\r\nF_85 (\r\nstruct V_36 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_23 ;\r\nif ( F_26 ( log ) )\r\nreturn;\r\nif ( ! F_22 ( & log -> V_18 . V_13 ) ) {\r\nASSERT ( ! ( log -> V_25 & V_26 ) ) ;\r\nF_12 ( & log -> V_18 . V_14 ) ;\r\nV_23 = F_21 ( log , & log -> V_18 . V_12 ) ;\r\nF_17 ( log , & log -> V_18 , & V_23 ) ;\r\nF_15 ( & log -> V_18 . V_14 ) ;\r\n}\r\nif ( ! F_22 ( & log -> V_56 . V_13 ) ) {\r\nASSERT ( ! ( log -> V_25 & V_26 ) ) ;\r\nF_12 ( & log -> V_56 . V_14 ) ;\r\nV_23 = F_21 ( log , & log -> V_56 . V_12 ) ;\r\nF_17 ( log , & log -> V_56 , & V_23 ) ;\r\nF_15 ( & log -> V_56 . V_14 ) ;\r\n}\r\n}\r\nint\r\nF_86 ( T_8 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_132 = 0 ;\r\nif ( ! F_87 ( V_37 ) )\r\nreturn 0 ;\r\nif ( ! F_88 ( log ) )\r\nreturn 0 ;\r\nF_12 ( & log -> V_114 ) ;\r\nswitch ( log -> V_133 ) {\r\ncase V_134 :\r\ncase V_135 :\r\ncase V_136 :\r\nbreak;\r\ncase V_137 :\r\ncase V_138 :\r\nif ( F_89 ( log -> V_88 ) )\r\nbreak;\r\nif ( ! F_90 ( log ) )\r\nbreak;\r\nV_132 = 1 ;\r\nif ( log -> V_133 == V_137 )\r\nlog -> V_133 = V_134 ;\r\nelse\r\nlog -> V_133 = V_135 ;\r\nbreak;\r\ndefault:\r\nV_132 = 1 ;\r\nbreak;\r\n}\r\nF_15 ( & log -> V_114 ) ;\r\nreturn V_132 ;\r\n}\r\nT_6\r\nF_91 (\r\nstruct V_36 * V_37 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_121 * V_139 ;\r\nT_6 V_140 ;\r\nF_92 ( & V_37 -> V_89 -> V_141 ) ;\r\nV_139 = F_93 ( V_37 -> V_89 ) ;\r\nif ( V_139 )\r\nV_140 = V_139 -> V_142 ;\r\nelse\r\nV_140 = F_2 ( & log -> V_143 ) ;\r\nF_94 ( log , V_140 ) ;\r\nF_95 ( & log -> V_144 , V_140 ) ;\r\nreturn V_140 ;\r\n}\r\nT_6\r\nF_96 (\r\nstruct V_36 * V_37 )\r\n{\r\nT_6 V_140 ;\r\nF_12 ( & V_37 -> V_89 -> V_141 ) ;\r\nV_140 = F_91 ( V_37 ) ;\r\nF_15 ( & V_37 -> V_89 -> V_141 ) ;\r\nreturn V_140 ;\r\n}\r\nSTATIC int\r\nF_21 (\r\nstruct V_1 * log ,\r\nT_1 * V_2 )\r\n{\r\nint V_23 ;\r\nint V_145 ;\r\nint V_146 ;\r\nint V_147 ;\r\nint V_148 ;\r\nF_97 ( V_2 , & V_147 , & V_148 ) ;\r\nF_98 ( & log -> V_144 , & V_146 , & V_145 ) ;\r\nV_145 = F_99 ( V_145 ) ;\r\nif ( V_146 == V_147 && V_148 >= V_145 )\r\nV_23 = log -> V_9 - ( V_148 - V_145 ) ;\r\nelse if ( V_146 + 1 < V_147 )\r\nreturn 0 ;\r\nelse if ( V_146 < V_147 ) {\r\nASSERT ( V_146 == ( V_147 - 1 ) ) ;\r\nV_23 = V_145 - V_148 ;\r\n} else {\r\nF_71 ( log -> V_149 ,\r\nL_12\r\nL_13\r\nL_14 ,\r\nV_146 , V_145 , V_147 , V_148 ) ;\r\nASSERT ( 0 ) ;\r\nV_23 = log -> V_9 ;\r\n}\r\nreturn V_23 ;\r\n}\r\nvoid\r\nF_100 ( T_14 * V_150 )\r\n{\r\nstruct V_58 * V_59 = V_150 -> V_151 ;\r\nstruct V_1 * V_152 = V_59 -> V_153 ;\r\nint V_154 = 0 ;\r\nif ( F_101 ( ( F_102 ( V_150 ) ) , V_152 -> V_149 ,\r\nV_155 , V_156 ) ) {\r\nF_103 ( V_150 , V_113 ) ;\r\nF_104 ( V_150 ) ;\r\nF_48 ( V_152 -> V_149 , V_73 ) ;\r\nV_154 = V_157 ;\r\n} else if ( V_59 -> V_67 & V_68 ) {\r\nV_154 = V_157 ;\r\n}\r\nASSERT ( F_105 ( V_150 ) ) ;\r\nF_106 ( V_59 , V_154 ) ;\r\n}\r\nSTATIC void\r\nF_107 (\r\nstruct V_36 * V_37 ,\r\nstruct V_1 * log )\r\n{\r\nint V_158 ;\r\nint V_159 ;\r\nif ( V_37 -> V_160 <= 0 )\r\nlog -> V_161 = V_162 ;\r\nelse\r\nlog -> V_161 = V_37 -> V_160 ;\r\nif ( V_37 -> V_163 > 0 ) {\r\nV_158 = log -> V_164 = V_37 -> V_163 ;\r\nlog -> V_165 = 0 ;\r\nwhile ( V_158 != 1 ) {\r\nlog -> V_165 ++ ;\r\nV_158 >>= 1 ;\r\n}\r\nif ( F_108 ( & V_37 -> V_82 ) ) {\r\nV_159 = V_37 -> V_163 / V_166 ;\r\nif ( V_37 -> V_163 % V_166 )\r\nV_159 ++ ;\r\nlog -> V_167 = V_159 << V_168 ;\r\nlog -> V_169 = V_159 ;\r\n} else {\r\nASSERT ( V_37 -> V_163 <= V_170 ) ;\r\nlog -> V_167 = V_171 ;\r\nlog -> V_169 = 1 ;\r\n}\r\ngoto V_172;\r\n}\r\nlog -> V_164 = V_170 ;\r\nlog -> V_165 = V_173 ;\r\nlog -> V_167 = V_171 ;\r\nlog -> V_169 = 1 ;\r\nV_172:\r\nif ( V_37 -> V_160 == 0 )\r\nV_37 -> V_160 = log -> V_161 ;\r\nif ( V_37 -> V_163 == 0 )\r\nV_37 -> V_163 = log -> V_164 ;\r\n}\r\nvoid\r\nF_66 (\r\nstruct V_36 * V_37 )\r\n{\r\nF_109 ( V_37 -> V_174 , & V_37 -> V_38 -> V_118 ,\r\nF_110 ( V_175 * 10 ) ) ;\r\n}\r\nvoid\r\nF_111 (\r\nstruct V_176 * V_177 )\r\n{\r\nstruct V_1 * log = F_112 ( F_113 ( V_177 ) ,\r\nstruct V_1 , V_118 ) ;\r\nstruct V_36 * V_37 = log -> V_149 ;\r\nif ( F_86 ( V_37 ) )\r\nF_114 ( V_37 ) ;\r\nelse\r\nF_78 ( V_37 , 0 ) ;\r\nF_115 ( V_37 -> V_89 ) ;\r\nF_66 ( V_37 ) ;\r\n}\r\nSTATIC struct V_1 *\r\nF_51 (\r\nstruct V_36 * V_37 ,\r\nstruct V_178 * V_74 ,\r\nT_10 V_75 ,\r\nint V_76 )\r\n{\r\nstruct V_1 * log ;\r\nT_15 * V_2 ;\r\nT_11 * * V_179 ;\r\nT_11 * V_59 , * V_180 = NULL ;\r\nT_14 * V_150 ;\r\nint V_181 ;\r\nint error = V_54 ;\r\nT_4 V_182 = 0 ;\r\nlog = F_116 ( sizeof( struct V_1 ) , V_53 ) ;\r\nif ( ! log ) {\r\nF_55 ( V_37 , L_15 ) ;\r\ngoto V_81;\r\n}\r\nlog -> V_149 = V_37 ;\r\nlog -> V_183 = V_74 ;\r\nlog -> V_9 = F_99 ( V_76 ) ;\r\nlog -> V_184 = V_75 ;\r\nlog -> V_185 = V_76 ;\r\nlog -> V_133 = V_136 ;\r\nlog -> V_25 |= V_26 ;\r\nF_117 ( & log -> V_118 , F_111 ) ;\r\nlog -> V_186 = - 1 ;\r\nF_118 ( & log -> V_144 , 1 , 0 ) ;\r\nF_118 ( & log -> V_143 , 1 , 0 ) ;\r\nlog -> V_187 = 1 ;\r\nF_7 ( & log -> V_56 ) ;\r\nF_7 ( & log -> V_18 ) ;\r\nerror = V_188 ;\r\nif ( F_119 ( & V_37 -> V_82 ) ) {\r\nV_182 = V_37 -> V_82 . V_189 ;\r\nif ( V_182 < V_168 ) {\r\nF_55 ( V_37 , L_16 ,\r\nV_182 , V_168 ) ;\r\ngoto V_87;\r\n}\r\nV_182 -= V_168 ;\r\nif ( V_182 > V_37 -> V_190 ) {\r\nF_55 ( V_37 , L_17 ,\r\nV_182 , V_37 -> V_190 ) ;\r\ngoto V_87;\r\n}\r\nif ( V_182 && log -> V_184 > 0 &&\r\n! F_108 ( & V_37 -> V_82 ) ) {\r\nF_55 ( V_37 ,\r\nL_18 ,\r\nV_182 ) ;\r\ngoto V_87;\r\n}\r\n}\r\nlog -> V_191 = 1 << V_182 ;\r\nF_107 ( V_37 , log ) ;\r\nerror = V_54 ;\r\nV_150 = F_120 ( V_37 -> V_192 , 0 , F_121 ( log -> V_164 ) , 0 ) ;\r\nif ( ! V_150 )\r\ngoto V_87;\r\nV_150 -> V_193 = F_100 ;\r\nASSERT ( F_122 ( V_150 ) ) ;\r\nlog -> V_194 = V_150 ;\r\nF_10 ( & log -> V_114 ) ;\r\nF_123 ( & log -> V_195 ) ;\r\nV_179 = & log -> V_94 ;\r\nASSERT ( log -> V_164 >= 4096 ) ;\r\nfor ( V_181 = 0 ; V_181 < log -> V_161 ; V_181 ++ ) {\r\n* V_179 = F_116 ( sizeof( T_11 ) , V_53 ) ;\r\nif ( ! * V_179 )\r\ngoto V_196;\r\nV_59 = * V_179 ;\r\nV_59 -> V_197 = V_180 ;\r\nV_180 = V_59 ;\r\nV_150 = F_124 ( V_37 -> V_192 ,\r\nF_121 ( log -> V_164 ) , 0 ) ;\r\nif ( ! V_150 )\r\ngoto V_196;\r\nV_150 -> V_193 = F_100 ;\r\nV_59 -> V_198 = V_150 ;\r\nV_59 -> V_199 = V_150 -> V_200 ;\r\n#ifdef F_68\r\nlog -> V_201 [ V_181 ] = ( V_202 ) & ( V_59 -> V_203 ) ;\r\n#endif\r\nV_2 = & V_59 -> V_203 ;\r\nmemset ( V_2 , 0 , sizeof( T_15 ) ) ;\r\nV_2 -> V_204 = F_125 ( V_205 ) ;\r\nV_2 -> V_206 = F_125 (\r\nF_108 ( & log -> V_149 -> V_82 ) ? 2 : 1 ) ;\r\nV_2 -> V_207 = F_125 ( log -> V_164 ) ;\r\nV_2 -> V_208 = F_125 ( V_209 ) ;\r\nmemcpy ( & V_2 -> V_210 , & V_37 -> V_82 . V_211 , sizeof( V_212 ) ) ;\r\nV_59 -> V_213 = F_99 ( V_150 -> V_214 ) - log -> V_167 ;\r\nV_59 -> V_67 = V_69 ;\r\nV_59 -> V_153 = log ;\r\nF_126 ( & V_59 -> V_115 , 0 ) ;\r\nF_10 ( & V_59 -> V_66 ) ;\r\nV_59 -> V_72 = & ( V_59 -> V_215 ) ;\r\nV_59 -> V_216 = ( char * ) V_59 -> V_199 + log -> V_167 ;\r\nASSERT ( F_122 ( V_59 -> V_198 ) ) ;\r\nF_123 ( & V_59 -> V_117 ) ;\r\nF_123 ( & V_59 -> V_217 ) ;\r\nV_179 = & V_59 -> V_96 ;\r\n}\r\n* V_179 = log -> V_94 ;\r\nlog -> V_94 -> V_197 = V_180 ;\r\nerror = F_127 ( log ) ;\r\nif ( error )\r\ngoto V_196;\r\nreturn log ;\r\nV_196:\r\nfor ( V_59 = log -> V_94 ; V_59 ; V_59 = V_180 ) {\r\nV_180 = V_59 -> V_96 ;\r\nif ( V_59 -> V_198 )\r\nF_128 ( V_59 -> V_198 ) ;\r\nF_129 ( V_59 ) ;\r\n}\r\nF_130 ( & log -> V_114 ) ;\r\nF_128 ( log -> V_194 ) ;\r\nV_87:\r\nF_129 ( log ) ;\r\nV_81:\r\nreturn F_131 ( - error ) ;\r\n}\r\nSTATIC int\r\nF_38 (\r\nstruct V_1 * log ,\r\nstruct V_15 * V_57 ,\r\nstruct V_58 * * V_59 ,\r\nT_6 * V_218 )\r\n{\r\nstruct V_36 * V_37 = log -> V_149 ;\r\nint error ;\r\nstruct V_102 V_103 = {\r\n. V_104 = NULL ,\r\n. V_105 = 0 ,\r\n. V_106 = V_219 ,\r\n} ;\r\nstruct V_108 V_109 = {\r\n. V_110 = 1 ,\r\n. V_111 = & V_103 ,\r\n} ;\r\nF_45 ( V_59 ) ;\r\nerror = F_70 ( log , & V_109 , V_57 , V_218 , V_59 ,\r\nV_220 ) ;\r\nif ( error )\r\nF_48 ( V_37 , V_73 ) ;\r\nreturn error ;\r\n}\r\nSTATIC void\r\nF_29 (\r\nstruct V_1 * log ,\r\nint V_24 )\r\n{\r\nT_6 V_221 = 0 ;\r\nT_6 V_222 ;\r\nint V_223 ;\r\nint V_23 ;\r\nint V_224 ;\r\nint V_225 ;\r\nint V_226 ;\r\nASSERT ( F_121 ( V_24 ) < log -> V_185 ) ;\r\nV_23 = F_21 ( log , & log -> V_56 . V_12 ) ;\r\nV_223 = F_132 ( V_23 ) ;\r\nV_226 = F_121 ( V_24 ) ;\r\nV_226 = F_133 ( V_226 , ( log -> V_185 >> 2 ) ) ;\r\nV_226 = F_133 ( V_226 , 256 ) ;\r\nif ( V_223 >= V_226 )\r\nreturn;\r\nF_98 ( & log -> V_144 , & V_225 ,\r\n& V_224 ) ;\r\nV_224 += V_226 ;\r\nif ( V_224 >= log -> V_185 ) {\r\nV_224 -= log -> V_185 ;\r\nV_225 += 1 ;\r\n}\r\nV_221 = F_134 ( V_225 ,\r\nV_224 ) ;\r\nV_222 = F_2 ( & log -> V_143 ) ;\r\nif ( F_135 ( V_221 , V_222 ) > 0 )\r\nV_221 = V_222 ;\r\nif ( ! F_26 ( log ) )\r\nF_136 ( log -> V_88 , V_221 ) ;\r\n}\r\nSTATIC void\r\nF_137 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 ,\r\nint V_227 )\r\n{\r\nint V_181 , V_228 , V_229 ;\r\nint V_158 = V_59 -> V_95 + V_227 ;\r\nT_16 V_230 ;\r\nV_202 V_231 ;\r\nV_230 = F_138 ( V_59 -> V_203 . V_232 ) ;\r\nV_231 = V_59 -> V_216 ;\r\nfor ( V_181 = 0 ; V_181 < F_121 ( V_158 ) ; V_181 ++ ) {\r\nif ( V_181 >= ( V_166 / V_171 ) )\r\nbreak;\r\nV_59 -> V_203 . V_233 [ V_181 ] = * ( T_16 * ) V_231 ;\r\n* ( T_16 * ) V_231 = V_230 ;\r\nV_231 += V_171 ;\r\n}\r\nif ( F_108 ( & log -> V_149 -> V_82 ) ) {\r\nT_17 * V_234 = V_59 -> V_199 ;\r\nfor ( ; V_181 < F_121 ( V_158 ) ; V_181 ++ ) {\r\nV_228 = V_181 / ( V_166 / V_171 ) ;\r\nV_229 = V_181 % ( V_166 / V_171 ) ;\r\nV_234 [ V_228 ] . V_235 . V_236 [ V_229 ] = * ( T_16 * ) V_231 ;\r\n* ( T_16 * ) V_231 = V_230 ;\r\nV_231 += V_171 ;\r\n}\r\nfor ( V_181 = 1 ; V_181 < log -> V_169 ; V_181 ++ )\r\nV_234 [ V_181 ] . V_235 . V_237 = V_230 ;\r\n}\r\n}\r\nT_18\r\nF_139 (\r\nstruct V_1 * log ,\r\nstruct V_238 * V_239 ,\r\nchar * V_231 ,\r\nint V_158 )\r\n{\r\nT_13 V_240 ;\r\nV_240 = F_140 ( ( char * ) V_239 ,\r\nsizeof( struct V_238 ) ,\r\nF_141 ( struct V_238 , V_241 ) ) ;\r\nif ( F_108 ( & log -> V_149 -> V_82 ) ) {\r\nunion V_242 * V_234 = (union V_242 * ) V_239 ;\r\nint V_181 ;\r\nfor ( V_181 = 1 ; V_181 < log -> V_169 ; V_181 ++ ) {\r\nV_240 = F_142 ( V_240 , & V_234 [ V_181 ] . V_235 ,\r\nsizeof( struct V_243 ) ) ;\r\n}\r\n}\r\nV_240 = F_142 ( V_240 , V_231 , V_158 ) ;\r\nreturn F_143 ( V_240 ) ;\r\n}\r\nSTATIC int\r\nF_144 (\r\nstruct V_244 * V_150 )\r\n{\r\nstruct V_58 * V_59 = V_150 -> V_151 ;\r\nif ( V_59 -> V_67 & V_68 ) {\r\nF_145 ( V_150 , V_39 ) ;\r\nF_104 ( V_150 ) ;\r\nF_146 ( V_150 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nF_147 ( V_150 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_148 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 )\r\n{\r\nT_14 * V_150 ;\r\nint V_181 ;\r\nT_4 V_245 ;\r\nT_4 V_246 ;\r\nint V_227 ;\r\nint V_247 = 0 ;\r\nint error ;\r\nint V_248 = F_108 ( & log -> V_149 -> V_82 ) ;\r\nint V_158 ;\r\nF_28 ( V_249 ) ;\r\nASSERT ( F_149 ( & V_59 -> V_115 ) == 0 ) ;\r\nV_246 = log -> V_167 + V_59 -> V_95 ;\r\nif ( V_248 && log -> V_149 -> V_82 . V_250 > 1 ) {\r\nV_245 = F_150 ( log , F_151 ( log , V_246 ) ) ;\r\n} else {\r\nV_245 = F_99 ( F_121 ( V_246 ) ) ;\r\n}\r\nV_227 = V_245 - V_246 ;\r\nASSERT ( V_227 >= 0 ) ;\r\nASSERT ( ( V_248 && log -> V_149 -> V_82 . V_250 > 1 &&\r\nV_227 < log -> V_149 -> V_82 . V_250 )\r\n||\r\n( log -> V_149 -> V_82 . V_250 <= 1 &&\r\nV_227 < F_99 ( 1 ) ) ) ;\r\nF_6 ( log , & log -> V_56 . V_12 , V_227 ) ;\r\nF_6 ( log , & log -> V_18 . V_12 , V_227 ) ;\r\nF_137 ( log , V_59 , V_227 ) ;\r\nV_158 = V_59 -> V_95 ;\r\nif ( V_248 )\r\nV_158 += V_227 ;\r\nV_59 -> V_203 . V_251 = F_125 ( V_158 ) ;\r\nV_150 = V_59 -> V_198 ;\r\nF_152 ( V_150 , F_153 ( F_154 ( V_59 -> V_203 . V_232 ) ) ) ;\r\nF_155 ( V_252 , F_121 ( V_245 ) ) ;\r\nif ( F_156 ( V_150 ) + F_121 ( V_245 ) > log -> V_185 ) {\r\nchar * V_253 ;\r\nV_247 = V_245 - ( F_99 ( log -> V_185 - F_156 ( V_150 ) ) ) ;\r\nV_245 = F_99 ( log -> V_185 - F_156 ( V_150 ) ) ;\r\nV_59 -> V_254 = 2 ;\r\nV_253 = ( char * ) & V_59 -> V_203 + V_245 ;\r\nfor ( V_181 = 0 ; V_181 < V_247 ; V_181 += V_171 ) {\r\nT_13 V_7 = F_157 ( * ( T_16 * ) V_253 ) ;\r\nif ( ++ V_7 == V_205 )\r\nV_7 ++ ;\r\n* ( T_16 * ) V_253 = F_125 ( V_7 ) ;\r\nV_253 += V_171 ;\r\n}\r\n} else {\r\nV_59 -> V_254 = 1 ;\r\n}\r\nV_59 -> V_203 . V_241 = F_139 ( log , & V_59 -> V_203 ,\r\nV_59 -> V_216 , V_158 ) ;\r\nV_150 -> V_255 = F_121 ( V_245 ) ;\r\nV_150 -> V_151 = V_59 ;\r\nF_158 ( V_150 ) ;\r\nF_159 ( V_150 ) ;\r\nV_150 -> V_256 |= V_257 ;\r\nif ( log -> V_149 -> V_78 & V_258 ) {\r\nV_150 -> V_256 |= V_259 ;\r\nif ( log -> V_149 -> V_192 != log -> V_149 -> V_119 )\r\nF_160 ( log -> V_149 -> V_119 ) ;\r\nelse\r\nV_150 -> V_256 |= V_260 ;\r\n}\r\nASSERT ( F_156 ( V_150 ) <= log -> V_185 - 1 ) ;\r\nASSERT ( F_156 ( V_150 ) + F_121 ( V_245 ) <= log -> V_185 ) ;\r\nF_161 ( log , V_59 , V_245 , true ) ;\r\nF_152 ( V_150 , F_156 ( V_150 ) + log -> V_184 ) ;\r\nF_162 ( V_150 ) ;\r\nerror = F_144 ( V_150 ) ;\r\nif ( error ) {\r\nF_103 ( V_150 , L_19 ) ;\r\nreturn error ;\r\n}\r\nif ( V_247 ) {\r\nV_150 = V_59 -> V_153 -> V_194 ;\r\nF_152 ( V_150 , 0 ) ;\r\nF_163 ( V_150 ,\r\n( char * ) & V_59 -> V_203 + V_245 , V_247 ) ;\r\nV_150 -> V_151 = V_59 ;\r\nF_158 ( V_150 ) ;\r\nF_159 ( V_150 ) ;\r\nV_150 -> V_256 |= V_257 ;\r\nif ( log -> V_149 -> V_78 & V_258 )\r\nV_150 -> V_256 |= V_259 ;\r\nASSERT ( F_156 ( V_150 ) <= log -> V_185 - 1 ) ;\r\nASSERT ( F_156 ( V_150 ) + F_121 ( V_245 ) <= log -> V_185 ) ;\r\nF_152 ( V_150 , F_156 ( V_150 ) + log -> V_184 ) ;\r\nF_162 ( V_150 ) ;\r\nerror = F_144 ( V_150 ) ;\r\nif ( error ) {\r\nF_103 ( V_150 , L_20 ) ;\r\nreturn error ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_63 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_59 , * V_261 ;\r\nint V_181 ;\r\nF_164 ( log ) ;\r\nF_165 ( log -> V_194 , F_121 ( log -> V_164 ) ) ;\r\nF_128 ( log -> V_194 ) ;\r\nV_59 = log -> V_94 ;\r\nfor ( V_181 = 0 ; V_181 < log -> V_161 ; V_181 ++ ) {\r\nF_128 ( V_59 -> V_198 ) ;\r\nV_261 = V_59 -> V_96 ;\r\nF_129 ( V_59 ) ;\r\nV_59 = V_261 ;\r\n}\r\nF_130 ( & log -> V_114 ) ;\r\nlog -> V_149 -> V_38 = NULL ;\r\nF_129 ( log ) ;\r\n}\r\nstatic inline void\r\nF_166 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 ,\r\nint V_262 ,\r\nint V_263 )\r\n{\r\nF_12 ( & log -> V_114 ) ;\r\nF_167 ( & V_59 -> V_203 . V_264 , V_262 ) ;\r\nV_59 -> V_95 += V_263 ;\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\nvoid\r\nF_168 (\r\nstruct V_36 * V_37 ,\r\nstruct V_15 * V_57 )\r\n{\r\nT_4 V_181 ;\r\nT_4 V_265 = V_57 -> V_29 * ( T_4 ) sizeof( V_266 ) ;\r\nstatic char * V_267 [ V_268 ] = {\r\nL_21 ,\r\nL_22 ,\r\nL_23 ,\r\nL_24 ,\r\nL_25 ,\r\nL_26 ,\r\nL_27 ,\r\nL_28 ,\r\nL_29 ,\r\nL_30 ,\r\nL_31 ,\r\nL_32 ,\r\nL_33 ,\r\nL_34 ,\r\nL_35 ,\r\nL_36 ,\r\nL_37 ,\r\nL_38 ,\r\nL_39\r\n} ;\r\nstatic char * V_269 [ V_270 ] = {\r\nL_40 ,\r\nL_41 ,\r\nL_42 ,\r\nL_43 ,\r\nL_44 ,\r\nL_45 ,\r\nL_46 ,\r\nL_47 ,\r\nL_48 ,\r\nL_49 ,\r\nL_50 ,\r\nL_51 ,\r\nL_52 ,\r\nL_53 ,\r\nL_54 ,\r\nL_55 ,\r\nL_56 ,\r\nL_57 ,\r\nL_58 ,\r\nL_59 ,\r\nL_60 ,\r\nL_61 ,\r\nL_62 ,\r\nL_63 ,\r\nL_64 ,\r\nL_65 ,\r\nL_66 ,\r\nL_67 ,\r\nL_68 ,\r\nL_69 ,\r\nL_70 ,\r\nL_71 ,\r\nL_72 ,\r\nL_73 ,\r\nL_74 ,\r\nL_75 ,\r\nL_76 ,\r\nL_77 ,\r\nL_78 ,\r\nL_79\r\n} ;\r\nF_55 ( V_37 ,\r\nL_80\r\nL_81\r\nL_82\r\nL_83\r\nL_84\r\nL_85\r\nL_86\r\nL_87 ,\r\n( ( V_57 -> V_55 <= 0 ||\r\nV_57 -> V_55 > V_270 ) ?\r\nL_88 : V_269 [ V_57 -> V_55 - 1 ] ) ,\r\nV_57 -> V_55 ,\r\nV_57 -> V_21 ,\r\nV_57 -> V_42 ,\r\nV_57 -> V_28 , V_57 -> V_32 ,\r\nV_57 -> V_29 , V_265 ,\r\nV_57 -> V_28 +\r\nV_57 -> V_32 + V_265 ,\r\nV_57 -> V_27 ) ;\r\nfor ( V_181 = 0 ; V_181 < V_57 -> V_27 ; V_181 ++ ) {\r\nT_4 V_35 = V_57 -> V_33 [ V_181 ] . V_35 ;\r\nF_55 ( V_37 , L_89 , V_181 ,\r\n( ( V_35 <= 0 || V_35 > V_268 ) ?\r\nL_90 : V_267 [ V_35 - 1 ] ) ,\r\nV_57 -> V_33 [ V_181 ] . V_34 ) ;\r\n}\r\nF_169 ( V_37 , V_271 ,\r\nL_91 ) ;\r\nF_48 ( V_37 , V_73 ) ;\r\n}\r\nstatic int\r\nF_170 (\r\nstruct V_15 * V_57 ,\r\nstruct V_108 * V_272 )\r\n{\r\nstruct V_108 * V_273 ;\r\nint V_274 = 0 ;\r\nint V_30 = 0 ;\r\nint V_181 ;\r\nif ( V_57 -> V_19 & V_62 )\r\nV_274 ++ ;\r\nfor ( V_273 = V_272 ; V_273 ; V_273 = V_273 -> V_275 ) {\r\nif ( V_273 -> V_276 == V_277 )\r\ncontinue;\r\nV_274 += V_273 -> V_110 ;\r\nfor ( V_181 = 0 ; V_181 < V_273 -> V_110 ; V_181 ++ ) {\r\nstruct V_102 * V_278 = & V_273 -> V_111 [ V_181 ] ;\r\nV_30 += V_278 -> V_105 ;\r\nF_24 ( V_57 , V_278 -> V_105 , V_278 -> V_106 ) ;\r\n}\r\n}\r\nV_57 -> V_29 += V_274 ;\r\nV_30 += V_274 * sizeof( struct V_279 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic int\r\nF_171 (\r\nstruct V_279 * V_280 ,\r\nstruct V_15 * V_57 )\r\n{\r\nif ( ! ( V_57 -> V_19 & V_62 ) )\r\nreturn 0 ;\r\nV_280 -> V_281 = F_125 ( V_57 -> V_41 ) ;\r\nV_280 -> V_282 = V_57 -> V_283 ;\r\nV_280 -> V_284 = 0 ;\r\nV_280 -> V_285 = V_286 ;\r\nV_280 -> V_287 = 0 ;\r\nV_57 -> V_19 &= ~ V_62 ;\r\nreturn sizeof( struct V_279 ) ;\r\n}\r\nstatic V_266 *\r\nF_172 (\r\nstruct V_1 * log ,\r\nstruct V_279 * V_280 ,\r\nstruct V_15 * V_57 ,\r\nT_4 V_60 )\r\n{\r\nV_280 -> V_281 = F_125 ( V_57 -> V_41 ) ;\r\nV_280 -> V_282 = V_57 -> V_283 ;\r\nV_280 -> V_287 = 0 ;\r\nV_280 -> V_285 = V_60 ;\r\nswitch ( V_280 -> V_282 ) {\r\ncase V_50 :\r\ncase V_288 :\r\ncase V_51 :\r\nbreak;\r\ndefault:\r\nF_55 ( log -> V_149 ,\r\nL_92 ,\r\nV_280 -> V_282 , V_57 ) ;\r\nreturn NULL ;\r\n}\r\nreturn V_280 ;\r\n}\r\nstatic int\r\nF_173 (\r\nstruct V_15 * V_57 ,\r\nstruct V_279 * V_280 ,\r\nint V_289 ,\r\nint V_290 ,\r\nint * V_291 ,\r\nint * V_292 ,\r\nint * V_293 ,\r\nint * V_294 )\r\n{\r\nint V_295 ;\r\nV_295 = V_290 - * V_294 ;\r\n* V_291 = * V_294 ;\r\nif ( V_295 <= V_289 ) {\r\n* V_292 = V_295 ;\r\nV_280 -> V_284 = F_125 ( * V_292 ) ;\r\nif ( * V_293 )\r\nV_280 -> V_285 |= ( V_296 | V_297 ) ;\r\n* V_293 = 0 ;\r\n* V_294 = 0 ;\r\nreturn 0 ;\r\n}\r\n* V_292 = V_289 ;\r\nV_280 -> V_284 = F_125 ( * V_292 ) ;\r\nV_280 -> V_285 |= V_298 ;\r\nif ( * V_293 )\r\nV_280 -> V_285 |= V_297 ;\r\n* V_294 += * V_292 ;\r\n( * V_293 ) ++ ;\r\nV_57 -> V_42 -= sizeof( struct V_279 ) ;\r\nV_57 -> V_29 ++ ;\r\nreturn sizeof( struct V_279 ) ;\r\n}\r\nstatic int\r\nF_174 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 ,\r\nT_4 V_60 ,\r\nint * V_262 ,\r\nint * V_299 ,\r\nint * V_300 ,\r\nint * V_301 ,\r\nint V_302 ,\r\nstruct V_58 * * V_303 )\r\n{\r\nif ( * V_300 ) {\r\nF_166 ( log , V_59 , * V_262 , * V_299 ) ;\r\n* V_262 = 0 ;\r\n* V_299 = 0 ;\r\nreturn F_47 ( log , V_59 ) ;\r\n}\r\n* V_300 = 0 ;\r\n* V_301 = 0 ;\r\nif ( V_59 -> V_213 - V_302 <= sizeof( V_266 ) ) {\r\nF_166 ( log , V_59 , * V_262 , * V_299 ) ;\r\n* V_262 = 0 ;\r\n* V_299 = 0 ;\r\nF_12 ( & log -> V_114 ) ;\r\nF_73 ( log , V_59 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nif ( ! V_303 )\r\nreturn F_47 ( log , V_59 ) ;\r\nASSERT ( V_60 & V_220 ) ;\r\n* V_303 = V_59 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_70 (\r\nstruct V_1 * log ,\r\nstruct V_108 * V_272 ,\r\nstruct V_15 * V_57 ,\r\nT_6 * V_304 ,\r\nstruct V_58 * * V_303 ,\r\nT_4 V_60 )\r\n{\r\nstruct V_58 * V_59 = NULL ;\r\nstruct V_102 * V_278 ;\r\nstruct V_108 * V_273 ;\r\nint V_30 ;\r\nint V_305 ;\r\nint V_300 = 0 ;\r\nint V_301 = 0 ;\r\nint V_306 = 0 ;\r\nint V_262 = 0 ;\r\nint V_299 = 0 ;\r\nint error ;\r\n* V_304 = 0 ;\r\nV_30 = F_170 ( V_57 , V_272 ) ;\r\nif ( V_57 -> V_19 & V_62 )\r\nV_57 -> V_42 -= sizeof( V_266 ) ;\r\nif ( V_60 & ( V_220 | V_112 ) )\r\nV_57 -> V_42 -= sizeof( V_266 ) ;\r\nif ( V_57 -> V_42 < 0 )\r\nF_168 ( log -> V_149 , V_57 ) ;\r\nV_305 = 0 ;\r\nV_273 = V_272 ;\r\nV_278 = V_273 -> V_111 ;\r\nwhile ( V_273 && ( ! V_273 -> V_110 || V_305 < V_273 -> V_110 ) ) {\r\nvoid * V_307 ;\r\nint V_302 ;\r\nerror = F_175 ( log , V_30 , & V_59 , V_57 ,\r\n& V_306 , & V_302 ) ;\r\nif ( error )\r\nreturn error ;\r\nASSERT ( V_302 <= V_59 -> V_213 - 1 ) ;\r\nV_307 = V_59 -> V_216 + V_302 ;\r\nif ( ! * V_304 )\r\n* V_304 = F_154 ( V_59 -> V_203 . V_232 ) ;\r\nwhile ( V_273 && ( ! V_273 -> V_110 || V_305 < V_273 -> V_110 ) ) {\r\nstruct V_102 * V_103 ;\r\nstruct V_279 * V_280 ;\r\nint V_308 ;\r\nint V_292 ;\r\nint V_291 ;\r\nbool V_309 = false ;\r\nif ( V_273 -> V_276 == V_277 ) {\r\nASSERT ( V_273 -> V_110 == 0 ) ;\r\nV_309 = true ;\r\ngoto V_310;\r\n}\r\nV_103 = & V_278 [ V_305 ] ;\r\nASSERT ( V_103 -> V_105 % sizeof( V_311 ) == 0 ) ;\r\nASSERT ( ( unsigned long ) V_307 % sizeof( V_311 ) == 0 ) ;\r\nV_308 = F_171 ( V_307 , V_57 ) ;\r\nif ( V_308 ) {\r\nV_262 ++ ;\r\nF_176 ( & V_307 , & V_30 , & V_302 ,\r\nV_308 ) ;\r\n}\r\nV_280 = F_172 ( log , V_307 , V_57 , V_60 ) ;\r\nif ( ! V_280 )\r\nreturn F_27 ( V_39 ) ;\r\nF_176 ( & V_307 , & V_30 , & V_302 ,\r\nsizeof( struct V_279 ) ) ;\r\nV_30 += F_173 ( V_57 , V_280 ,\r\nV_59 -> V_213 - V_302 ,\r\nV_103 -> V_105 ,\r\n& V_291 , & V_292 ,\r\n& V_300 ,\r\n& V_301 ) ;\r\nF_177 ( log , V_307 ) ;\r\nASSERT ( V_292 >= 0 ) ;\r\nmemcpy ( V_307 , V_103 -> V_104 + V_291 , V_292 ) ;\r\nF_176 ( & V_307 , & V_30 , & V_302 , V_292 ) ;\r\nV_292 += V_308 + sizeof( V_266 ) ;\r\nV_262 ++ ;\r\nV_299 += V_306 ? V_292 : 0 ;\r\nerror = F_174 ( log , V_59 , V_60 ,\r\n& V_262 , & V_299 ,\r\n& V_300 ,\r\n& V_301 ,\r\nV_302 ,\r\nV_303 ) ;\r\nif ( error )\r\nreturn error ;\r\nif ( V_300 )\r\nbreak;\r\nif ( ++ V_305 == V_273 -> V_110 ) {\r\nV_310:\r\nV_273 = V_273 -> V_275 ;\r\nV_305 = 0 ;\r\nif ( V_273 )\r\nV_278 = V_273 -> V_111 ;\r\n}\r\nif ( V_262 == 0 && V_309 == false ) {\r\nif ( ! V_273 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nASSERT ( V_30 == 0 ) ;\r\nF_166 ( log , V_59 , V_262 , V_299 ) ;\r\nif ( ! V_303 )\r\nreturn F_47 ( log , V_59 ) ;\r\nASSERT ( V_60 & V_220 ) ;\r\n* V_303 = V_59 ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_178 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_59 ;\r\nint V_312 = 0 ;\r\nV_59 = log -> V_94 ;\r\ndo {\r\nif ( V_59 -> V_67 == V_116 ) {\r\nV_59 -> V_67 = V_69 ;\r\nV_59 -> V_95 = 0 ;\r\nASSERT ( V_59 -> V_215 == NULL ) ;\r\nif ( ! V_312 &&\r\n( F_157 ( V_59 -> V_203 . V_264 ) ==\r\nV_313 ) ) {\r\nV_312 = 1 ;\r\n} else {\r\nV_312 = 2 ;\r\n}\r\nV_59 -> V_203 . V_264 = 0 ;\r\nmemset ( V_59 -> V_203 . V_233 , 0 ,\r\nsizeof( V_59 -> V_203 . V_233 ) ) ;\r\nV_59 -> V_203 . V_232 = 0 ;\r\n} else if ( V_59 -> V_67 == V_69 )\r\n;\r\nelse\r\nbreak;\r\nV_59 = V_59 -> V_96 ;\r\n} while ( V_59 != log -> V_94 );\r\nif ( V_312 ) {\r\nswitch ( log -> V_133 ) {\r\ncase V_136 :\r\ncase V_137 :\r\ncase V_138 :\r\nlog -> V_133 = V_137 ;\r\nbreak;\r\ncase V_134 :\r\nif ( V_312 == 1 )\r\nlog -> V_133 = V_138 ;\r\nelse\r\nlog -> V_133 = V_137 ;\r\nbreak;\r\ncase V_135 :\r\nif ( V_312 == 1 )\r\nlog -> V_133 = V_136 ;\r\nelse\r\nlog -> V_133 = V_137 ;\r\nbreak;\r\ndefault:\r\nASSERT ( 0 ) ;\r\n}\r\n}\r\n}\r\nSTATIC T_6\r\nF_179 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_314 ;\r\nT_6 V_315 , V_61 ;\r\nV_314 = log -> V_94 ;\r\nV_315 = 0 ;\r\ndo {\r\nif ( ! ( V_314 -> V_67 & ( V_69 | V_116 ) ) ) {\r\nV_61 = F_154 ( V_314 -> V_203 . V_232 ) ;\r\nif ( ( V_61 && ! V_315 ) ||\r\n( F_135 ( V_61 , V_315 ) < 0 ) ) {\r\nV_315 = V_61 ;\r\n}\r\n}\r\nV_314 = V_314 -> V_96 ;\r\n} while ( V_314 != log -> V_94 );\r\nreturn V_315 ;\r\n}\r\nSTATIC void\r\nF_180 (\r\nstruct V_1 * log ,\r\nint V_154 ,\r\nstruct V_58 * V_316 )\r\n{\r\nT_11 * V_59 ;\r\nT_11 * V_92 ;\r\nT_7 * V_64 , * V_71 ;\r\nint V_317 = 0 ;\r\nT_6 V_315 ;\r\nint V_318 ;\r\nint V_319 ;\r\nint V_320 ;\r\nint V_321 ;\r\nint V_322 = 0 ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_92 = V_59 = log -> V_94 ;\r\nV_318 = 0 ;\r\nV_320 = 0 ;\r\nV_321 = 0 ;\r\ndo {\r\nV_92 = log -> V_94 ;\r\nV_59 = log -> V_94 ;\r\nV_319 = 0 ;\r\nV_321 ++ ;\r\ndo {\r\nif ( V_59 -> V_67 &\r\n( V_69 | V_116 ) ) {\r\nV_59 = V_59 -> V_96 ;\r\ncontinue;\r\n}\r\nif ( ! ( V_59 -> V_67 & V_68 ) ) {\r\nif ( ! ( V_59 -> V_67 &\r\n( V_323 |\r\nV_324 ) ) ) {\r\nif ( V_316 && ( V_316 -> V_67 ==\r\nV_323 ) ) {\r\nV_316 -> V_67 = V_324 ;\r\n}\r\nbreak;\r\n}\r\nV_315 = F_179 ( log ) ;\r\nif ( V_315 &&\r\nF_135 ( V_315 ,\r\nF_154 ( V_59 -> V_203 . V_232 ) ) < 0 ) {\r\nV_59 = V_59 -> V_96 ;\r\ncontinue;\r\n}\r\nV_59 -> V_67 = V_325 ;\r\nASSERT ( F_135 ( F_2 ( & log -> V_143 ) ,\r\nF_154 ( V_59 -> V_203 . V_232 ) ) <= 0 ) ;\r\nif ( V_59 -> V_215 )\r\nF_95 ( & log -> V_143 ,\r\nF_154 ( V_59 -> V_203 . V_232 ) ) ;\r\n} else\r\nV_318 ++ ;\r\nF_15 ( & log -> V_114 ) ;\r\nF_12 ( & V_59 -> V_66 ) ;\r\nV_64 = V_59 -> V_215 ;\r\nwhile ( V_64 ) {\r\nV_59 -> V_72 = & ( V_59 -> V_215 ) ;\r\nV_59 -> V_215 = NULL ;\r\nF_15 ( & V_59 -> V_66 ) ;\r\nfor (; V_64 ; V_64 = V_71 ) {\r\nV_71 = V_64 -> V_71 ;\r\nV_64 -> V_326 ( V_64 -> V_327 , V_154 ) ;\r\n}\r\nF_12 ( & V_59 -> V_66 ) ;\r\nV_64 = V_59 -> V_215 ;\r\n}\r\nV_319 ++ ;\r\nV_320 ++ ;\r\nF_12 ( & log -> V_114 ) ;\r\nASSERT ( V_59 -> V_215 == NULL ) ;\r\nF_15 ( & V_59 -> V_66 ) ;\r\nif ( ! ( V_59 -> V_67 & V_68 ) )\r\nV_59 -> V_67 = V_116 ;\r\nF_178 ( log ) ;\r\nF_181 ( & V_59 -> V_117 ) ;\r\nV_59 = V_59 -> V_96 ;\r\n} while ( V_92 != V_59 );\r\nif ( V_321 > 5000 ) {\r\nV_317 += V_321 ;\r\nV_321 = 0 ;\r\nF_55 ( log -> V_149 ,\r\nL_93 ,\r\nV_113 , V_317 ) ;\r\n}\r\n} while ( ! V_318 && V_319 );\r\n#ifdef F_68\r\nif ( V_320 ) {\r\nV_92 = V_59 = log -> V_94 ;\r\ndo {\r\nASSERT ( V_59 -> V_67 != V_324 ) ;\r\nif ( V_59 -> V_67 == V_70 ||\r\nV_59 -> V_67 == V_328 ||\r\nV_59 -> V_67 == V_323 ||\r\nV_59 -> V_67 == V_68 )\r\nbreak;\r\nV_59 = V_59 -> V_96 ;\r\n} while ( V_92 != V_59 );\r\n}\r\n#endif\r\nif ( log -> V_94 -> V_67 & ( V_69 | V_68 ) )\r\nV_322 = 1 ;\r\nF_15 ( & log -> V_114 ) ;\r\nif ( V_322 )\r\nF_181 ( & log -> V_195 ) ;\r\n}\r\nSTATIC void\r\nF_106 (\r\nT_11 * V_59 ,\r\nint V_154 )\r\n{\r\nstruct V_1 * log = V_59 -> V_153 ;\r\nF_12 ( & log -> V_114 ) ;\r\nASSERT ( V_59 -> V_67 == V_328 ||\r\nV_59 -> V_67 == V_68 ) ;\r\nASSERT ( F_149 ( & V_59 -> V_115 ) == 0 ) ;\r\nASSERT ( V_59 -> V_254 == 1 || V_59 -> V_254 == 2 ) ;\r\nif ( V_59 -> V_67 != V_68 ) {\r\nif ( -- V_59 -> V_254 == 1 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn;\r\n}\r\nV_59 -> V_67 = V_323 ;\r\n}\r\nF_181 ( & V_59 -> V_217 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nF_180 ( log , V_154 , V_59 ) ;\r\n}\r\nSTATIC int\r\nF_175 (\r\nstruct V_1 * log ,\r\nint V_30 ,\r\nstruct V_58 * * V_179 ,\r\nstruct V_15 * V_57 ,\r\nint * V_329 ,\r\nint * V_330 )\r\n{\r\nint V_302 ;\r\nT_15 * V_2 ;\r\nT_11 * V_59 ;\r\nint error ;\r\nV_331:\r\nF_12 ( & log -> V_114 ) ;\r\nif ( F_26 ( log ) ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn F_27 ( V_39 ) ;\r\n}\r\nV_59 = log -> V_94 ;\r\nif ( V_59 -> V_67 != V_69 ) {\r\nF_28 ( V_332 ) ;\r\nF_74 ( & log -> V_195 , & log -> V_114 ) ;\r\ngoto V_331;\r\n}\r\nV_2 = & V_59 -> V_203 ;\r\nF_72 ( & V_59 -> V_115 ) ;\r\nV_302 = V_59 -> V_95 ;\r\nif ( V_302 == 0 ) {\r\nV_57 -> V_42 -= log -> V_167 ;\r\nF_24 ( V_57 ,\r\nlog -> V_167 ,\r\nV_333 ) ;\r\nV_2 -> V_334 = F_125 ( log -> V_187 ) ;\r\nV_2 -> V_232 = F_182 (\r\nF_134 ( log -> V_187 , log -> V_335 ) ) ;\r\nASSERT ( log -> V_335 >= 0 ) ;\r\n}\r\nif ( V_59 -> V_213 - V_59 -> V_95 < 2 * sizeof( V_266 ) ) {\r\nF_183 ( log , V_59 , V_59 -> V_213 ) ;\r\nif ( ! F_184 ( & V_59 -> V_115 , - 1 , 1 ) ) {\r\nF_15 ( & log -> V_114 ) ;\r\nerror = F_47 ( log , V_59 ) ;\r\nif ( error )\r\nreturn error ;\r\n} else {\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\ngoto V_331;\r\n}\r\nif ( V_30 <= V_59 -> V_213 - V_59 -> V_95 ) {\r\n* V_329 = 0 ;\r\nV_59 -> V_95 += V_30 ;\r\n} else {\r\n* V_329 = 1 ;\r\nF_183 ( log , V_59 , V_59 -> V_213 ) ;\r\n}\r\n* V_179 = V_59 ;\r\nASSERT ( V_59 -> V_95 <= V_59 -> V_213 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\n* V_330 = V_302 ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_43 (\r\nstruct V_1 * log ,\r\nstruct V_15 * V_57 )\r\n{\r\nF_185 ( log , V_57 ) ;\r\nif ( V_57 -> V_22 > 0 )\r\nV_57 -> V_22 -- ;\r\nF_1 ( log , & log -> V_56 . V_12 ,\r\nV_57 -> V_42 ) ;\r\nF_1 ( log , & log -> V_18 . V_12 ,\r\nV_57 -> V_42 ) ;\r\nV_57 -> V_42 = V_57 -> V_21 ;\r\nF_23 ( V_57 ) ;\r\nF_186 ( log , V_57 ) ;\r\nif ( V_57 -> V_22 > 0 )\r\nreturn;\r\nF_6 ( log , & log -> V_56 . V_12 ,\r\nV_57 -> V_21 ) ;\r\nF_187 ( log , V_57 ) ;\r\nV_57 -> V_42 = V_57 -> V_21 ;\r\nF_23 ( V_57 ) ;\r\n}\r\nSTATIC void\r\nF_40 (\r\nstruct V_1 * log ,\r\nstruct V_15 * V_57 )\r\n{\r\nint V_3 ;\r\nif ( V_57 -> V_22 > 0 )\r\nV_57 -> V_22 -- ;\r\nF_188 ( log , V_57 ) ;\r\nF_189 ( log , V_57 ) ;\r\nV_3 = V_57 -> V_42 ;\r\nif ( V_57 -> V_22 > 0 ) {\r\nASSERT ( V_57 -> V_19 & V_20 ) ;\r\nV_3 += V_57 -> V_21 * V_57 -> V_22 ;\r\n}\r\nF_1 ( log , & log -> V_56 . V_12 , V_3 ) ;\r\nF_1 ( log , & log -> V_18 . V_12 , V_3 ) ;\r\nF_190 ( log , V_57 ) ;\r\nF_85 ( log -> V_149 ) ;\r\n}\r\nSTATIC int\r\nF_47 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 )\r\n{\r\nint V_336 = 0 ;\r\nif ( V_59 -> V_67 & V_68 )\r\nreturn F_27 ( V_39 ) ;\r\nASSERT ( F_149 ( & V_59 -> V_115 ) > 0 ) ;\r\nif ( ! F_191 ( & V_59 -> V_115 , & log -> V_114 ) )\r\nreturn 0 ;\r\nif ( V_59 -> V_67 & V_68 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn F_27 ( V_39 ) ;\r\n}\r\nASSERT ( V_59 -> V_67 == V_69 ||\r\nV_59 -> V_67 == V_70 ) ;\r\nif ( V_59 -> V_67 == V_70 ) {\r\nT_6 V_140 = F_96 ( log -> V_149 ) ;\r\nV_336 ++ ;\r\nV_59 -> V_67 = V_328 ;\r\nV_59 -> V_203 . V_337 = F_182 ( V_140 ) ;\r\nF_192 ( log , V_59 , V_140 ) ;\r\n}\r\nF_15 ( & log -> V_114 ) ;\r\nif ( V_336 )\r\nreturn F_148 ( log , V_59 ) ;\r\nreturn 0 ;\r\n}\r\nSTATIC void\r\nF_183 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 ,\r\nint V_338 )\r\n{\r\nASSERT ( V_59 -> V_67 == V_69 ) ;\r\nif ( ! V_338 )\r\nV_338 = V_59 -> V_95 ;\r\nV_59 -> V_67 = V_70 ;\r\nV_59 -> V_203 . V_339 = F_125 ( log -> V_186 ) ;\r\nlog -> V_186 = log -> V_335 ;\r\nlog -> V_340 = log -> V_187 ;\r\nlog -> V_335 += F_121 ( V_338 ) + F_121 ( log -> V_167 ) ;\r\nif ( F_108 ( & log -> V_149 -> V_82 ) &&\r\nlog -> V_149 -> V_82 . V_250 > 1 ) {\r\nT_13 V_341 = F_121 ( log -> V_149 -> V_82 . V_250 ) ;\r\nlog -> V_335 = F_193 ( log -> V_335 , V_341 ) ;\r\n}\r\nif ( log -> V_335 >= log -> V_185 ) {\r\nlog -> V_187 ++ ;\r\nif ( log -> V_187 == V_205 )\r\nlog -> V_187 ++ ;\r\nlog -> V_335 -= log -> V_185 ;\r\nASSERT ( log -> V_335 >= 0 ) ;\r\n}\r\nASSERT ( V_59 == log -> V_94 ) ;\r\nlog -> V_94 = V_59 -> V_96 ;\r\n}\r\nint\r\nF_69 (\r\nstruct V_36 * V_37 ,\r\nT_4 V_60 ,\r\nint * V_342 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_58 * V_59 ;\r\nT_6 V_61 ;\r\nF_28 ( V_343 ) ;\r\nF_194 ( log ) ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_59 = log -> V_94 ;\r\nif ( V_59 -> V_67 & V_68 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn F_27 ( V_39 ) ;\r\n}\r\nif ( V_59 -> V_67 == V_69 ||\r\nV_59 -> V_67 == V_116 ) {\r\nif ( V_59 -> V_67 == V_116 ||\r\n( F_149 ( & V_59 -> V_115 ) == 0\r\n&& V_59 -> V_95 == 0 ) ) {\r\nV_59 = V_59 -> V_197 ;\r\nif ( V_59 -> V_67 == V_69 ||\r\nV_59 -> V_67 == V_116 )\r\ngoto V_344;\r\nelse\r\ngoto V_345;\r\n} else {\r\nif ( F_149 ( & V_59 -> V_115 ) == 0 ) {\r\nF_72 ( & V_59 -> V_115 ) ;\r\nV_61 = F_154 ( V_59 -> V_203 . V_232 ) ;\r\nF_183 ( log , V_59 , 0 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nif ( F_47 ( log , V_59 ) )\r\nreturn F_27 ( V_39 ) ;\r\nif ( V_342 )\r\n* V_342 = 1 ;\r\nF_12 ( & log -> V_114 ) ;\r\nif ( F_154 ( V_59 -> V_203 . V_232 ) == V_61 &&\r\nV_59 -> V_67 != V_116 )\r\ngoto V_345;\r\nelse\r\ngoto V_344;\r\n} else {\r\nF_183 ( log , V_59 , 0 ) ;\r\ngoto V_345;\r\n}\r\n}\r\n}\r\nV_345:\r\nif ( V_60 & V_93 ) {\r\nif ( V_59 -> V_67 & V_68 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn F_27 ( V_39 ) ;\r\n}\r\nF_28 ( V_346 ) ;\r\nF_74 ( & V_59 -> V_117 , & log -> V_114 ) ;\r\nif ( V_59 -> V_67 & V_68 )\r\nreturn F_27 ( V_39 ) ;\r\nif ( V_342 )\r\n* V_342 = 1 ;\r\n} else {\r\nV_344:\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_78 (\r\nT_8 * V_37 ,\r\nT_4 V_60 )\r\n{\r\nint error ;\r\nF_195 ( V_37 , 0 ) ;\r\nerror = F_69 ( V_37 , V_60 , NULL ) ;\r\nif ( error )\r\nF_55 ( V_37 , L_94 , V_113 , error ) ;\r\n}\r\nint\r\nF_196 (\r\nstruct V_36 * V_37 ,\r\nT_6 V_61 ,\r\nT_4 V_60 ,\r\nint * V_342 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nstruct V_58 * V_59 ;\r\nint V_347 = 0 ;\r\nASSERT ( V_61 != 0 ) ;\r\nF_28 ( V_343 ) ;\r\nV_61 = F_197 ( log , V_61 ) ;\r\nif ( V_61 == V_348 )\r\nreturn 0 ;\r\nV_349:\r\nF_12 ( & log -> V_114 ) ;\r\nV_59 = log -> V_94 ;\r\nif ( V_59 -> V_67 & V_68 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn F_27 ( V_39 ) ;\r\n}\r\ndo {\r\nif ( F_154 ( V_59 -> V_203 . V_232 ) != V_61 ) {\r\nV_59 = V_59 -> V_96 ;\r\ncontinue;\r\n}\r\nif ( V_59 -> V_67 == V_116 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_59 -> V_67 == V_69 ) {\r\nif ( ! V_347 &&\r\n( V_59 -> V_197 -> V_67 &\r\n( V_70 | V_328 ) ) ) {\r\nASSERT ( ! ( V_59 -> V_67 & V_68 ) ) ;\r\nF_28 ( V_346 ) ;\r\nF_74 ( & V_59 -> V_197 -> V_217 ,\r\n& log -> V_114 ) ;\r\nif ( V_342 )\r\n* V_342 = 1 ;\r\nV_347 = 1 ;\r\ngoto V_349;\r\n}\r\nF_72 ( & V_59 -> V_115 ) ;\r\nF_183 ( log , V_59 , 0 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nif ( F_47 ( log , V_59 ) )\r\nreturn F_27 ( V_39 ) ;\r\nif ( V_342 )\r\n* V_342 = 1 ;\r\nF_12 ( & log -> V_114 ) ;\r\n}\r\nif ( ( V_60 & V_93 ) &&\r\n! ( V_59 -> V_67 &\r\n( V_69 | V_116 ) ) ) {\r\nif ( V_59 -> V_67 & V_68 ) {\r\nF_15 ( & log -> V_114 ) ;\r\nreturn F_27 ( V_39 ) ;\r\n}\r\nF_28 ( V_346 ) ;\r\nF_74 ( & V_59 -> V_117 , & log -> V_114 ) ;\r\nif ( V_59 -> V_67 & V_68 )\r\nreturn F_27 ( V_39 ) ;\r\nif ( V_342 )\r\n* V_342 = 1 ;\r\n} else {\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\nreturn 0 ;\r\n} while ( V_59 != log -> V_94 );\r\nF_15 ( & log -> V_114 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_198 (\r\nT_8 * V_37 ,\r\nT_6 V_61 ,\r\nT_4 V_60 )\r\n{\r\nint error ;\r\nF_195 ( V_37 , V_61 ) ;\r\nerror = F_196 ( V_37 , V_61 , V_60 , NULL ) ;\r\nif ( error )\r\nF_55 ( V_37 , L_94 , V_113 , error ) ;\r\n}\r\nSTATIC void\r\nF_73 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 )\r\n{\r\nF_92 ( & log -> V_114 ) ;\r\nif ( V_59 -> V_67 == V_69 ) {\r\nF_183 ( log , V_59 , 0 ) ;\r\n} else {\r\nASSERT ( V_59 -> V_67 &\r\n( V_70 | V_68 ) ) ;\r\n}\r\n}\r\nvoid\r\nF_41 (\r\nT_3 * V_57 )\r\n{\r\nASSERT ( F_149 ( & V_57 -> V_350 ) > 0 ) ;\r\nif ( F_199 ( & V_57 -> V_350 ) )\r\nF_200 ( V_351 , V_57 ) ;\r\n}\r\nT_3 *\r\nF_201 (\r\nT_3 * V_57 )\r\n{\r\nASSERT ( F_149 ( & V_57 -> V_350 ) > 0 ) ;\r\nF_72 ( & V_57 -> V_350 ) ;\r\nreturn V_57 ;\r\n}\r\nint\r\nF_202 (\r\nstruct V_36 * V_37 ,\r\nint V_44 )\r\n{\r\nstruct V_1 * log = V_37 -> V_38 ;\r\nint V_352 ;\r\nT_4 V_353 ;\r\nV_44 += sizeof( V_266 ) ;\r\nV_44 += sizeof( V_354 ) ;\r\nV_44 += sizeof( V_266 ) ;\r\nV_352 = log -> V_164 - log -> V_167 ;\r\nV_353 = F_203 ( V_44 , V_352 ) ;\r\nV_44 += sizeof( V_266 ) * V_353 ;\r\nwhile ( ! V_353 ||\r\nF_203 ( V_44 , V_352 ) > V_353 ) {\r\nV_44 += sizeof( V_266 ) ;\r\nV_353 ++ ;\r\n}\r\nV_44 += log -> V_167 * V_353 ;\r\nV_44 += log -> V_167 ;\r\nif ( F_108 ( & V_37 -> V_82 ) && V_37 -> V_82 . V_250 > 1 ) {\r\nV_44 += 2 * V_37 -> V_82 . V_250 ;\r\n} else {\r\nV_44 += 2 * V_171 ;\r\n}\r\nreturn V_44 ;\r\n}\r\nstruct V_15 *\r\nF_34 (\r\nstruct V_1 * log ,\r\nint V_44 ,\r\nint V_45 ,\r\nchar V_47 ,\r\nbool V_48 ,\r\nT_19 V_355 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_356 ;\r\nV_16 = F_204 ( V_351 , V_355 ) ;\r\nif ( ! V_16 )\r\nreturn NULL ;\r\nV_356 = F_202 ( log -> V_149 , V_44 ) ;\r\nF_126 ( & V_16 -> V_350 , 1 ) ;\r\nV_16 -> V_17 = V_357 ;\r\nF_9 ( & V_16 -> V_358 ) ;\r\nV_16 -> V_21 = V_356 ;\r\nV_16 -> V_42 = V_356 ;\r\nV_16 -> V_22 = V_45 ;\r\nV_16 -> V_359 = V_45 ;\r\nV_16 -> V_41 = F_205 () ;\r\nV_16 -> V_283 = V_47 ;\r\nV_16 -> V_19 = V_62 ;\r\nV_16 -> V_55 = 0 ;\r\nif ( V_48 )\r\nV_16 -> V_19 |= V_20 ;\r\nF_23 ( V_16 ) ;\r\nreturn V_16 ;\r\n}\r\nvoid\r\nF_177 (\r\nstruct V_1 * log ,\r\nchar * V_307 )\r\n{\r\nint V_181 ;\r\nint V_360 = 0 ;\r\nfor ( V_181 = 0 ; V_181 < log -> V_161 ; V_181 ++ ) {\r\nif ( V_307 >= log -> V_201 [ V_181 ] &&\r\nV_307 <= log -> V_201 [ V_181 ] + log -> V_164 )\r\nV_360 ++ ;\r\n}\r\nif ( ! V_360 )\r\nF_206 ( log -> V_149 , L_95 , V_113 ) ;\r\n}\r\nSTATIC void\r\nF_32 (\r\nstruct V_1 * log )\r\n{\r\nint V_146 , V_361 ;\r\nint V_7 , V_8 ;\r\nF_97 ( & log -> V_18 . V_12 , & V_7 , & V_8 ) ;\r\nF_98 ( & log -> V_144 , & V_146 , & V_361 ) ;\r\nif ( V_146 != V_7 ) {\r\nif ( V_7 - 1 != V_146 &&\r\n! ( log -> V_25 & V_362 ) ) {\r\nF_169 ( log -> V_149 , V_271 ,\r\nL_96 , V_113 ) ;\r\nlog -> V_25 |= V_362 ;\r\n}\r\nif ( V_8 > F_99 ( V_361 ) &&\r\n! ( log -> V_25 & V_362 ) ) {\r\nF_169 ( log -> V_149 , V_271 ,\r\nL_97 , V_113 ) ;\r\nlog -> V_25 |= V_362 ;\r\n}\r\n}\r\n}\r\nSTATIC void\r\nF_192 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 ,\r\nT_6 V_140 )\r\n{\r\nint V_363 ;\r\nif ( F_207 ( V_140 ) == log -> V_340 ) {\r\nV_363 =\r\nlog -> V_185 - ( log -> V_186 - F_153 ( V_140 ) ) ;\r\nif ( V_363 < F_121 ( V_59 -> V_95 ) + F_121 ( log -> V_167 ) )\r\nF_206 ( log -> V_149 , L_98 , V_113 ) ;\r\n} else {\r\nASSERT ( F_207 ( V_140 ) + 1 == log -> V_340 ) ;\r\nif ( F_153 ( V_140 ) == log -> V_186 )\r\nF_206 ( log -> V_149 , L_99 , V_113 ) ;\r\nV_363 = F_153 ( V_140 ) - log -> V_186 ;\r\nif ( V_363 < F_121 ( V_59 -> V_95 ) + 1 )\r\nF_206 ( log -> V_149 , L_98 , V_113 ) ;\r\n}\r\n}\r\nSTATIC void\r\nF_161 (\r\nstruct V_1 * log ,\r\nstruct V_58 * V_59 ,\r\nint V_245 ,\r\nbool V_364 )\r\n{\r\nV_266 * V_365 ;\r\nT_11 * V_366 ;\r\nT_17 * V_234 ;\r\nV_202 V_307 ;\r\nV_202 V_367 ;\r\nT_20 V_368 ;\r\nT_5 V_369 ;\r\nint V_30 , V_181 , V_228 , V_229 , V_370 ;\r\nint V_371 ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_366 = log -> V_94 ;\r\nfor ( V_181 = 0 ; V_181 < log -> V_161 ; V_181 ++ , V_366 = V_366 -> V_96 )\r\nASSERT ( V_366 ) ;\r\nif ( V_366 != log -> V_94 )\r\nF_206 ( log -> V_149 , L_100 , V_113 ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nif ( V_59 -> V_203 . V_204 != F_125 ( V_205 ) )\r\nF_206 ( log -> V_149 , L_101 , V_113 ) ;\r\nV_307 = ( V_202 ) & V_59 -> V_203 ;\r\nfor ( V_307 += V_171 ; V_307 < ( ( V_202 ) & V_59 -> V_203 ) + V_245 ;\r\nV_307 += V_171 ) {\r\nif ( * ( T_16 * ) V_307 == F_125 ( V_205 ) )\r\nF_206 ( log -> V_149 , L_102 ,\r\nV_113 ) ;\r\n}\r\nV_30 = F_157 ( V_59 -> V_203 . V_264 ) ;\r\nV_307 = V_59 -> V_216 ;\r\nV_367 = V_307 ;\r\nV_365 = ( V_266 * ) V_307 ;\r\nV_234 = V_59 -> V_199 ;\r\nfor ( V_181 = 0 ; V_181 < V_30 ; V_181 ++ ) {\r\nV_365 = ( V_266 * ) V_307 ;\r\nV_368 = ( T_20 )\r\n( ( V_202 ) & ( V_365 -> V_282 ) - V_367 ) ;\r\nif ( ! V_364 || ( V_368 & 0x1ff ) ) {\r\nV_369 = V_365 -> V_282 ;\r\n} else {\r\nV_371 = F_132 ( ( V_202 ) & ( V_365 -> V_282 ) - V_59 -> V_216 ) ;\r\nif ( V_371 >= ( V_166 / V_171 ) ) {\r\nV_228 = V_371 / ( V_166 / V_171 ) ;\r\nV_229 = V_371 % ( V_166 / V_171 ) ;\r\nV_369 = F_208 (\r\nV_234 [ V_228 ] . V_235 . V_236 [ V_229 ] ) ;\r\n} else {\r\nV_369 = F_208 (\r\nV_59 -> V_203 . V_233 [ V_371 ] ) ;\r\n}\r\n}\r\nif ( V_369 != V_50 && V_369 != V_51 )\r\nF_55 ( log -> V_149 ,\r\nL_103 ,\r\nV_113 , V_369 , V_365 ,\r\n( unsigned long ) V_368 ) ;\r\nV_368 = ( T_20 )\r\n( ( V_202 ) & ( V_365 -> V_284 ) - V_367 ) ;\r\nif ( ! V_364 || ( V_368 & 0x1ff ) ) {\r\nV_370 = F_157 ( V_365 -> V_284 ) ;\r\n} else {\r\nV_371 = F_132 ( ( T_20 ) & V_365 -> V_284 -\r\n( T_20 ) V_59 -> V_216 ) ;\r\nif ( V_371 >= ( V_166 / V_171 ) ) {\r\nV_228 = V_371 / ( V_166 / V_171 ) ;\r\nV_229 = V_371 % ( V_166 / V_171 ) ;\r\nV_370 = F_157 ( V_234 [ V_228 ] . V_235 . V_236 [ V_229 ] ) ;\r\n} else {\r\nV_370 = F_157 ( V_59 -> V_203 . V_233 [ V_371 ] ) ;\r\n}\r\n}\r\nV_307 += sizeof( V_266 ) + V_370 ;\r\n}\r\n}\r\nSTATIC int\r\nF_209 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_59 , * V_372 ;\r\nV_59 = log -> V_94 ;\r\nif ( ! ( V_59 -> V_67 & V_68 ) ) {\r\nV_372 = V_59 ;\r\ndo {\r\nV_372 -> V_67 = V_68 ;\r\nV_372 = V_372 -> V_96 ;\r\n} while ( V_372 != V_59 );\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nint\r\nF_210 (\r\nstruct V_36 * V_37 ,\r\nint V_373 )\r\n{\r\nstruct V_1 * log ;\r\nint V_374 ;\r\nlog = V_37 -> V_38 ;\r\nif ( ! log ||\r\nlog -> V_25 & V_26 ) {\r\nV_37 -> V_78 |= V_375 ;\r\nif ( V_37 -> V_120 )\r\nF_211 ( V_37 -> V_120 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_373 && log -> V_94 -> V_67 & V_68 ) {\r\nASSERT ( F_26 ( log ) ) ;\r\nreturn 1 ;\r\n}\r\nV_374 = 0 ;\r\nif ( ! V_373 )\r\nF_194 ( log ) ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_37 -> V_78 |= V_375 ;\r\nif ( V_37 -> V_120 )\r\nF_211 ( V_37 -> V_120 ) ;\r\nlog -> V_25 |= V_376 ;\r\nif ( V_373 )\r\nV_374 = F_209 ( log ) ;\r\nF_15 ( & log -> V_114 ) ;\r\nF_11 ( & log -> V_56 ) ;\r\nF_11 ( & log -> V_18 ) ;\r\nif ( ! ( log -> V_94 -> V_67 & V_68 ) ) {\r\nASSERT ( ! V_373 ) ;\r\nF_69 ( V_37 , V_93 , NULL ) ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_374 = F_209 ( log ) ;\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\nF_180 ( log , V_157 , NULL ) ;\r\n#ifdef F_212\r\n{\r\nT_11 * V_59 ;\r\nF_12 ( & log -> V_114 ) ;\r\nV_59 = log -> V_94 ;\r\ndo {\r\nASSERT ( V_59 -> V_215 == 0 ) ;\r\nV_59 = V_59 -> V_96 ;\r\n} while ( V_59 != log -> V_94 );\r\nF_15 ( & log -> V_114 ) ;\r\n}\r\n#endif\r\nreturn V_374 ;\r\n}\r\nSTATIC int\r\nF_90 (\r\nstruct V_1 * log )\r\n{\r\nT_11 * V_59 ;\r\nV_59 = log -> V_94 ;\r\ndo {\r\nif ( V_59 -> V_203 . V_264 )\r\nreturn 0 ;\r\nV_59 = V_59 -> V_96 ;\r\n} while ( V_59 != log -> V_94 );\r\nreturn 1 ;\r\n}
