Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 30 23:28:40 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : ejemplo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               24          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.003       -0.003                      1                   48        0.022        0.000                      0                   48        1.705        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.205}        4.410           226.757         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.003       -0.003                      1                   48        0.022        0.000                      0                   48        1.705        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.003ns,  Total Violation       -0.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 rB_X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.929ns (43.203%)  route 2.536ns (56.797%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.421 - 4.410 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  rB_X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rB_X_reg[0]/Q
                         net (fo=14, routed)          0.902     6.669    rB_X_reg_n_0_[0]
    SLICE_X4Y102         LUT6 (Prop_lut6_I1_O)        0.124     6.793 r  rE[6]_i_11/O
                         net (fo=2, routed)           0.419     7.212    rE[6]_i_11_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124     7.336 r  rE[6]_i_15/O
                         net (fo=1, routed)           0.000     7.336    rE[6]_i_15_n_0
    SLICE_X3Y102         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.883 r  rE_reg[6]_i_3/O[2]
                         net (fo=4, routed)           0.806     8.689    rE_reg[6]_i_3_n_5
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.302     8.991 r  rE[7]_i_3/O
                         net (fo=1, routed)           0.409     9.400    rE[7]_i_3_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.124     9.524 r  rE[7]_i_2/O
                         net (fo=1, routed)           0.000     9.524    rE[7]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.776 r  rE_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.776    rE0[7]
    SLICE_X2Y103         FDRE                                         r  rE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589     9.421    clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  rE_reg[7]/C
                         clock pessimism              0.278     9.699    
                         clock uncertainty           -0.035     9.664    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.109     9.773    rE_reg[7]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 rA_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.924ns (43.876%)  route 2.461ns (56.124%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.439 - 4.410 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  rA_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  rA_reg[1]__0/Q
                         net (fo=16, routed)          1.031     6.814    rA_reg[1]__0_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     6.938 r  rC[6]_i_11/O
                         net (fo=2, routed)           0.420     7.359    rC[6]_i_11_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     7.483 r  rC[6]_i_15/O
                         net (fo=1, routed)           0.000     7.483    rC[6]_i_15_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.030 r  rC_reg[6]_i_3/O[2]
                         net (fo=4, routed)           0.616     8.646    rC_reg[6]_i_3_n_5
    SLICE_X2Y99          LUT4 (Prop_lut4_I0_O)        0.302     8.948 r  rC[7]_i_4/O
                         net (fo=1, routed)           0.394     9.342    rC[7]_i_4_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  rC[7]_i_2/O
                         net (fo=1, routed)           0.000     9.466    rC[7]_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.713 r  rC_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.713    rC0[7]
    SLICE_X1Y99          FDRE                                         r  rC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     9.439    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  rC_reg[7]/C
                         clock pessimism              0.259     9.698    
                         clock uncertainty           -0.035     9.662    
    SLICE_X1Y99          FDRE (Setup_fdre_C_D)        0.062     9.724    rC_reg[7]
  -------------------------------------------------------------------
                         required time                          9.724    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 rB_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.835ns (44.882%)  route 2.254ns (55.118%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.421 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[0]__0/Q
                         net (fo=14, routed)          0.667     6.434    rB_reg[0]__0_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     6.558 r  rD[2]_i_4/O
                         net (fo=1, routed)           0.626     7.184    rD[2]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.691 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.632     8.545    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.844 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.844    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.071 r  rD_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.328     9.399    rD0[4]
    SLICE_X1Y104         FDRE                                         r  rD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589     9.421    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  rD_reg[4]/C
                         clock pessimism              0.259     9.680    
                         clock uncertainty           -0.035     9.645    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.226     9.419    rD_reg[4]
  -------------------------------------------------------------------
                         required time                          9.419    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 rD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.751ns (43.260%)  route 2.297ns (56.740%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.421 - 4.410 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rD_reg[1]/Q
                         net (fo=16, routed)          0.913     6.681    rD[1]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.805 r  rE[2]_i_3/O
                         net (fo=1, routed)           0.339     7.144    rE[2]_i_3_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.582 r  rE_reg[2]_i_1/O[3]
                         net (fo=2, routed)           0.434     8.016    rE_reg[2]_i_1_n_4
    SLICE_X2Y102         LUT2 (Prop_lut2_I0_O)        0.306     8.322 r  rE[6]_i_7/O
                         net (fo=1, routed)           0.000     8.322    rE[6]_i_7_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.749 r  rE_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.610     9.359    rE0[4]
    SLICE_X1Y105         FDRE                                         r  rE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589     9.421    clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  rE_reg[4]/C
                         clock pessimism              0.259     9.680    
                         clock uncertainty           -0.035     9.645    
    SLICE_X1Y105         FDRE (Setup_fdre_C_D)       -0.249     9.396    rE_reg[4]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 rE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.920ns (44.499%)  route 2.395ns (55.501%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 9.422 - 4.410 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  rE_reg[0]/Q
                         net (fo=14, routed)          0.856     6.623    rE[0]
    SLICE_X4Y101         LUT6 (Prop_lut6_I1_O)        0.124     6.747 r  Y[6]_i_11/O
                         net (fo=2, routed)           0.463     7.210    Y[6]_i_11_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     7.334 r  Y[6]_i_15/O
                         net (fo=1, routed)           0.000     7.334    Y[6]_i_15_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.878 r  Y_reg[6]_i_3/O[2]
                         net (fo=4, routed)           0.675     8.553    Y_reg[6]_i_3_n_5
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.301     8.854 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.401     9.255    Y[7]_i_3_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I2_O)        0.124     9.379 r  Y[7]_i_2/O
                         net (fo=1, routed)           0.000     9.379    Y[7]_i_2_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.626 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.626    Y0[7]
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.590     9.422    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.259     9.681    
                         clock uncertainty           -0.035     9.646    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.062     9.708    Y_reg[7]
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 rB_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.381ns (55.285%)  route 1.926ns (44.715%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.421 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[0]__0/Q
                         net (fo=14, routed)          0.667     6.434    rB_reg[0]__0_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     6.558 r  rD[2]_i_4/O
                         net (fo=1, routed)           0.626     7.184    rD[2]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.691 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.632     8.545    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.844 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.844    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.394 r  rD_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.394    rD_reg[6]_i_1_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.617 r  rD_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.617    rD0[7]
    SLICE_X3Y104         FDRE                                         r  rD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589     9.421    clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  rD_reg[7]/C
                         clock pessimism              0.259     9.680    
                         clock uncertainty           -0.035     9.645    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)        0.062     9.707    rD_reg[7]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 rB_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 2.248ns (53.860%)  route 1.926ns (46.140%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.421 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[0]__0/Q
                         net (fo=14, routed)          0.667     6.434    rB_reg[0]__0_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     6.558 r  rD[2]_i_4/O
                         net (fo=1, routed)           0.626     7.184    rD[2]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.691 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.632     8.545    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.844 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.844    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.484 r  rD_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.484    rD0[6]
    SLICE_X3Y103         FDRE                                         r  rD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589     9.421    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  rD_reg[6]/C
                         clock pessimism              0.259     9.680    
                         clock uncertainty           -0.035     9.645    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062     9.707    rD_reg[6]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 rB_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 2.188ns (53.187%)  route 1.926ns (46.813%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 9.421 - 4.410 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.708     5.310    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  rB_reg[0]__0/Q
                         net (fo=14, routed)          0.667     6.434    rB_reg[0]__0_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I1_O)        0.124     6.558 r  rD[2]_i_4/O
                         net (fo=1, routed)           0.626     7.184    rD[2]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.691 r  rD_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    rD_reg[2]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  rD_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.632     8.545    rD_reg[6]_i_3_n_7
    SLICE_X3Y103         LUT2 (Prop_lut2_I0_O)        0.299     8.844 r  rD[6]_i_6/O
                         net (fo=1, routed)           0.000     8.844    rD[6]_i_6_n_0
    SLICE_X3Y103         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.424 r  rD_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.424    rD0[5]
    SLICE_X3Y103         FDRE                                         r  rD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.589     9.421    clk_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  rD_reg[5]/C
                         clock pessimism              0.259     9.680    
                         clock uncertainty           -0.035     9.645    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.062     9.707    rD_reg[5]
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 2.126ns (52.520%)  route 1.922ns (47.480%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.439 - 4.410 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  rA_reg[3]__0/Q
                         net (fo=12, routed)          0.868     6.653    rA_reg[3]__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.777 r  rC[2]_i_2/O
                         net (fo=1, routed)           0.493     7.270    rC[2]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.655 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    rC_reg[2]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.877 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.561     8.438    rC_reg[6]_i_3_n_7
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.299     8.737 r  rC[6]_i_6/O
                         net (fo=1, routed)           0.000     8.737    rC[6]_i_6_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.377 r  rC_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.377    rC0[6]
    SLICE_X1Y98          FDRE                                         r  rC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     9.439    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[6]/C
                         clock pessimism              0.275     9.714    
                         clock uncertainty           -0.035     9.678    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062     9.740    rC_reg[6]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 rA_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.410ns  (sys_clk_pin rise@4.410ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 2.066ns (51.805%)  route 1.922ns (48.195%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 9.439 - 4.410 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.726     5.329    clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rA_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  rA_reg[3]__0/Q
                         net (fo=12, routed)          0.868     6.653    rA_reg[3]__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.777 r  rC[2]_i_2/O
                         net (fo=1, routed)           0.493     7.270    rC[2]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.655 r  rC_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.655    rC_reg[2]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.877 r  rC_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.561     8.438    rC_reg[6]_i_3_n_7
    SLICE_X1Y98          LUT2 (Prop_lut2_I0_O)        0.299     8.737 r  rC[6]_i_6/O
                         net (fo=1, routed)           0.000     8.737    rC[6]_i_6_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.317 r  rC_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.317    rC0[5]
    SLICE_X1Y98          FDRE                                         r  rC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.410     4.410 r  
    E3                                                0.000     4.410 r  clk (IN)
                         net (fo=0)                   0.000     4.410    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.821 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.741    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.832 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     9.439    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[5]/C
                         clock pessimism              0.275     9.714    
                         clock uncertainty           -0.035     9.678    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.062     9.740    rC_reg[5]
  -------------------------------------------------------------------
                         required time                          9.740    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.343%)  route 0.217ns (60.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rC_reg[4]/Q
                         net (fo=1, routed)           0.217     1.883    rC[4]
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.072     1.860    rC_X_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.205%)  route 0.219ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rC_reg[3]/Q
                         net (fo=1, routed)           0.219     1.884    rC[3]
    SLICE_X5Y101         FDRE                                         r  rC_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rC_X_reg[3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.072     1.860    rC_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.310%)  route 0.218ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  rC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rC_reg[7]/Q
                         net (fo=1, routed)           0.218     1.883    rC[7]
    SLICE_X7Y101         FDRE                                         r  rC_X_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  rC_X_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.070     1.858    rC_X_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.401%)  route 0.224ns (63.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  rC_reg[2]/Q
                         net (fo=1, routed)           0.224     1.876    rC[2]
    SLICE_X4Y101         FDRE                                         r  rC_X_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rC_X_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.017     1.805    rC_X_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.872%)  route 0.263ns (65.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rC_reg[6]/Q
                         net (fo=1, routed)           0.263     1.929    rC[6]
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.066     1.854    rC_X_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.507%)  route 0.412ns (74.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  rC_reg[5]/Q
                         net (fo=1, routed)           0.412     2.077    rC[5]
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rC_X_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.070     1.858    rC_X_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rC_X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.961%)  route 0.406ns (76.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X1Y98          FDRE                                         r  rC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  rC_reg[1]/Q
                         net (fo=1, routed)           0.406     2.059    rC[1]
    SLICE_X4Y102         FDRE                                         r  rC_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  rC_X_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.013     1.801    rC_X_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            rB_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.580%)  route 0.198ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rB_reg[3]/Q
                         net (fo=1, routed)           0.198     1.857    rB_reg_n_0_[3]
    SLICE_X5Y102         FDRE                                         r  rB_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.868     2.034    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  rB_X_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.057     1.590    rB_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.256ns (56.842%)  route 0.194ns (43.158%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  rE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rE_reg[0]/Q
                         net (fo=14, routed)          0.194     1.853    rE[0]
    SLICE_X2Y100         LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  Y[2]_i_8/O
                         net (fo=1, routed)           0.000     1.898    Y[2]_i_8_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.968 r  Y_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.968    Y0[0]
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.691    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rC_X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.954%)  route 0.242ns (49.046%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  rC_X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  rC_X_reg[2]/Q
                         net (fo=11, routed)          0.242     1.900    rC_X[2]
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.045     1.945 r  Y[2]_i_6/O
                         net (fo=1, routed)           0.000     1.945    Y[2]_i_6_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.010 r  Y_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    Y0[2]
    SLICE_X2Y100         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.691    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.205 }
Period(ns):         4.410
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.410       2.255      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X2Y100    Y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X3Y101    Y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X2Y100    Y_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y100    Y_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X1Y101    Y_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.410       3.410      SLICE_X5Y98     rA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X3Y101    Y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X2Y100    Y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.205       1.705      SLICE_X1Y100    Y_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.956ns  (logic 4.008ns (57.616%)  route 2.948ns (42.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Y_reg[4]/Q
                         net (fo=1, routed)           2.948     8.717    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.268 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.268    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.011ns (57.784%)  route 2.931ns (42.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Y_reg[6]/Q
                         net (fo=1, routed)           2.931     8.699    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         3.555    12.254 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.254    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 4.004ns (57.812%)  route 2.922ns (42.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Y_reg[7]/Q
                         net (fo=1, routed)           2.922     8.690    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.237 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.237    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 4.011ns (59.157%)  route 2.769ns (40.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Y_reg[5]/Q
                         net (fo=1, routed)           2.769     8.538    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.093 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.093    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.069ns (65.742%)  route 2.120ns (34.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Y_reg[2]/Q
                         net (fo=1, routed)           2.120     7.950    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.501 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.501    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 4.038ns (65.734%)  route 2.105ns (34.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Y_reg[0]/Q
                         net (fo=1, routed)           2.105     7.935    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.456 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.456    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 4.009ns (65.740%)  route 2.089ns (34.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Y_reg[1]/Q
                         net (fo=1, routed)           2.089     7.857    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.410 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.410    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.008ns (65.788%)  route 2.084ns (34.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Y_reg[3]/Q
                         net (fo=1, routed)           2.084     7.852    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.404 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.404    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.385ns (72.666%)  route 0.521ns (27.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Y_reg[0]/Q
                         net (fo=1, routed)           0.521     2.204    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.425 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.425    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.393ns (73.007%)  route 0.515ns (26.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Y_reg[3]/Q
                         net (fo=1, routed)           0.515     2.175    Y_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.427 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.427    Y[3]
    R18                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.394ns (72.985%)  route 0.516ns (27.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Y_reg[1]/Q
                         net (fo=1, routed)           0.516     2.175    Y_OBUF[1]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.429 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.429    Y[1]
    J13                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.415ns (72.973%)  route 0.524ns (27.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Y_reg[2]/Q
                         net (fo=1, routed)           0.524     2.207    Y_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.458 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    Y[2]
    N14                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.397ns (63.028%)  route 0.819ns (36.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Y_reg[5]/Q
                         net (fo=1, routed)           0.819     2.479    Y_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.734 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.734    Y[5]
    U17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.389ns (61.586%)  route 0.867ns (38.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Y_reg[7]/Q
                         net (fo=1, routed)           0.867     2.526    Y_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.774 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.774    Y[7]
    V16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.393ns (61.071%)  route 0.888ns (38.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Y_reg[4]/Q
                         net (fo=1, routed)           0.888     2.548    Y_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.800 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.800    Y[4]
    V17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.397ns (61.067%)  route 0.891ns (38.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Y_reg[6]/Q
                         net (fo=1, routed)           0.891     2.550    Y_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.806 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.806    Y[6]
    U16                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 0.967ns (15.401%)  route 5.312ns (84.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           5.312     6.279    B_IBUF[1]
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__0/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.089ns  (logic 0.967ns (15.880%)  route 5.122ns (84.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           5.122     6.089    B_IBUF[1]
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[1]__1/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.913ns  (logic 0.982ns (16.608%)  route 4.931ns (83.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.931     5.913    B_IBUF[0]
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  rB_reg[0]__0/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.901ns  (logic 0.982ns (16.642%)  route 4.919ns (83.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.919     5.901    B_IBUF[0]
    SLICE_X5Y102         FDRE                                         r  rB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  rB_reg[0]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            rB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.862ns  (logic 0.967ns (16.496%)  route 4.895ns (83.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           4.895     5.862    B_IBUF[1]
    SLICE_X5Y101         FDRE                                         r  rB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  rB_reg[1]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            rB_reg[0]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.764ns  (logic 0.982ns (17.037%)  route 4.782ns (82.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.782     5.764    B_IBUF[0]
    SLICE_X7Y103         FDRE                                         r  rB_reg[0]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  rB_reg[0]__1/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.068ns  (logic 1.467ns (28.938%)  route 3.602ns (71.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           3.602     5.068    B_IBUF[4]
    SLICE_X4Y102         FDRE                                         r  rB_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.588     5.010    clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  rB_reg[4]__0/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.467ns (28.984%)  route 3.593ns (71.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           3.593     5.060    B_IBUF[4]
    SLICE_X6Y103         FDRE                                         r  rB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  rB_reg[4]/C

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            rB_reg[4]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 1.467ns (29.877%)  route 3.442ns (70.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  B_IBUF[4]_inst/O
                         net (fo=3, routed)           3.442     4.909    B_IBUF[4]
    SLICE_X6Y105         FDRE                                         r  rB_reg[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X6Y105         FDRE                                         r  rB_reg[4]__1/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            rB_reg[3]__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.598ns  (logic 1.502ns (32.669%)  route 3.096ns (67.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  B_IBUF[3]_inst/O
                         net (fo=3, routed)           3.096     4.598    B_IBUF[3]
    SLICE_X7Y104         FDRE                                         r  rB_reg[3]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  rB_reg[3]__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            rA_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.247ns (36.629%)  route 0.428ns (63.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.428     0.675    A_IBUF[1]
    SLICE_X7Y98          FDRE                                         r  rA_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  rA_reg[1]__0/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            rA_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.245ns (35.508%)  route 0.446ns (64.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           0.446     0.691    A_IBUF[0]
    SLICE_X1Y97          FDRE                                         r  rA_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  rA_reg[0]__0/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            rA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.253ns (36.450%)  route 0.441ns (63.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.441     0.694    A_IBUF[2]
    SLICE_X3Y98          FDRE                                         r  rA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  rA_reg[2]/C

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            rA_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.275ns (36.681%)  route 0.476ns (63.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.476     0.751    A_IBUF[7]
    SLICE_X2Y99          FDRE                                         r  rA_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  rA_reg[7]__0/C

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            rA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.265ns (33.608%)  route 0.524ns (66.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  A_IBUF[5]_inst/O
                         net (fo=2, routed)           0.524     0.789    A_IBUF[5]
    SLICE_X1Y97          FDRE                                         r  rA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  rA_reg[5]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            rA_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.253ns (31.056%)  route 0.562ns (68.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.562     0.814    A_IBUF[2]
    SLICE_X3Y98          FDRE                                         r  rA_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  rA_reg[2]__0/C

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            rA_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.265ns (29.197%)  route 0.643ns (70.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  A_IBUF[5]_inst/O
                         net (fo=2, routed)           0.643     0.908    A_IBUF[5]
    SLICE_X5Y99          FDRE                                         r  rA_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  rA_reg[5]__0/C

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            rA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.245ns (25.345%)  route 0.722ns (74.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=2, routed)           0.722     0.967    A_IBUF[3]
    SLICE_X1Y96          FDRE                                         r  rA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  rA_reg[3]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            rA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.245ns (25.290%)  route 0.725ns (74.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           0.725     0.971    A_IBUF[0]
    SLICE_X5Y98          FDRE                                         r  rA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  rA_reg[0]/C

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            rA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.205ns period=4.410ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.275ns (28.346%)  route 0.696ns (71.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  A_IBUF[7]_inst/O
                         net (fo=2, routed)           0.696     0.972    A_IBUF[7]
    SLICE_X1Y99          FDRE                                         r  rA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  rA_reg[7]/C





