# SingleCycleImplementation_RiscV
This is a simulation for RISC v single sycle implementation that supports 37 instructions.
