// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _computeS1_HH_
#define _computeS1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ResizeStream.h"
#include "CloneStream.h"
#include "Conv1DBuffer_new_2.h"
#include "Conv1DMac_new_2.h"
#include "Relu1D_2.h"
#include "StreamingDataWidthCo_3.h"
#include "CloneStreamOnce.h"
#include "grouperPE.h"
#include "Conv1DBuffer_new318.h"
#include "Conv1DMac_new319.h"
#include "Relu1D320.h"
#include "StreamingDataWidthCo_1.h"
#include "Conv1DBuffer_new322.h"
#include "Conv1DMac_new323.h"
#include "Relu1D324.h"
#include "StreamingDataWidthCo.h"
#include "Conv1DBuffer_new.h"
#include "Conv1DMac_new.h"
#include "Relu1D.h"
#include "StreamingDataWidthCo_2.h"
#include "StreamingMaxPool_Pre.h"
#include "Conv1DBuffer_new326.h"
#include "Conv1DMac_new327.h"
#include "Relu1D328.h"
#include "StreamingDataWidthCo_4.h"
#include "Conv1DBuffer_new_1.h"
#include "Conv1DMac_new_1.h"
#include "Relu1D_1.h"
#include "ResizeStream_1.h"
#include "fifo_w8_d1024_A.h"
#include "fifo_w32_d1024_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_CloneStZio.h"
#include "start_for_Conv1DB0iy.h"
#include "start_for_CloneSt1iI.h"
#include "start_for_Conv1DM2iS.h"
#include "start_for_Relu1D_3i2.h"
#include "start_for_Streami4jc.h"
#include "start_for_grouper5jm.h"
#include "start_for_Conv1DB6jw.h"
#include "start_for_Conv1DM7jG.h"
#include "start_for_Relu1D38jQ.h"
#include "start_for_Streami9j0.h"
#include "start_for_Conv1DBbak.h"
#include "start_for_Conv1DMbbk.h"
#include "start_for_Relu1D3bck.h"
#include "start_for_Streamibdk.h"
#include "start_for_Conv1DBbek.h"
#include "start_for_Conv1DMbfk.h"
#include "start_for_Relu1D_U0.h"
#include "start_for_Streamibgk.h"
#include "start_for_Streamibhl.h"
#include "start_for_Conv1DBbil.h"
#include "start_for_Conv1DMbjl.h"
#include "start_for_Relu1D3bkl.h"
#include "start_for_Streamibll.h"
#include "start_for_Conv1DBbml.h"
#include "start_for_Conv1DMbnm.h"
#include "start_for_Relu1D_bom.h"
#include "start_for_ResizeSbpm.h"
#include "computeS1_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct computeS1 : public sc_module {
    // Port declarations 26
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<64> > input_V_V_TDATA;
    sc_out< sc_lv<64> > output_V_V_TDATA;
    sc_in< sc_logic > input_V_V_TVALID;
    sc_out< sc_logic > input_V_V_TREADY;
    sc_out< sc_logic > output_V_V_TVALID;
    sc_in< sc_logic > output_V_V_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    computeS1(sc_module_name name);
    SC_HAS_PROCESS(computeS1);

    ~computeS1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    computeS1_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* computeS1_control_s_axi_U;
    ResizeStream* ResizeStream_U0;
    CloneStream* CloneStream_U0;
    Conv1DBuffer_new_2* Conv1DBuffer_new_2_U0;
    Conv1DMac_new_2* Conv1DMac_new_2_U0;
    Relu1D_2* Relu1D_2_U0;
    StreamingDataWidthCo_3* StreamingDataWidthCo_3_U0;
    CloneStreamOnce* CloneStreamOnce_U0;
    grouperPE* grouperPE_U0;
    Conv1DBuffer_new318* Conv1DBuffer_new318_U0;
    Conv1DMac_new319* Conv1DMac_new319_U0;
    Relu1D320* Relu1D320_U0;
    StreamingDataWidthCo_1* StreamingDataWidthCo_1_U0;
    Conv1DBuffer_new322* Conv1DBuffer_new322_U0;
    Conv1DMac_new323* Conv1DMac_new323_U0;
    Relu1D324* Relu1D324_U0;
    StreamingDataWidthCo* StreamingDataWidthCo_U0;
    Conv1DBuffer_new* Conv1DBuffer_new_U0;
    Conv1DMac_new* Conv1DMac_new_U0;
    Relu1D* Relu1D_U0;
    StreamingDataWidthCo_2* StreamingDataWidthCo_2_U0;
    StreamingMaxPool_Pre* StreamingMaxPool_Pre_U0;
    Conv1DBuffer_new326* Conv1DBuffer_new326_U0;
    Conv1DMac_new327* Conv1DMac_new327_U0;
    Relu1D328* Relu1D328_U0;
    StreamingDataWidthCo_4* StreamingDataWidthCo_4_U0;
    Conv1DBuffer_new_1* Conv1DBuffer_new_1_U0;
    Conv1DMac_new_1* Conv1DMac_new_1_U0;
    Relu1D_1* Relu1D_1_U0;
    ResizeStream_1* ResizeStream_1_U0;
    fifo_w8_d1024_A* inStr_V_V_U;
    fifo_w8_d1024_A* in_1_V_V_U;
    fifo_w8_d1024_A* in_2_V_V_U;
    fifo_w8_d1024_A* cnv_1_V_V_U;
    fifo_w32_d1024_A* cnv_2PRL_V_V_U;
    fifo_w32_d1024_A* cnv_3PRL_V_V_U;
    fifo_w8_d1024_A* cnv_4_V_V_U;
    fifo_w8_d1024_A* in_3_V_V_U;
    fifo_w8_d1024_A* cnv_5_V_V_U;
    fifo_w8_d2_A* cnv_6_V_V_U;
    fifo_w32_d2_A* cnv_7PRL_V_V_U;
    fifo_w32_d2_A* cnv_8PRL_V_V_U;
    fifo_w8_d2_A* cnv_9_V_V_U;
    fifo_w8_d2_A* cnv_10_V_V_U;
    fifo_w32_d2_A* cnv_11PRL_V_V_U;
    fifo_w32_d2_A* cnv_12PRL_V_V_U;
    fifo_w8_d2_A* cnv_13_V_V_U;
    fifo_w8_d2_A* cnv_14_V_V_U;
    fifo_w32_d2_A* cnv_15PRL_V_V_U;
    fifo_w32_d2_A* cnv_16PRL_V_V_U;
    fifo_w8_d2_A* cnv_17_V_V_U;
    fifo_w8_d2_A* cnv_18_V_V_U;
    fifo_w8_d2_A* cnv_19_V_V_U;
    fifo_w32_d2_A* cnv_20PRL_V_V_U;
    fifo_w32_d2_A* cnv_21PRL_V_V_U;
    fifo_w8_d2_A* cnv_22_V_V_U;
    fifo_w8_d2_A* cnv_23_V_V_U;
    fifo_w32_d2_A* cnv_24PRL_V_V_U;
    fifo_w32_d2_A* cnv_25PRL_V_V_U;
    start_for_CloneStZio* start_for_CloneStZio_U;
    start_for_Conv1DB0iy* start_for_Conv1DB0iy_U;
    start_for_CloneSt1iI* start_for_CloneSt1iI_U;
    start_for_Conv1DM2iS* start_for_Conv1DM2iS_U;
    start_for_Relu1D_3i2* start_for_Relu1D_3i2_U;
    start_for_Streami4jc* start_for_Streami4jc_U;
    start_for_grouper5jm* start_for_grouper5jm_U;
    start_for_Conv1DB6jw* start_for_Conv1DB6jw_U;
    start_for_Conv1DM7jG* start_for_Conv1DM7jG_U;
    start_for_Relu1D38jQ* start_for_Relu1D38jQ_U;
    start_for_Streami9j0* start_for_Streami9j0_U;
    start_for_Conv1DBbak* start_for_Conv1DBbak_U;
    start_for_Conv1DMbbk* start_for_Conv1DMbbk_U;
    start_for_Relu1D3bck* start_for_Relu1D3bck_U;
    start_for_Streamibdk* start_for_Streamibdk_U;
    start_for_Conv1DBbek* start_for_Conv1DBbek_U;
    start_for_Conv1DMbfk* start_for_Conv1DMbfk_U;
    start_for_Relu1D_U0* start_for_Relu1D_U0_U;
    start_for_Streamibgk* start_for_Streamibgk_U;
    start_for_Streamibhl* start_for_Streamibhl_U;
    start_for_Conv1DBbil* start_for_Conv1DBbil_U;
    start_for_Conv1DMbjl* start_for_Conv1DMbjl_U;
    start_for_Relu1D3bkl* start_for_Relu1D3bkl_U;
    start_for_Streamibll* start_for_Streamibll_U;
    start_for_Conv1DBbml* start_for_Conv1DBbml_U;
    start_for_Conv1DMbnm* start_for_Conv1DMbnm_U;
    start_for_Relu1D_bom* start_for_Relu1D_bom_U;
    start_for_ResizeSbpm* start_for_ResizeSbpm_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > ResizeStream_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_U0_start_out;
    sc_signal< sc_logic > ResizeStream_U0_start_write;
    sc_signal< sc_logic > ResizeStream_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_U0_out_V_V_write;
    sc_signal< sc_logic > CloneStream_U0_ap_start;
    sc_signal< sc_logic > CloneStream_U0_start_full_n;
    sc_signal< sc_logic > CloneStream_U0_ap_done;
    sc_signal< sc_logic > CloneStream_U0_ap_continue;
    sc_signal< sc_logic > CloneStream_U0_ap_idle;
    sc_signal< sc_logic > CloneStream_U0_ap_ready;
    sc_signal< sc_logic > CloneStream_U0_start_out;
    sc_signal< sc_logic > CloneStream_U0_start_write;
    sc_signal< sc_logic > CloneStream_U0_IN_V_V_read;
    sc_signal< sc_lv<8> > CloneStream_U0_out1_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out1_V_V_write;
    sc_signal< sc_lv<8> > CloneStream_U0_out2_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out2_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_2_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_2_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_2_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_2_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_2_U0_ap_start;
    sc_signal< sc_logic > Relu1D_2_U0_ap_done;
    sc_signal< sc_logic > Relu1D_2_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_2_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_2_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_2_U0_start_out;
    sc_signal< sc_logic > Relu1D_2_U0_start_write;
    sc_signal< sc_logic > Relu1D_2_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_2_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_2_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_3_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_out_V_V_write;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_start;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_done;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_continue;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_idle;
    sc_signal< sc_logic > CloneStreamOnce_U0_ap_ready;
    sc_signal< sc_logic > CloneStreamOnce_U0_start_out;
    sc_signal< sc_logic > CloneStreamOnce_U0_start_write;
    sc_signal< sc_logic > CloneStreamOnce_U0_IN_V_V_read;
    sc_signal< sc_lv<8> > CloneStreamOnce_U0_out1_V_V_din;
    sc_signal< sc_logic > CloneStreamOnce_U0_out1_V_V_write;
    sc_signal< sc_logic > grouperPE_U0_ap_start;
    sc_signal< sc_logic > grouperPE_U0_ap_done;
    sc_signal< sc_logic > grouperPE_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_U0_start_out;
    sc_signal< sc_logic > grouperPE_U0_start_write;
    sc_signal< sc_logic > grouperPE_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_U0_outStream_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new318_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new318_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new319_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new319_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new319_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new319_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new319_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new319_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new319_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new319_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new319_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new319_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D320_U0_ap_start;
    sc_signal< sc_logic > Relu1D320_U0_ap_done;
    sc_signal< sc_logic > Relu1D320_U0_ap_continue;
    sc_signal< sc_logic > Relu1D320_U0_ap_idle;
    sc_signal< sc_logic > Relu1D320_U0_ap_ready;
    sc_signal< sc_logic > Relu1D320_U0_start_out;
    sc_signal< sc_logic > Relu1D320_U0_start_write;
    sc_signal< sc_logic > Relu1D320_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D320_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D320_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_1_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new322_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new322_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new323_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new323_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new323_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new323_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new323_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new323_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new323_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new323_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new323_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new323_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D324_U0_ap_start;
    sc_signal< sc_logic > Relu1D324_U0_ap_done;
    sc_signal< sc_logic > Relu1D324_U0_ap_continue;
    sc_signal< sc_logic > Relu1D324_U0_ap_idle;
    sc_signal< sc_logic > Relu1D324_U0_ap_ready;
    sc_signal< sc_logic > Relu1D324_U0_start_out;
    sc_signal< sc_logic > Relu1D324_U0_start_write;
    sc_signal< sc_logic > Relu1D324_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D324_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D324_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_U0_ap_start;
    sc_signal< sc_logic > Relu1D_U0_ap_done;
    sc_signal< sc_logic > Relu1D_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_U0_start_out;
    sc_signal< sc_logic > Relu1D_U0_start_write;
    sc_signal< sc_logic > Relu1D_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_2_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_start;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_done;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_continue;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_idle;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_ready;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_out;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingMaxPool_Pre_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new326_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new326_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new327_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new327_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new327_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new327_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new327_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new327_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new327_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new327_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new327_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new327_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D328_U0_ap_start;
    sc_signal< sc_logic > Relu1D328_U0_ap_done;
    sc_signal< sc_logic > Relu1D328_U0_ap_continue;
    sc_signal< sc_logic > Relu1D328_U0_ap_idle;
    sc_signal< sc_logic > Relu1D328_U0_ap_ready;
    sc_signal< sc_logic > Relu1D328_U0_start_out;
    sc_signal< sc_logic > Relu1D328_U0_start_write;
    sc_signal< sc_logic > Relu1D328_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D328_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D328_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_4_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_1_U0_ap_start;
    sc_signal< sc_logic > Relu1D_1_U0_ap_done;
    sc_signal< sc_logic > Relu1D_1_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_1_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_1_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_1_U0_start_out;
    sc_signal< sc_logic > Relu1D_1_U0_start_write;
    sc_signal< sc_logic > Relu1D_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_1_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_1_U0_out_V_V_write;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_1_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_1_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_1_U0_out_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > inStr_V_V_full_n;
    sc_signal< sc_lv<8> > inStr_V_V_dout;
    sc_signal< sc_logic > inStr_V_V_empty_n;
    sc_signal< sc_logic > in_1_V_V_full_n;
    sc_signal< sc_lv<8> > in_1_V_V_dout;
    sc_signal< sc_logic > in_1_V_V_empty_n;
    sc_signal< sc_logic > in_2_V_V_full_n;
    sc_signal< sc_lv<8> > in_2_V_V_dout;
    sc_signal< sc_logic > in_2_V_V_empty_n;
    sc_signal< sc_logic > cnv_1_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_1_V_V_dout;
    sc_signal< sc_logic > cnv_1_V_V_empty_n;
    sc_signal< sc_logic > cnv_2PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_2PRL_V_V_dout;
    sc_signal< sc_logic > cnv_2PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_3PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_3PRL_V_V_dout;
    sc_signal< sc_logic > cnv_3PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_4_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_4_V_V_dout;
    sc_signal< sc_logic > cnv_4_V_V_empty_n;
    sc_signal< sc_logic > in_3_V_V_full_n;
    sc_signal< sc_lv<8> > in_3_V_V_dout;
    sc_signal< sc_logic > in_3_V_V_empty_n;
    sc_signal< sc_logic > cnv_5_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_5_V_V_dout;
    sc_signal< sc_logic > cnv_5_V_V_empty_n;
    sc_signal< sc_logic > cnv_6_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_6_V_V_dout;
    sc_signal< sc_logic > cnv_6_V_V_empty_n;
    sc_signal< sc_logic > cnv_7PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_7PRL_V_V_dout;
    sc_signal< sc_logic > cnv_7PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_8PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_8PRL_V_V_dout;
    sc_signal< sc_logic > cnv_8PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_9_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_9_V_V_dout;
    sc_signal< sc_logic > cnv_9_V_V_empty_n;
    sc_signal< sc_logic > cnv_10_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_10_V_V_dout;
    sc_signal< sc_logic > cnv_10_V_V_empty_n;
    sc_signal< sc_logic > cnv_11PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_11PRL_V_V_dout;
    sc_signal< sc_logic > cnv_11PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_12PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_12PRL_V_V_dout;
    sc_signal< sc_logic > cnv_12PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_13_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_13_V_V_dout;
    sc_signal< sc_logic > cnv_13_V_V_empty_n;
    sc_signal< sc_logic > cnv_14_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_14_V_V_dout;
    sc_signal< sc_logic > cnv_14_V_V_empty_n;
    sc_signal< sc_logic > cnv_15PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_15PRL_V_V_dout;
    sc_signal< sc_logic > cnv_15PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_16PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_16PRL_V_V_dout;
    sc_signal< sc_logic > cnv_16PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_17_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_17_V_V_dout;
    sc_signal< sc_logic > cnv_17_V_V_empty_n;
    sc_signal< sc_logic > cnv_18_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_18_V_V_dout;
    sc_signal< sc_logic > cnv_18_V_V_empty_n;
    sc_signal< sc_logic > cnv_19_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_19_V_V_dout;
    sc_signal< sc_logic > cnv_19_V_V_empty_n;
    sc_signal< sc_logic > cnv_20PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_20PRL_V_V_dout;
    sc_signal< sc_logic > cnv_20PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_21PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_21PRL_V_V_dout;
    sc_signal< sc_logic > cnv_21PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_22_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_22_V_V_dout;
    sc_signal< sc_logic > cnv_22_V_V_empty_n;
    sc_signal< sc_logic > cnv_23_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_23_V_V_dout;
    sc_signal< sc_logic > cnv_23_V_V_empty_n;
    sc_signal< sc_logic > cnv_24PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_24PRL_V_V_dout;
    sc_signal< sc_logic > cnv_24PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_25PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_25PRL_V_V_dout;
    sc_signal< sc_logic > cnv_25PRL_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_CloneStream_U0_din;
    sc_signal< sc_logic > start_for_CloneStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CloneStream_U0_dout;
    sc_signal< sc_logic > start_for_CloneStream_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_2_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_2_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_CloneStreamOnce_U0_din;
    sc_signal< sc_logic > start_for_CloneStreamOnce_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CloneStreamOnce_U0_dout;
    sc_signal< sc_logic > start_for_CloneStreamOnce_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_2_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_2_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_2_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_2_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_empty_n;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_full_n;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_write;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new318_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new318_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new318_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new318_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new319_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new319_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new319_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new319_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D320_U0_din;
    sc_signal< sc_logic > start_for_Relu1D320_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D320_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D320_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new322_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new322_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new322_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new322_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new323_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new323_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new323_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new323_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D324_U0_din;
    sc_signal< sc_logic > start_for_Relu1D324_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D324_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D324_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_din;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_dout;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new326_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new326_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new326_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new326_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new327_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new327_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new327_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new327_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D328_U0_din;
    sc_signal< sc_logic > start_for_Relu1D328_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D328_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D328_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_1_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_1_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_1_U0_empty_n;
    sc_signal< sc_logic > ResizeStream_1_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_1_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_CloneStreamOnce_U0_ap_continue();
    void thread_CloneStreamOnce_U0_ap_start();
    void thread_CloneStream_U0_ap_continue();
    void thread_CloneStream_U0_ap_start();
    void thread_CloneStream_U0_start_full_n();
    void thread_Conv1DBuffer_new318_U0_ap_continue();
    void thread_Conv1DBuffer_new318_U0_ap_start();
    void thread_Conv1DBuffer_new322_U0_ap_continue();
    void thread_Conv1DBuffer_new322_U0_ap_start();
    void thread_Conv1DBuffer_new326_U0_ap_continue();
    void thread_Conv1DBuffer_new326_U0_ap_start();
    void thread_Conv1DBuffer_new_1_U0_ap_continue();
    void thread_Conv1DBuffer_new_1_U0_ap_start();
    void thread_Conv1DBuffer_new_2_U0_ap_continue();
    void thread_Conv1DBuffer_new_2_U0_ap_start();
    void thread_Conv1DBuffer_new_U0_ap_continue();
    void thread_Conv1DBuffer_new_U0_ap_start();
    void thread_Conv1DMac_new319_U0_ap_continue();
    void thread_Conv1DMac_new319_U0_ap_start();
    void thread_Conv1DMac_new323_U0_ap_continue();
    void thread_Conv1DMac_new323_U0_ap_start();
    void thread_Conv1DMac_new327_U0_ap_continue();
    void thread_Conv1DMac_new327_U0_ap_start();
    void thread_Conv1DMac_new_1_U0_ap_continue();
    void thread_Conv1DMac_new_1_U0_ap_start();
    void thread_Conv1DMac_new_2_U0_ap_continue();
    void thread_Conv1DMac_new_2_U0_ap_start();
    void thread_Conv1DMac_new_U0_ap_continue();
    void thread_Conv1DMac_new_U0_ap_start();
    void thread_Relu1D320_U0_ap_continue();
    void thread_Relu1D320_U0_ap_start();
    void thread_Relu1D324_U0_ap_continue();
    void thread_Relu1D324_U0_ap_start();
    void thread_Relu1D328_U0_ap_continue();
    void thread_Relu1D328_U0_ap_start();
    void thread_Relu1D_1_U0_ap_continue();
    void thread_Relu1D_1_U0_ap_start();
    void thread_Relu1D_2_U0_ap_continue();
    void thread_Relu1D_2_U0_ap_start();
    void thread_Relu1D_U0_ap_continue();
    void thread_Relu1D_U0_ap_start();
    void thread_ResizeStream_1_U0_ap_continue();
    void thread_ResizeStream_1_U0_ap_start();
    void thread_ResizeStream_1_U0_start_full_n();
    void thread_ResizeStream_1_U0_start_write();
    void thread_ResizeStream_U0_ap_continue();
    void thread_ResizeStream_U0_ap_start();
    void thread_StreamingDataWidthCo_1_U0_ap_continue();
    void thread_StreamingDataWidthCo_1_U0_ap_start();
    void thread_StreamingDataWidthCo_2_U0_ap_continue();
    void thread_StreamingDataWidthCo_2_U0_ap_start();
    void thread_StreamingDataWidthCo_3_U0_ap_continue();
    void thread_StreamingDataWidthCo_3_U0_ap_start();
    void thread_StreamingDataWidthCo_3_U0_start_full_n();
    void thread_StreamingDataWidthCo_3_U0_start_write();
    void thread_StreamingDataWidthCo_4_U0_ap_continue();
    void thread_StreamingDataWidthCo_4_U0_ap_start();
    void thread_StreamingDataWidthCo_U0_ap_continue();
    void thread_StreamingDataWidthCo_U0_ap_start();
    void thread_StreamingMaxPool_Pre_U0_ap_continue();
    void thread_StreamingMaxPool_Pre_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_grouperPE_U0_ap_continue();
    void thread_grouperPE_U0_ap_start();
    void thread_input_V_V_TREADY();
    void thread_output_V_V_TDATA();
    void thread_output_V_V_TVALID();
    void thread_start_for_CloneStreamOnce_U0_din();
    void thread_start_for_CloneStream_U0_din();
    void thread_start_for_Conv1DBuffer_new318_U0_din();
    void thread_start_for_Conv1DBuffer_new322_U0_din();
    void thread_start_for_Conv1DBuffer_new326_U0_din();
    void thread_start_for_Conv1DBuffer_new_1_U0_din();
    void thread_start_for_Conv1DBuffer_new_2_U0_din();
    void thread_start_for_Conv1DBuffer_new_U0_din();
    void thread_start_for_Conv1DMac_new319_U0_din();
    void thread_start_for_Conv1DMac_new323_U0_din();
    void thread_start_for_Conv1DMac_new327_U0_din();
    void thread_start_for_Conv1DMac_new_1_U0_din();
    void thread_start_for_Conv1DMac_new_2_U0_din();
    void thread_start_for_Conv1DMac_new_U0_din();
    void thread_start_for_Relu1D320_U0_din();
    void thread_start_for_Relu1D324_U0_din();
    void thread_start_for_Relu1D328_U0_din();
    void thread_start_for_Relu1D_1_U0_din();
    void thread_start_for_Relu1D_2_U0_din();
    void thread_start_for_Relu1D_U0_din();
    void thread_start_for_ResizeStream_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_2_U0_din();
    void thread_start_for_StreamingDataWidthCo_3_U0_din();
    void thread_start_for_StreamingDataWidthCo_4_U0_din();
    void thread_start_for_StreamingDataWidthCo_U0_din();
    void thread_start_for_StreamingMaxPool_Pre_U0_din();
    void thread_start_for_grouperPE_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
