

  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

INFO (LBRCXM-624): No temperature processing will occur for the layer DIFF_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer CONT, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer CONT, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA1, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA2, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA3, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA4, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer MIV, because this layerhas no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer CONT_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA1_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA2_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA3_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIA4_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIAF_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer VIAF_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-624): No temperature processing will occur for the layer CONT_top, because thislayer has no Tc1 and Tc2.

INFO (LBRCXM-642): Constructing the RCX run script

Forking: agdsPrep -V -rundir /home/pancha/ProjGe3D/lf150/LVSruns/svdb -outdir /tmp/qrc_15099/inverter2D -sch -df2 -e /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter2D.gds.map:inverter2D.alm,inverter2D.ilf -pl inverter2D.ports -mcell /tmp/qrc_15099/inverter2D/inverter2D.hcl -l /home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter2D.lvsfile -i inverter2D.ixf,inverter2D.lph,inverter2D.sph:inverter2D.gdx -n inverter2D.nxf,inverter2D.stl:inverter2D.gnx -s inverter2D_pin_xy.spi:inverter2D.xcn,hccidtmfile
Forking:  /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit//capgen -techdir /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -lvs /tmp/qrc_15099/inverter2D/inverter2D.xcn -p2lvs /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/qrcTechFile -reseqn -sw3d -add_via_effect METAL1,DIFF -add_via_effect METAL1_top,DIFF_top -lexclude POLY2,DIFF_top,POLY2_top -blocking nmos_hs:0.001,POLY2,DIFF -blocking pmos_hs:0.001,POLY2,DIFF -blocking nmos_hs_top:0.001,POLY2_top,DIFF_top -blocking pmos_hs_top:0.001,POLY2_top,DIFF_top /tmp/qrINFO (LBMISC-215205): 
*** Cadence Quantus QRC Extraction Techgen -trans VERSION 14.2.3 Linux 64 bit - (Wed Jun 17 00:01:02 PDT 2015)  ***


INFO (CAPGEN-41199): 


Techgen -trans results will be written to directory: /tmp/qrc_15099/inverter2D

INFO (CAPGEN-41737): Lvs layers MIM_0top back_0gate met5_0ind metF_0ind_0orth are not mapped in layer_setup file

WARNING (RCXSPIC-28081): no via between lyrs 'METAL1_top' & 'DIFF_top'; Via effect ignored. Remove the 2 layers for -add_via_effect

c_15099/inverter2D
The supplied design data will be treated as a HIERARCHICAL design

Successfully created RCX script '/tmp/qrc_15099/inverter2D/rcx.sh'
INFO (LBRCXM-783): Creating runtime extview.rul file : 
/pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit//icellToQrc -ext both -i /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp -x /tmp/qrc_15099/inverter2D/inverter2D.xcn

WARNING (ICEMAP-221887): syntax error at line 7: unknown keyword: ;eachfingerisextractedindependently. in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 8: unknown keyword: ;Soasandtherestdimensionalparameterswillbesettoas/nfsothatafterextraction in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 9: unknown keyword: ;thedimensionalparameterswillbemultipliedwithnfandproducethecorrectresult in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 15: unknown keyword: ;eachfingerisextractedindependently. in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 16: unknown keyword: ;Soasandtherestdimensionalparameterswillbesettoas/nfsothatafterextraction in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 17: unknown keyword: ;thedimensionalparameterswillbemultipliedwithnfandproducethecorrectresult in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 23: unknown keyword: ;eachfingerisextractedindependently. in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 24: unknown keyword: ;Soasandtherestdimensionalparameterswillbesettoas/nfsothatafterextraction in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

WARNING (ICEMAP-221887): syntax error at line 25: unknown keyword: ;thedimensionalparameterswillbemultipliedwithnfandproducethecorrectresult in '/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/extview.trp' file.

INFO (LBRCXU-108): Starting

 /pkg/Cadence/installs/IC616/bin/qrcToDfII -extract both -run_name inverter2D -cdlout_run_dir /home/pancha/ProjGe3D/lf150/LVSruns -check_cell_view TRUE -device_finger_delimiter @ -extracted_view av_extracted -lvs_source agds -cap_models yes -capacitor pcapacitor -res_models yes -resistor presistor -cap_prop_name c -res_prop_name r -t -extview_tmp /tmp/qrc_15099/inverter2D/extview.tmp -run_dir /tmp/qrc_15099/inverter2D -lib_name cdnlive2016 -cell_name inverter2D -view_name layout -extview_rul /tmp/qrc_15099/inverter2D/extview.rul -server /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit//../shapeServer
WARNING (LBRCXU-172): m2write fd 10, 1 tries, bytes -1 of 24, errno 9 Bad file descriptor

Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.11s.
device nmos_hs M nmos_hs nmos_hs_4 symbol lf150 D G S B 
*LF-INFO* Loading lf150/lf150.skill/lf150_cdfCbks.il   done
*LF-INFO* lf150 libInit.il loaded successfully. 
 *WARNING* (TECH-2000203): Technology library 'lf150' is attached to technology library 'lf150_techLib'.
 The local techDB takes precedence over property attachment in the new OA attachment policy.
device pmos_hs M pmos_hs pmos_hs_4 symbol lf150 D G S B 

All device symbols for the extracted view are present.

INFO (LBRCXU-114): Finished /pkg/Cadence/installs/IC616/bin/qrcToDfII

INFO (LBRCXM-581): Checked out '1' license(s) for Virtuoso_QRC_Extraction_XL 14.20

INFO (LBRCXM-608): Executing command
   /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit//assura_rcx -V  /tmp/qrc_15099/inverter2D/rcx.sh

INFO (ASSREXT-35013): 


     ***    assura_rcx VERSION 14.2.3 Linux 64 bit - (Wed Jun 17 00:01:02 PDT 2015)    ***


	***************************************************
	*			  			  *
	* Copyright (c) 2016 Cadence Design Systems, Inc. *
	*		All Rights Reserved		  *
	*			  			  *
	*	  THIS IS UNPUBLISHED PROPRIETARY	  *
	*  INFORMATION OF Cadence Design Systems, Inc. 	  *
	*	   THE COPYRIGHT NOTICE DOES NOT	  *
	*	       EVIDENCE PUBLICATION		  *
	*			  			  *
	***************************************************
set -e
set -v
##=======================================================
##ADD_EXPLICIT_VIAS=N
##ADD_BULK_TERMINAL=N
##AGDS_FILE=/dev/null
##AGDS_LAYER_MAP_FILE=/home/pancha/ProjGe3D/lf150/LVSruns/svdb/inverter2D.gds.map
##HCCI_DEV_PROP_FILE=/dev/null
##AGDS_SPICE_FILE=/dev/null
##AGDS_TEXT_LAYERS=
##ARRAY_VIAS_SPACING=
##ASSURA_RUN_DIR=.
##ASSURA_RUN_NAME=run1
##BLACK_BOX_CELLS=/dev/null
##BREAK_WIDTH=
##CAP_COUPLING_FACTOR=1.0
##CAP_EXTRACT_MODE=coupled
##CAP_GROUND=VSS
##CAP_MODELS=yes
##DANGLINGR=N
##DEVICE_FINGER_DELIMITER='@'
##DF2=Y
##DRACULA_RUN_DIR=
##DRACULA_RUN_NAME=
##ENABLESENSITIVITYEXTRACTION=N
##EXCLUDE_FLOAT_LIMIT=
##EXCLUDE_FLOAT_DECOPULING_FACTOR=
##EXCLUDE_FLOATING_NETS=N
##EXCLUDE_NETS_REDUCERC=/dev/null
##EXCLUDE_SELF_CAPS=Y
##IGNORE_GATE_DIFFUSION_FRINGING_CAP=Y
##EXTRACT=both
##EXTRACT_MOS_DIFFUSION_AP=N
##EXTRACT_MOS_DIFFUSION_HIGH=
##EXTRACT_MOS_DIFFUSION_RES=N
##FILTER_SIZE=2.0
##FIXED_NETS_FILE=/dev/null
##FMAX=
##FRACTURE_LENGTH_UNITS=MICRONS
##FREQUENCY_FILE=/dev/null
##GROUND_NETS=
##GROUND_NETS_FILE=/dev/null
##HCCI_DEV_PROP=7
##HCCI_INST_PROP=6
##HCCI_NET_PROP=5
##HCCI_RULE_FILE=
##HCCI_RUN_DIR=/home/pancha/ProjGe3D/lf150/LVSruns/svdb
##HCCI_RUN_NAME=inverter2D
##HEADER_FILE=/dev/null
##HIERARCHY_DELIMITER='/'
##HRCX_CELLS_FILE=/dev/null
##IMPORT_GLOBALS=Y
##LADDER_NETWORK=N
##LVS_SOURCE=hcci
##M_FACTORR=
##M_FACTORW=N
##MACRO_CELL=N
##MAX_FRACTURE_LENGTH=infinite
##MAX_SIGNALS=
##MERGE_PARALLEL_R=N
##MINC=1e-17
##MINC_BY_PERCENTAGE=0.1
##MINR=0.1
##NET_NAME_SPACE=layout
##NETS_FILE=/dev/null
##NP=1
##OUTPUT=/tmp/qrc_15099/inverter2D/extview.tmp
##OUTPUT_NET_NAME_SPACE=schematic
##PARASITIC_BLOCKING_DEVICE_CELLS_TYPEgray
##PARASITIC_CAP_MODELS=no
##PARASITIC_RES_MODELS=no
##PARASITIC_RES_LENGTH=N
##PARASITIC_RES_WIDTH=N
##PARASITIC_RES_WIDTH_DRAWN=N
##PARASITIC_RES_UNIT=N
##PARTIAL_CAP_BLOCKING=N
##PEEC=N
##PIN_ORDER_FILE=/dev/null
##PIPE_ADVGEN=
##PIPE_SPICE2DB=
##POWER_NETS=
##POWER_NETS_FILE=/dev/null
##RC_FREQUENCY=
##RCXDIR=/tmp/qrc_15099/inverter2D
##RCXFS_HIGH=N
##RCXFS_NETS_FILE=/dev/null
##RCXFS_TYPE=full
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_CUTOFF_DISTANCE=
##RCXFS_VIA_OFF=N
##REDUCERC=N
##REGION_LIMIT=
##RES_MODELS=yes
##RISE_TIME=
##SAVE_FILL_SHAPES=N
##SINGLE_CAP_EDSPF=N
##SHOW_DIODES=N
##SKIN_FREQUENCY=
##SPEF=N
##SPEF_UNITS=
##SPLIT_PINS=N
##FORCE_SUBCELL_PIN_ORDERS=N
##SPLIT_PINS_DISTANCE=
##SUB_NODE_CHAR='#'
##SUBSTRATE_PROFILE=/dev/null
##SUBSTRATE_STAMPING_OFF=N
##TEMPDIR=/tmp/qrc_15099/inverter2D/rcx_temp
##TYPE=full
##USER_REGION=/dev/null
##VARIANT_CELL_FILE=/dev/null
##VIA_EFFECT_OFF=N
##VIRTUAL_FILL=
##XREF=/tmp/qrc_15099/inverter2D/inverter2D.gnx,/tmp/qrc_15099/inverter2D/inverter2D.gdx
##XY_COORDINATES=c,r
##=======================================================
CASE_SENSITIVE=TRUE
export CASE_SENSITIVE
setTempDir /tmp/qrc_15099/inverter2D/rcx_temp
DEVICE_FINGER_DELIMITER=@
HIERARCHY_DELIMITER=/
cd /tmp/qrc_15099/inverter2D
cat <<ENDCAT> caps2dversion
* caps2d version: 10
ENDCAT
cat <<ENDCAT> flattransUnit.info
microns
ENDCAT
QRC=Y
export QRC
#==========================================================#
# Generate RCX input data from annotated GDS2 database
#==========================================================#
agds2rcx -H satfile -r /tmp/qrc_15099/inverter2D/inverter2D.xcn -crundir \
	/home/pancha/ProjGe3D/lf150/LVSruns/svdb -unit microns -df2 -xgl -pl \
	inverter2D.ports -f inverter2D.alm -lnn inverter2D.lnn -pnet 5 -pinst \
	6 -pdev 7 inverter2D.agf inverter2D_pin_xy.spi
	***************************************************
	*			  			  *
	* Copyright (c) 2016 Cadence Design Systems, Inc. *
	*		All Rights Reserved		  *
	*			  			  *
	*	  THIS IS UNPUBLISHED PROPRIETARY	  *
	*  INFORMATION OF Cadence Design Systems, Inc. 	  *
	*	   THE COPYRIGHT NOTICE DOES NOT	  *
	*	       EVIDENCE PUBLICATION		  *
	*			  			  *
	***************************************************
INFO (AGDSEXT-30016): 
setting dbunit 1e-09 1 1e-09

LVS DB import stage took  0.03 user, 0.06 sys, 0.00 elapsed, 27480.0 kbytes
geom nmos_0hs nsd - nmos_0hs,10,i,1
geom pmos_0hs psd - pmos_0hs,10,i,1
#==========================================================#
# Generate power list
#==========================================================#
cat global.net > power_list
/bin/mv -f pwell pwell_orig
epick pwell_orig pwell
/bin/mv -f nwell nwell_orig
epick nwell_orig nwell
#==========================================================#
# Ensure vias do not extend beyond routing
#==========================================================#
geom -V cont met1 nsd - cont_met1_nsd,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 26240.0 kbytes
geom -V cont met1 psd - cont_met1_psd,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 26240.0 kbytes
geom -V cont met1 poly_0rout - cont_met1_poly_0rout,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 26240.0 kbytes
geom -V pdiff_0bulk pwell met1 - pdiff_0bulk,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 26088.0 kbytes
geom -V ndiff_0bulk nwell met1 - ndiff_0bulk,111,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 26088.0 kbytes
/bin/mv -f pwell_orig pwell
/bin/mv -f nwell_orig nwell
#==========================================================#
# Flatten net file, routing, via and device layers
#==========================================================#
beginFlattenInputs
/bin/mv -f NET h_NET
flatnet -V -li -h / h_NET NET
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 25752.0 kbytes
netprint -V -N1 power_list:power_list_nums NET
flattenTransistorData nmos_0hs microns
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 25728.0 kbytes
flatnet took 0.00 user, 0.01 sys, 0.00 elapsed, 25744.0 kbytes
flattrans took 0.00 user, 0.00 sys, 0.00 elapsed, 25764.0 kbytes
flattenTransistorData pmos_0hs microns
flattub took  0.00 user, 0.00 sys, 0.00 elapsed, 25728.0 kbytes
flatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 25744.0 kbytes
flattrans took 0.00 user, 0.00 sys, 0.00 elapsed, 25764.0 kbytes
flattenLayers -m cont met1 poly_0rout nsd psd pwell nwell cont_met1_nsd \
	cont_met1_psd cont_met1_poly_0rout pdiff_0bulk ndiff_0bulk
flattub took  0.02 user, 0.07 sys, 0.00 elapsed, 25728.0 kbytes
endFlattenInputs
#==========================================================#
# Initialize CAP_GROUND variable
#==========================================================#
findCapGround -g VSS NET > tmpnebgnd
echo CAP_GROUND= ${CAP_GROUND}export CAP_GROUND
reconnect -float floatlvsnetsfile -tf nmos_0hs,pmos_0hs -probe \
	text_met1:met1:text_met1_fvia
geom nmos_0hs,pmos_0hs - qrcgate,1,i,1
#==========================================================#
# Generate layer map file for resistance extraction
#==========================================================#
cat <<ENDCAT> p2elayermapfile
METAL1 p_rmet1,np_rmet1
POLY2 p_rpoly_0rout,np_rpoly_0rout
ENDCAT
cat power_list_nums floatlvsnetsfile > power_list_nums2
mv power_list_nums power_list_nums_orig
cp power_list_nums2 power_list_nums 
#==========================================================#
# Segregate interconnect into resistive and non-resistive
#==========================================================#
selectNetsByNumber power_list_nums met1 p_rmet1 np_rmet1
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums nsd p_rnsd np_rnsd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums nwell p_rnwell np_rnwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums poly_0rout p_rpoly_0rout np_rpoly_0rout
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums psd p_rpsd np_rpsd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums pwell p_rpwell np_rpwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums cont_met1_poly_0rout p_rcont_met1_poly_0rout np_rcont_met1_poly_0rout
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums cont_met1_nsd p_rcont_met1_nsd np_rcont_met1_nsd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
selectNetsByNumber power_list_nums cont_met1_psd p_rcont_met1_psd np_rcont_met1_psd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
mv power_list_nums_orig power_list_nums
#==========================================================#
# Create resistor cut regions between resistive
# interconnect levels
#==========================================================#
mergevia -V -tech /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -cnt \
	np_rcont_met1_poly_0rout rcont_met1_poly_0rout - np_rmet1 \
	np_rpoly_0rout
mergevia took 0.01 user, 0.00 sys, 0.00 elapsed, 52296.0 kbytes
#==========================================================#
# Create resistive interconnect MOSFET terminals
#==========================================================#
createMosfetGateTerminal nmos_0hs np_rpoly_0rout nmos_0hs_mgvia
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
write edges took  0.04 user, 0.05 sys, 0.00 elapsed, 24556.0 kbytes
sort edges took  0.00 user, 0.00 sys, 0.00 elapsed, 24572.0 kbytes
createMosfetGateTerminal pmos_0hs np_rpoly_0rout pmos_0hs_mgvia
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
write edges took  0.03 user, 0.06 sys, 0.00 elapsed, 24556.0 kbytes
sort edges took  0.00 user, 0.00 sys, 0.00 elapsed, 24572.0 kbytes
#==========================================================#
# Assign net numbers to cut regions
#==========================================================#
/bin/mv -f np_rpwell np_rpwell.conn_orig
createEmptyLayer np_rpwell
/bin/mv -f np_rnwell np_rnwell.conn_orig
createEmptyLayer np_rnwell
connect -V -relocate NET np_rnsd:np_rnsd.conn np_rpsd:np_rpsd.conn \
	np_rpwell:np_rpwell.conn np_rnwell:np_rnwell.conn \
	rcont_met1_poly_0rout nmos_0hs_mgvia pmos_0hs_mgvia - -
relocate took 0.00 user, 0.11 sys, 0.00 elapsed, 168416.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168416.0 kbytes
#==========================================================#
# Assign net numbers to resistor vias
#==========================================================#
geom -V cont_met1_nsd np_rnsd.conn - tmp_rcont_met1_nsd,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V np_rcont_met1_nsd np_rnsd.conn - np_rcont_met1_nsd,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
mergevia -V -i -tech /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -cnt \
	tmp_rcont_met1_nsd rcont_met1_nsd - np_rmet1 np_rnsd
mergevia took 0.01 user, 0.00 sys, 0.00 elapsed, 52296.0 kbytes
/bin/rm -f tmp_rcont_met1_nsd
geom -V cont_met1_psd np_rpsd.conn - tmp_rcont_met1_psd,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V np_rcont_met1_psd np_rpsd.conn - np_rcont_met1_psd,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
mergevia -V -i -tech /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -cnt \
	tmp_rcont_met1_psd rcont_met1_psd - np_rmet1 np_rpsd
mergevia took 0.01 user, 0.00 sys, 0.00 elapsed, 52296.0 kbytes
/bin/rm -f tmp_rcont_met1_psd
geom -V ndiff_0bulk np_rnwell.conn - tmp_rndiff_0bulk,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
mergevia -V -i -tech /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -cnt \
	tmp_rndiff_0bulk rndiff_0bulk - np_rmet1 np_rnwell
mergevia took 0.00 user, 0.00 sys, 0.00 elapsed, 44100.0 kbytes
/bin/rm -f tmp_rndiff_0bulk
geom -V pdiff_0bulk np_rpwell.conn - tmp_rpdiff_0bulk,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
mergevia -V -i -tech /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -cnt \
	tmp_rpdiff_0bulk rpdiff_0bulk - np_rmet1 np_rpwell
mergevia took 0.00 user, 0.00 sys, 0.00 elapsed, 44100.0 kbytes
/bin/rm -f tmp_rpdiff_0bulk
#==========================================================#
# Assign net numbers to nonresistive layers
#==========================================================#
epick -V -reo -e rcont_met1_nsd -e rcont_met1_psd -e rndiff_0bulk -e \
	rpdiff_0bulk np_rnsd.conn tmp_nsd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick -V -reo -e tmp_nsd -c np_rnsd.conn tmp1_nsd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
geom -V tmp1_nsd np_rnsd - tmp1_nsd,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V tmp_nsd,tmp1_nsd - np_rnsd,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
/bin/rm -f tmp_nsd tmp1_nsd
epick -V -reo -e rcont_met1_nsd -e rcont_met1_psd -e rndiff_0bulk -e \
	rpdiff_0bulk np_rpsd.conn tmp_psd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick -V -reo -e tmp_psd -c np_rpsd.conn tmp1_psd
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
geom -V tmp1_psd np_rpsd - tmp1_psd,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V tmp_psd,tmp1_psd - np_rpsd,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
/bin/rm -f tmp_psd tmp1_psd
epick -V -reo -e rcont_met1_nsd -e rcont_met1_psd -e rndiff_0bulk -e \
	rpdiff_0bulk np_rpwell.conn tmp_pwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick -V -reo -e tmp_pwell -c np_rpwell.conn tmp1_pwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
geom -V tmp1_pwell np_rpwell - tmp1_pwell,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V tmp_pwell,tmp1_pwell - np_rpwell,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
/bin/rm -f tmp_pwell tmp1_pwell
epick -V -reo -e rcont_met1_nsd -e rcont_met1_psd -e rndiff_0bulk -e \
	rpdiff_0bulk np_rnwell.conn tmp_nwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
epick -V -reo -e tmp_nwell -c np_rnwell.conn tmp1_nwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
geom -V tmp1_nwell np_rnwell - tmp1_nwell,11,i,2
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V tmp_nwell,tmp1_nwell - np_rnwell,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
/bin/rm -f tmp_nwell tmp1_nwell
#==========================================================#
# Process text layers
#==========================================================#
flatlabel -V  -tc -F text_met1 L1T0
INFO (FLTLBL-89003): exec labsort -V L1T0

sort labels took  0.00 user, 0.00 sys, 0.00 elapsed, 24492.0 kbytes
flatlabel took 0.00 user, 0.00 sys, 0.00 elapsed, 25604.0 kbytes
/bin/mv -f np_rpwell.conn_orig np_rpwell
/bin/mv -f np_rnwell.conn_orig np_rnwell
#==========================================================#
# Parasitic R extraction with default precision
#==========================================================#
rex -V -m -pd -I# -tech /PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -medge \
	np_rpwell,np_rnwell -map p2elayermapfile -N NET -e2 -rP res.mod \
	np_rpoly_0rout::POLY2_cut np_rmet1::METAL1_cut - rcont_met1_nsd,2,t \
	rcont_met1_poly_0rout,1,2,t rcont_met1_psd,2,t rndiff_0bulk,2 \
	rpdiff_0bulk,2 nmos_0hs_mgvia,1,z pmos_0hs_mgvia,1,z - L1T0,2,I
rex took  0.02 user, 0.04 sys, 0.00 elapsed, 65228.0 kbytes
/bin/cp -f np_rpwell np_rpwell.conn
/bin/cp -f np_rnwell np_rnwell.conn
#==========================================================#
# Form resistive via layers
#==========================================================#
stamp -V -B -i np_rmet1 np_rcont_met1_poly_0rout
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
stamp took  0.07 user, 0.13 sys, 1.00 elapsed, 25716.0 kbytes
geom -V np_rcont_met1_poly_0rout,p_rcont_met1_poly_0rout - rcont_met1_poly_0rout,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
stamp -V -B -i rcont_met1_nsd np_rcont_met1_nsd
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
connect took  0.00 user, 0.01 sys, 0.00 elapsed, 168328.0 kbytes
inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
stamp took  0.08 user, 0.13 sys, 0.00 elapsed, 25716.0 kbytes
geom -V np_rcont_met1_nsd,p_rcont_met1_nsd - rcont_met1_nsd,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
stamp -V -B -i rcont_met1_psd np_rcont_met1_psd
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
stamp took  0.09 user, 0.11 sys, 0.00 elapsed, 25716.0 kbytes
geom -V np_rcont_met1_psd,p_rcont_met1_psd - rcont_met1_psd,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
stamp -V -B -i np_rmet1 ndiff_0bulk
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stamprcNXVa8' is empty

INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stampii6qCap' is empty

inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stampf5AnKA' is empty

INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stamprcNXVa8' is empty

inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
stamp took  0.09 user, 0.12 sys, 0.00 elapsed, 25716.0 kbytes
/bin/cp -f ndiff_0bulk rndiff_0bulk
stamp -V -B -i np_rmet1 pdiff_0bulk
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stamprpr05rq' is empty

INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stampiLasVOG' is empty

inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
connect took  0.00 user, 0.00 sys, 0.00 elapsed, 168328.0 kbytes
INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stampA73IgU' is empty

INFO (INTER-122059): '/tmp/qrc_15099/inverter2D/rcx_temp/stamprpr05rq' is empty

inter took  0.00 user, 0.00 sys, 0.00 elapsed, 26192.0 kbytes
stamp took  0.09 user, 0.12 sys, 1.00 elapsed, 25716.0 kbytes
/bin/cp -f pdiff_0bulk rpdiff_0bulk
#==========================================================#
# Combine power non-power
#==========================================================#
/bin/rm -f nsd
geom np_rnsd,p_rnsd - nsd,1,i,1
/bin/rm -f nwell
geom np_rnwell,p_rnwell - nwell,1,i,1
/bin/rm -f poly_0rout
geom np_rpoly_0rout,p_rpoly_0rout - poly_0rout,1,i,1
/bin/rm -f psd
geom np_rpsd,p_rpsd - psd,1,i,1
/bin/rm -f pwell
geom np_rpwell,p_rpwell - pwell,1,i,1
#==========================================================#
# Reconnect MOSFET devices
#==========================================================#
reconnect -V -n NET -se2 mwires.res -t nmos_0hs.trans:nmos_0hs.transr \
	nmos_0hs nsd,nmos_0hs_mgvia,pwell -t pmos_0hs.trans:pmos_0hs.transr \
	pmos_0hs psd,pmos_0hs_mgvia,nwell
reconnect took 0.10 user, 0.15 sys, 0.00 elapsed, 26080.0 kbytes
changeTransFileNameAP nmos_0hs.trans nmos_0hs.transr
changeTransFileNameAP pmos_0hs.trans pmos_0hs.transr
#==========================================================#
# Form capacitance layers for resistive process layers
#==========================================================#
geom -V -i p_rpoly_0rout,np_rpoly_0rout - so_POLY2,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V p_rpoly_0rout,np_rpoly_0rout - POLY2,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V -i p_rmet1,np_rmet1 - so_METAL1,1,n
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V p_rmet1,np_rmet1 - METAL1,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
#==========================================================#
# Form capacitance layers for non-resistive process layers
#==========================================================#
grow -V .001 nsd mask
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26032.0 kbytes
geom -V psd mask - psd,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V nsd,psd - DIFF,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
createEmptyLayer MIM_top
createEmptyLayer METALF_top
createEmptyLayer METAL5_top
createEmptyLayer METAL4_top
createEmptyLayer METAL3_top
createEmptyLayer METAL2_top
createEmptyLayer METAL1_top
createEmptyLayer POLY2_top
createEmptyLayer DIFF_top
createEmptyLayer METAL5
createEmptyLayer METAL4
createEmptyLayer METAL3
createEmptyLayer METAL2
#==========================================================#
# Form substrate
#==========================================================#
geom -V p_rpwell,np_rpwell - pwell,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V p_rnwell,np_rnwell - nwell,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
/bin/cp -f nwell nwell.df2
xytoebbox -V -g 35.55 -e METALF_top,MIM_top,METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,pwell,nwell xg_nwell
xytoebbox took  0.00 user, 0.00 sys, 0.00 elapsed, 25128.0 kbytes
grow -V 0.001 nwell g_nwell
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26032.0 kbytes
geom -V xg_nwell g_nwell - tmp_nwell,10
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
epick -V -reo -D ${CAP_GROUND} tmp_nwell pick_nwell
epick took  0.00 user, 0.00 sys, 0.00 elapsed, 25788.0 kbytes
grow -V -m 0.002 nwell g_nwell
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26032.0 kbytes
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
stamp -i g_nwell pick_nwell
emerge -V pick_nwell nwell tmp1_nwell
emerge took  0.00 user, 0.00 sys, 0.00 elapsed, 25616.0 kbytes
geom -V tmp1_nwell - nwell,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123732.0 kbytes
/bin/rm -f g_nwell xg_nwell tmp_nwell tmp1_nwell
grow -V 0.001 pwell g_pwell
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26032.0 kbytes
geom -V nwell g_pwell - nwell,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V pwell,nwell - STI,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
geom -V STI DIFF - STI,10,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
#==========================================================#
# Compensate for via capacitance effects
#==========================================================#
geom -V POLY2,rcont_met1_nsd,rcont_met1_psd - POLY2_with_via,1,i,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123736.0 kbytes
geom nmos_0hs,pmos_0hs - qrcgate,1,i,1
#==========================================================#
# Prepare blocking layers
#==========================================================#
/bin/cp POLY2_with_via POLY2.df2
/bin/cp DIFF DIFF.df2
netprint -max NET > maxnetfile
grow -V 0.002 nmos_0hs g_nmos_0hs_1
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26032.0 kbytes
grow -V 0.002 pmos_0hs g_pmos_0hs_2
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26032.0 kbytes
geom -V g_nmos_0hs_1,g_pmos_0hs_2  - tmp_dev,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
grow -V -0.001 tmp_dev g_dev
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26048.0 kbytes
sort edges took  0.00 user, 0.00 sys, 0.00 elapsed, 24572.0 kbytes
geom tmp_dev g_dev DIFF - DIFF_in,111,i,3 DIFF_out,001,i,3 DIFF_new_cut,101
/bin/rm -f tmp_dev g_dev
/bin/mv -f DIFF_new_cut DIFF_cut
geom -V g_nmos_0hs_1,g_pmos_0hs_2  - tmp_dev,1
geom took  0.00 user, 0.00 sys, 0.00 elapsed, 123728.0 kbytes
grow -V -0.001 tmp_dev g_dev
grow took  0.00 user, 0.00 sys, 0.00 elapsed, 26048.0 kbytes
sort edges took  0.00 user, 0.00 sys, 0.00 elapsed, 24572.0 kbytes
geom tmp_dev g_dev POLY2 - POLY2_in,111,i,3 POLY2_out,001,i,3 POLY2_new_cut,101
geom tmp_dev g_dev POLY2_with_via - POLY2_with_via_in,111,i,3 POLY2_with_via_out,001,i,3 POLY2_with_via_new_cut,101
/bin/rm -f tmp_dev g_dev
emerge POLY2_cut POLY2_new_cut tmp_cut
/bin/mv -f tmp_cut POLY2_cut
emerge POLY2_cut POLY2_with_via_new_cut tmp_cut
WARNING (EMERGE-79001): overlapping geometries found at (3.0500,1.4880)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,1.4880)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,2.6910)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,2.6910)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,3.3280)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,3.3280)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,5.0710)

WARNING (EMERGE-79001): overlapping geometries found at (3.0500,5.0710)

WARNING (EMERGE-79004): 4 overlaping geometries found

/bin/mv -f tmp_cut POLY2_with_via_cut
relocate -V -n NET DIFF_in POLY2_in POLY2_with_via_in
relocate took 0.00 user, 0.01 sys, 0.00 elapsed, 25524.0 kbytes
emerge DIFF_in DIFF_out DIFF
emerge POLY2_in POLY2_out POLY2
emerge POLY2_with_via_in POLY2_with_via_out POLY2_with_via
#==========================================================#
# Create sip/sw3d/cn3d capacitance data files
#==========================================================#
cat <<ENDCAT> sip.cmd
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc POLY2,METAL1 -n 2.4 -i 0,2.401 \
	-b METAL1,POLY2,DIFF,STI -t \
	METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.24 -Maxw 3.6 -p METAL2,key 0,2.4 - METAL2.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL1,METAL2 -n 2.4 -i 0,2.401 \
	-b METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.24 -Maxw 3.6 -p METAL3,key 0,2.4 - METAL3.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL2,METAL3 -n 4.8 -i 0,4.801 \
	-b METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.24 -Maxw 3.6 -p METAL4,key 0,4.8 - METAL4.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL3,METAL4 -n 4.8 -i 0,4.801 \
	-b METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.24 -Maxw 3.6 -p METAL5,key 0,4.8 - METAL5.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL4,METAL5 -n 3.5 -i 0,3.501 \
	-b METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.35 -Maxw 5.25 -p DIFF_top,key 0,3.5 - DIFF_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL5,DIFF_top -n 2.6 -i \
	0,2.601 -b DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t \
	METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.15 -Maxw 2.25 -p POLY2_top,key 0,2.6 - POLY2_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc DIFF_top,POLY2_top -n 6 -i \
	0,6.001 -b \
	POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -j \
	0.24 -Maxw 3.6 -p METAL1_top,key 0,6 - METAL1_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc POLY2_top,METAL1_top -n 6 -i \
	0,6.001 -b \
	METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -j 0.24 -Maxw \
	3.6 -p METAL2_top,key 0,6 - METAL2_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL1_top,METAL2_top -n 6 -i \
	0,6.001 -b \
	METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL4_top,METAL5_top,MIM_top,METALF_top -j 0.24 -Maxw 3.6 -p \
	METAL3_top,key 0,6 - METAL3_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL2_top,METAL3_top -n 6 -i \
	0,6.001 -b \
	METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL5_top,MIM_top,METALF_top -j 0.24 -Maxw 3.6 -p METAL4_top,key \
	0,6 - METAL4_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL3_top,METAL4_top -n 6 -i \
	0,6.001 -b \
	METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t MIM_top,METALF_top -j 0.24 -Maxw 3.6 -p METAL5_top,key 0,6 - \
	METAL5_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL4_top,METAL5_top,MIM_top -n \
	8.6 -i 0,8.601 -b \
	MIM_top,METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-j 0.58 -Maxw 8.7 -p METALF_top,key 0,8.6 - METALF_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc METAL4_top,METAL5_top -n 15 -i \
	0,15.001 -b \
	METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METALF_top -j 5 -Maxw 75 -p MIM_top,key 0,15 - MIM_top.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -n 2.6 -i 0,2.601 -b DIFF,STI -t \
	METAL1,METAL2,METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.15 -Maxw 2.25 -p POLY2,key 0,2.6 - POLY2.sip
sip -V -cgnd ${CAP_GROUND} -s -o -sub 2 -mlc POLY2 -n 2.4 -i 0,2.401 -b \
	POLY2,DIFF,STI -t \
	METAL2,METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-j 0.24 -Maxw 3.6 -p METAL1,key 0,2.4 - METAL1.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b \
	METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-Maxw 75 -p MIM_top,key,METALF_top,key 0,15,0 - \
	MIM_top_METALF_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -b \
	METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-Maxw 8.7 -p METAL5_top,key,METALF_top,key 0,8.6,0 - \
	METAL5_top_METALF_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METALF_top -Maxw 75 -p METAL5_top,key,MIM_top,key 0,15,0 - \
	METAL5_top_MIM_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METALF_top -b \
	METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-k METAL5_top:0,MIM_top:0 -Maxw 8.7 -p METAL4_top,key,METALF_top,key \
	0,8.6,0 - METAL4_top_METALF_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R MIM_top -b \
	METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METALF_top -Maxw 75 -p METAL4_top,key,MIM_top,key 0,15,0 - \
	METAL4_top_MIM_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t MIM_top,METALF_top -Maxw 3.6 -p METAL4_top,key,METAL5_top,key \
	0,6,0 - METAL4_top_METAL5_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL5_top -b \
	METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t MIM_top,METALF_top -Maxw 3.6 -p METAL3_top,key,METAL5_top,key \
	0,6,0 - METAL3_top_METAL5_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL5_top,MIM_top,METALF_top -Maxw 3.6 -p \
	METAL3_top,key,METAL4_top,key 0,6,0 - METAL3_top_METAL4_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL4_top -b \
	METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL5_top,MIM_top,METALF_top -Maxw 3.6 -p \
	METAL2_top,key,METAL4_top,key 0,6,0 - METAL2_top_METAL4_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL4_top,METAL5_top,MIM_top,METALF_top -Maxw 3.6 -p \
	METAL2_top,key,METAL3_top,key 0,6,0 - METAL2_top_METAL3_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL3_top -b \
	POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL4_top,METAL5_top,MIM_top,METALF_top -Maxw 3.6 -p \
	METAL1_top,key,METAL3_top,key 0,6,0 - METAL1_top_METAL3_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -Maxw 3.6 -p \
	METAL1_top,key,METAL2_top,key 0,6,0 - METAL1_top_METAL2_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL2_top -b \
	DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -Maxw 3.6 -p \
	POLY2_top,key,METAL2_top,key 0,6,0 - POLY2_top_METAL2_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -Maxw \
	3.6 -p POLY2_top,key,METAL1_top,key 0,6,0 - POLY2_top_METAL1_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL1_top -b \
	METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -Maxw \
	5.25 -p DIFF_top,key,METAL1_top,key 0,6,0 - DIFF_top_METAL1_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 5.25 -p DIFF_top,key,POLY2_top,key 0,3.5,0 - \
	DIFF_top_POLY2_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R POLY2_top -b \
	METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL5,key,POLY2_top,key 0,4.8,0 - METAL5_POLY2_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 5.25 -p METAL5,key,DIFF_top,key 0,4.8,0 - METAL5_DIFF_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R DIFF_top -b \
	METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 5.25 -p METAL4,key,DIFF_top,key 0,4.8,0 - METAL4_DIFF_top.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b \
	METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL4,key,METAL5,key 0,4.8,0 - METAL4_METAL5.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL5 -b \
	METAL2,METAL1,POLY2,DIFF,STI -t \
	DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL3,key,METAL5,key 0,4.8,0 - METAL3_METAL5.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL3,key,METAL4,key 0,4.8,0 - METAL3_METAL4.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL4 -b \
	METAL1,POLY2,DIFF,STI -t \
	METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL2,key,METAL4,key 0,4.8,0 - METAL2_METAL4.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b METAL1,POLY2,DIFF,STI -t \
	METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL2,key,METAL3,key 0,2.4,0 - METAL2_METAL3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL3 -b POLY2,DIFF,STI -t \
	METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL1:METAL1_cut,key,METAL3,key 0,2.4,0 - \
	METAL1_METAL3.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -b POLY2,DIFF,STI -t \
	METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p METAL1:METAL1_cut,key,METAL2,key 0,2.4,0 - \
	METAL1_METAL2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -L3A -h -R METAL2 -b DIFF,STI -t \
	METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-k METAL1:0.4 -Maxw 3.6 -p POLY2:POLY2_cut,key,METAL2,key 0,2.6,0 - \
	POLY2_METAL2.sip
sip -V -s -cgnd ${CAP_GROUND} -sub 2 -h -R METAL1,POLY2 -b DIFF,STI -t \
	METAL2,METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-Maxw 3.6 -p POLY2:POLY2_cut,key,METAL1:METAL1_cut,key 0,2.6,0 - \
	POLY2_METAL1.sip
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-p MIM_top,METALF_top - MIM_top_METALF_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METALF_top -p METAL5_top,MIM_top - METAL5_top_MIM_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t MIM_top,METALF_top -p METAL4_top,METAL5_top - \
	METAL4_top_METAL5_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL5_top,MIM_top,METALF_top -p METAL3_top,METAL4_top - \
	METAL3_top_METAL4_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL4_top,METAL5_top,MIM_top,METALF_top -p METAL2_top,METAL3_top \
	- METAL2_top_METAL3_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-t METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -p \
	METAL1_top,METAL2_top - METAL1_top_METAL2_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top -p \
	POLY2_top,METAL1_top - POLY2_top_METAL1_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p DIFF_top,POLY2_top - DIFF_top_POLY2_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b \
	METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p METAL5,DIFF_top - METAL5_DIFF_top.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b METAL3,METAL2,METAL1,POLY2,DIFF,STI -t \
	DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p METAL4,METAL5 - METAL4_METAL5.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b METAL2,METAL1,POLY2,DIFF,STI -t \
	METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p METAL3,METAL4 - METAL3_METAL4.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b METAL1,POLY2,DIFF,STI -t \
	METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p METAL2,METAL3 - METAL2_METAL3.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b POLY2,DIFF,STI -t \
	METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p METAL1:METAL1_cut,METAL2 - METAL1_METAL2.sw3d
sw3d -V -cgnd ${CAP_GROUND} -sub 2 -b DIFF,STI -t \
	METAL2,METAL3,METAL4,METAL5,DIFF_top,POLY2_top,METAL1_top,METAL2_top,METAL3_top,METAL4_top,METAL5_top,MIM_top,METALF_top \
	-p POLY2:POLY2_cut,METAL1:METAL1_cut - POLY2_METAL1.sw3d
ENDCAT
#==========================================================#
# Run RCXFS to generate capfile
#==========================================================#
stamp -i METAL1 rcont_met1_nsd
stamp -i METAL1 rcont_met1_psd
stamp -i METAL1 rcont_met1_poly_0rout
stamp -i METAL1 rpdiff_0bulk
stamp -i METAL1 rndiff_0bulk
qrcfs -V -spin -exclude_maxnet_file maxnetfile -gnd ${CAP_GROUND} \
	-excludefile power_list_nums -exclude ${CAP_GROUND} -floaters_file \
	floatlvsnetsfile -rP np_rmet1.res,np_rpoly_0rout.res,mwires.res \
	tmp_nebcapfile \
	/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/qrcTechFile STI:STI_cut \
	DIFF:DIFF_cut POLY2:POLY2_cut METAL1:METAL1_cut METAL2:METAL2_cut \
	METAL3:METAL3_cut METAL4:METAL4_cut METAL5:METAL5_cut \
	DIFF_top:DIFF_top_cut POLY2_top:POLY2_top_cut \
	METAL1_top:METAL1_top_cut METAL2_top:METAL2_top_cut \
	METAL3_top:METAL3_top_cut METAL4_top:METAL4_top_cut \
	METAL5_top:METAL5_top_cut MIM_top:MIM_top_cut \
	METALF_top:METALF_top_cut - rcont_met1_nsd,2,4 rcont_met1_psd,2,4 \
	rcont_met1_poly_0rout,3,4 rpdiff_0bulk,1,4 rndiff_0bulk,1,4
No temperature processing will occur for the layer DIFF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer MIV, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
INFO (FSWRAPPER-101): Starting geometry preparation

INFO: No temperature processing will occur for the layer DIFF_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer CONT, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer CONT, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA1, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA2, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA3, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA4, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer MIV, because this layerhas no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer CONT_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA1_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA2_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA3_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIA4_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIAF_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer VIAF_top, because thislayer has no Tc1 and Tc2.
INFO: No temperature processing will occur for the layer CONT_top, because thislayer has no Tc1 and Tc2.
No temperature processing will occur for the layer DIFF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer MIV, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
WARNING (NEBULAM-135059): via between STI and METAL1 was not identified in ictfile - no manufacturing effects will be applied to via

WARNING (NEBULAM-135059): via between STI and METAL1 was not identified in ictfile - no manufacturing effects will be applied to via

nebulamesh took 3.91 user, 3.84 sys, 7.00 elapsed, 66488.0 kbytes
INFO (FSWRAPPER-103): Starting solver

No temperature processing will occur for the layer DIFF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer MIV, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer DIFF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer MIV, because this layer
has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA1_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA2_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA3_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIA4_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer VIAF_top, because this
layer has no Tc1 and Tc2.
No temperature processing will occur for the layer CONT_top, because this
layer has no Tc1 and Tc2.
INFO (NEBULA-134002): rcxfs: 3.23% done, about 34.13 seconds remaining

INFO (NEBULA-134002): rcxfs: 6.45% done, about 20.76 seconds remaining

INFO (NEBULA-134002): rcxfs: 9.68% done, about 13.39 seconds remaining

INFO (NEBULA-134002): rcxfs: 12.90% done, about 9.72 seconds remaining

INFO (NEBULA-134002): rcxfs: 16.13% done, about 7.96 seconds remaining

INFO (NEBULA-134002): rcxfs: 19.35% done, about 6.55 seconds remaining

INFO (NEBULA-134002): rcxfs: 22.58% done, about 5.41 seconds remaining

INFO (NEBULA-134002): rcxfs: 25.81% done, about 4.54 seconds remaining

INFO (NEBULA-134002): rcxfs: 29.03% done, about 3.87 seconds remaining

INFO (NEBULA-134002): rcxfs: 32.26% done, about 3.33 seconds remaining

INFO (NEBULA-134002): rcxfs: 35.48% done, about 2.89 seconds remaining

INFO (NEBULA-134002): rcxfs: 38.71% done, about 2.59 seconds remaining

INFO (NEBULA-134002): rcxfs: 41.94% done, about 2.32 seconds remaining

INFO (NEBULA-134002): rcxfs: 45.16% done, about 3.55 seconds remaining

INFO (NEBULA-134002): rcxfs: 48.39% done, about 3.72 seconds remaining

INFO (NEBULA-134002): rcxfs: 51.61% done, about 3.28 seconds remaining

INFO (NEBULA-134002): rcxfs: 54.84% done, about 2.89 seconds remaining

INFO (NEBULA-134002): rcxfs: 58.06% done, about 2.54 seconds remaining

INFO (NEBULA-134002): rcxfs: 61.29% done, about 2.22 seconds remaining

INFO (NEBULA-134002): rcxfs: 64.52% done, about 1.97 seconds remaining

INFO (NEBULA-134002): rcxfs: 67.74% done, about 1.79 seconds remaining

INFO (NEBULA-134002): rcxfs: 70.97% done, about 2.08 seconds remaining

INFO (NEBULA-134002): rcxfs: 74.19% done, about 1.99 seconds remaining

INFO (NEBULA-134002): rcxfs: 77.42% done, about 1.70 seconds remaining

INFO (NEBULA-134002): rcxfs: 80.65% done, about 1.40 seconds remaining

INFO (NEBULA-134002): rcxfs: 83.87% done, about 1.13 seconds remaining

INFO (NEBULA-134002): rcxfs: 87.10% done, about 0.87 seconds remaining

INFO (NEBULA-134002): rcxfs: 90.32% done, about 0.82 seconds remaining

INFO (NEBULA-134002): rcxfs: 93.55% done, about 0.58 seconds remaining

INFO (NEBULA-134002): rcxfs: 96.77% done, about 0.31 seconds remaining

INFO (NEBULA-134002): rcxfs: 100.00% done, about 0.00 seconds remaining

nebula took 9.66 user, 0.10 sys, 10.00 elapsed, 157276.0 kbytes
mergecap -filterfile maxnetfile -c tmp_nebcapfile nebcapfile
#==========================================================#
# Restore layers augmented with via effects for pax16
#==========================================================#
/bin/cp -f POLY2_with_via POLY2
/bin/cp -f POLY2_with_via_cut POLY2_cut
#==========================================================#
# Run pax16 to generate capfile
#==========================================================#
pax16 -V -neb_delta_cap -neb_excludefile power_list_nums -ignore_cf_table \
	-scf sip.cmd -filterfile maxnetfile -rP \
	np_rmet1.res,np_rpoly_0rout.res,mwires.res -M_perim_off -c \
	/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/qrcTechFile -f STI \
	DIFF:DIFF_cut POLY2:POLY2_cut METAL1:METAL1_cut METAL2 METAL3 METAL4 \
	METAL5 DIFF_top POLY2_top METAL1_top METAL2_top METAL3_top METAL4_top \
	METAL5_top MIM_top METALF_top - \
	/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc/qrcTechFile - - NET - \
	rcxcapfile
pax16_rdpaxcmd took  0.16 user, 0.15 sys, 0.00 elapsed, 128432.0 kbytes
INFO (PAXSXTN-221338): 6 capacitors are blocked, with a total value of 3.310E-16

pax16 took  0.08 user, 0.21 sys, 1.00 elapsed, 146456.0 kbytes
#==========================================================#
# Combine pax16 and RCXFS selected net C results
#==========================================================#
mergecap -neb_delta_cap rcxcapfile -c nebcapfile capfile
mergecap -rP np_rmet1.res,np_rpoly_0rout.res,mwires.res -nc -c capfile,_Cf_capfile capfile
relocate -V -r maxnetfile -n NET DIFF POLY2 rcont_met1_poly_0rout
relocate took 0.00 user, 0.00 sys, 0.00 elapsed, 25524.0 kbytes
#==========================================================#
# Generate netlister data files
#==========================================================#
cat <<ENDCAT> lvsmos.mod
xnmos_hs,	100000.0, 0,	xnmos_hs,	unused, unused, 100000.0
nmos_hs,	100000.0, 0,	nmos_hs,	unused, unused, 100000.0
xpmos_hs,	100000.0, 0,	xpmos_hs,	unused, unused, 100000.0
pmos_hs,	100000.0, 0,	pmos_hs,	unused, unused, 100000.0
ENDCAT
#==========================================================#
# Perform RC reduction
#==========================================================#
xreduce -V -mergecap -n NET -tech \
	/PDKs/LFOUNDRY2/PDK_LF150i_V2_0_0/pv/pvs/qrc -d1 -e \
	METALF_top,MIM_top,METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI,rcont_met1_poly_0rout \
	-sr -rmselfC -g ${CAP_GROUND},1.0 -danglingR -minR 0.1 -rP \
	np_rmet1.res,np_rpoly_0rout.res,mwires.res -minC 1e-17 -minCper 0.1 \
	-cap capfile L1T0 nmos_0hs.transr pmos_0hs.transr
INFO (XREDUCE-199107): Total number of resistors is 8

INFO (XREDUCE-199109): minR option removed 0 resistors (0%)

INFO (XREDUCE-199054): Total number of capacitors in capfile is 63

INFO (XREDUCE-199052): mergecap required for 0 (0%) of 16 nets

INFO (XREDUCE-199113): danglingR option removed 0 resistors

INFO (XREDUCE-199063): Removed 13 self-capacitors in capfile.cmodel.cap

INFO (XREDUCE-199065): minC small capacitor decoupling set to 0.1%

INFO (XREDUCE-199066): minC option decoupled 8 capacitors in capfile

INFO (XREDUCE-199067): the number of capacitors decreased by 8 (13%)

INFO (XREDUCE-199107): Total number of resistors is 8

INFO (XREDUCE-199108): d1 option renamed 0 nets

INFO (XREDUCE-199054): Total number of capacitors in capfile is 42

xreduce took 0.04 user, 0.18 sys, 0.00 elapsed, 52668.0 kbytes
#==========================================================#
# Generate HSPICE file
#==========================================================#
advgen -V -g0 -li -f -n -o HSPICE -spice_unit microns -TL L1T0 -nxref \
	/tmp/qrc_15099/inverter2D/inverter2D.gnx -dxref \
	/tmp/qrc_15099/inverter2D/inverter2D.gdx -addprefix -sc caps2dversion \
	-mx capfile \
	METALF_top,MIM_top,METAL5_top,METAL4_top,METAL3_top,METAL2_top,METAL1_top,POLY2_top,DIFF_top,METAL5,METAL4,METAL3,METAL2,METAL1,POLY2,DIFF,STI \
	-rP res.mod np_rmet1.res,Rnp_rmet1.dev2 \
	np_rpoly_0rout.res,Rnp_rpoly_0rout.dev2 -rP mwires.mod \
	mwires.res,mwires.dev2 -ta lvsmos.mod,nmos_0hs.net nmos_0hs.transr \
	-ta lvsmos.mod,pmos_0hs.net pmos_0hs.transr - NET - \
	/tmp/qrc_15099/inverter2D/extview.tmp
process netfile took 0.02 user, 0.00 sys, 0.00 elapsed, 55428.0 kbytes
advgen took:  0.22 user, 0.35 sys, 1.00 elapsed, 59024.0 kbytes
#==========================================================#
# Create _save_layers file for Assura extracted view
#==========================================================#
geom METAL1 np_rmet1 - np_rmet1,11,i,1
geom POLY2.df2  np_rpoly_0rout - np_rpoly_0rout,11,i,1
stamp -i2 np_rmet1 rcont_met1_poly_0rout np_rcont_met1_poly_0rout
ereduce  rcont_met1_nsd rcont_met1_nsd.reduce
stamp -i  np_rmet1 rcont_met1_nsd.reduce
stamp -i  rcont_met1_nsd.reduce rcont_met1_nsd
stamp -i  rcont_met1_nsd cont_met1_nsd
/bin/rm -f rcont_met1_nsd.reduce
ereduce  rcont_met1_psd rcont_met1_psd.reduce
stamp -i  np_rmet1 rcont_met1_psd.reduce
stamp -i  rcont_met1_psd.reduce rcont_met1_psd
stamp -i  rcont_met1_psd cont_met1_psd
/bin/rm -f rcont_met1_psd.reduce
ereduce  rndiff_0bulk rndiff_0bulk.reduce
stamp -i  np_rnwell rndiff_0bulk.reduce
stamp -i  rndiff_0bulk.reduce rndiff_0bulk
stamp -i  rndiff_0bulk ndiff_0bulk
/bin/rm -f rndiff_0bulk.reduce
ereduce  rpdiff_0bulk rpdiff_0bulk.reduce
stamp -i  np_rpwell rpdiff_0bulk.reduce
stamp -i  rpdiff_0bulk.reduce rpdiff_0bulk
stamp -i  rpdiff_0bulk pdiff_0bulk
/bin/rm -f rpdiff_0bulk.reduce
cat <<ENDCAT> _save_layers
STI nwell pwell
METAL2 METAL2
METAL3 METAL3
METAL4 METAL4
METAL5 METAL5
DIFF_top DIFF_top
POLY2_top POLY2_top
METAL1_top METAL1_top
METAL2_top METAL2_top
METAL3_top METAL3_top
METAL4_top METAL4_top
METAL5_top METAL5_top
METALF_top METALF_top
MIM_top MIM_top
DIFF DIFF.df2
cont np_rcont_met1_poly_0rout p_rcont_met1_poly_0rout np_rcont_met1_psd p_rcont_met1_psd np_rcont_met1_nsd p_rcont_met1_nsd
met1 np_rmet1 p_rmet1
poly_0rout np_rpoly_0rout p_rpoly_0rout
nsd np_rnsd p_rnsd
psd np_rpsd p_rpsd
pwell np_rpwell p_rpwell
nwell nwell.df2
pdiff_0bulk pdiff_0bulk
ndiff_0bulk ndiff_0bulk
ENDCAT
cat /tmp/qrc_15099/inverter2D/hccisavefile >> _save_layers
assura_rcx took:  17.35 user, 9.56 sys, 27.00 elapsed, 27580.0 kbytes
INFO (LBRCXM-610): Extraction finished.

INFO (LBRCXU-108): Starting

 /pkg/Cadence/installs/IC616/bin/qrcToDfII -extract both -run_name inverter2D -cdlout_run_dir /home/pancha/ProjGe3D/lf150/LVSruns -check_cell_view TRUE -device_finger_delimiter @ -extracted_view av_extracted -lvs_source agds -cap_models yes -capacitor pcapacitor -res_models yes -resistor presistor -cap_prop_name c -res_prop_name r -extview_tmp /tmp/qrc_15099/inverter2D/extview.tmp -run_dir /tmp/qrc_15099/inverter2D -lib_name cdnlive2016 -cell_name inverter2D -view_name layout -extview_rul /tmp/qrc_15099/inverter2D/extview.rul -server /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit//../shapeServer
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.10s.
device nmos_hs M nmos_hs nmos_hs_4 symbol lf150 D G S B 
*LF-INFO* Loading lf150/lf150.skill/lf150_cdfCbks.il   done
*LF-INFO* lf150 libInit.il loaded successfully. 
 *WARNING* (TECH-2000203): Technology library 'lf150' is attached to technology library 'lf150_techLib'.
 The local techDB takes precedence over property attachment in the new OA attachment policy.
device pmos_hs M pmos_hs pmos_hs_4 symbol lf150 D G S B 
Loading CDLOUT map files for /home/pancha/ProjGe3D/lf150/LVSruns

Creating extracted view for inverter2D

Transfer property, if applicable, will be applied for cdnlive2016/inverter2D/av_extracted
*INFO: Executing TRP Version 14.2.0.0
*INFO: Reading file "/tmp/qrc_15099/inverter2D/extview.trp" (#trp_version_1)
*WARNING: Property ("ad/nf") was not copied to "ad" because it is not in the extracted view on instance M0 of cell "pmos_hs_4"
*WARNING: Property ("'1'") was not copied to "nf" because it is not in the extracted view on instance M0 of cell "pmos_hs_4"
*WARNING: Property ("as/nf") was not copied to "as" because it is not in the extracted view on instance M0 of cell "pmos_hs_4"
*WARNING: Property ("ps/nf") was not copied to "ps" because it is not in the extracted view on instance M0 of cell "pmos_hs_4"
*WARNING: Property ("pd/nf") was not copied to "pd" because it is not in the extracted view on instance M0 of cell "pmos_hs_4"
*WARNING: Property ("ad/nf") was not copied to "ad" because it is not in the extracted view on instance I1 of cell "nmos_hs_4"
*WARNING: Property ("'1'") was not copied to "nf" because it is not in the extracted view on instance I1 of cell "nmos_hs_4"
*WARNING: Property ("as/nf") was not copied to "as" because it is not in the extracted view on instance I1 of cell "nmos_hs_4"
*WARNING: Property ("ps/nf") was not copied to "ps" because it is not in the extracted view on instance I1 of cell "nmos_hs_4"
*WARNING: Property ("pd/nf") was not copied to "pd" because it is not in the extracted view on instance I1 of cell "nmos_hs_4"


Summary for cdnlive2016/inverter2D/av_extracted

instance count totals:

    lib              cell             view                    total
    analogLib        pcapacitor       symbol                     42
    analogLib        presistor        symbol                      8
    lf150            nmos_hs_4        symbol                      1
    lf150            pmos_hs_4        symbol                      1

Extracted view creation has completed.
INFO (LBRCXU-114): Finished /pkg/Cadence/installs/IC616/bin/qrcToDfII

INFO (LBRCXM-582): Checking in license for Virtuoso_QRC_Extraction_XL 14.20

INFO (LBRCXM-702): Run ended: Wed Apr 13 02:45:46 2016


INFO (LBRCXM-805): Run took: 29s elapsed

INFO (LBRCXM-708): *****  Quantus QRC terminated normally  *****


