Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6ebfff87212e41249742413e57d791b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_16bit_tb_behav xil_defaultlib.cla_16bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.generate_propagate_unit
Compiling module xil_defaultlib.block_carry_lookahead_unit
Compiling module xil_defaultlib.carry_lookahead_unit
Compiling module xil_defaultlib.summation_unit
Compiling module xil_defaultlib.carry_lookahead_16bit
Compiling module xil_defaultlib.cla_16bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla_16bit_tb_behav
