<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T01:41:24.536-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T01:40:39.784-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T01:32:30.821-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T01:28:36.945-0700"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T01:25:49.396-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T01:00:15.670-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-14T00:58:20.995-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-13T23:39:34.393-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-09T01:11:52.469-0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:46:19.817-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.938-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.271-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.250-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.234-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.217-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.200-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.181-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.163-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.148-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.132-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.110-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.091-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:44.072-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.631-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.607-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.591-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.577-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.561-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.544-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.519-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.503-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.489-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.464-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.448-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:42.433-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:18.655-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:16.631-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:16.606-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:16.577-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:13.467-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:13.441-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5' (loop 'VITIS_LOOP_48_4_VITIS_LOOP_49_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54) and bus write operation ('gmem_out_addr_write_ln54', lane_seg_hls/lane_seg_support.cpp:54) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:54).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-08T23:45:13.419-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
