INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/FIFO_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/clear_first_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clear_first_one
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/count_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/count_ones_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_ones_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/data_mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/data_mux_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/end_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module end_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/mem_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/puzzle4_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puzzle4_part2
WARNING: [VRFC 10-3380] identifier 'mem_write_1_to_32' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/new/puzzle4_part2.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/ring_row_index.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_row_index
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/ring_row_index.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/row_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row_reg
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/row_reg.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/word_index_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_index_counter
WARNING: [VRFC 10-3380] identifier 'WORD_INDEX_BITS' is used before its declaration [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sources_1/imports/new/word_index_counter.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 4/part_2/part_2.srcs/sim_1/imports/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
