#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2886ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2854320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x285ba90 .functor NOT 1, L_0x28b2fa0, C4<0>, C4<0>, C4<0>;
L_0x28b2d80 .functor XOR 2, L_0x28b2c20, L_0x28b2ce0, C4<00>, C4<00>;
L_0x28b2e90 .functor XOR 2, L_0x28b2d80, L_0x28b2df0, C4<00>, C4<00>;
v0x28af3a0_0 .net *"_ivl_10", 1 0, L_0x28b2df0;  1 drivers
v0x28af4a0_0 .net *"_ivl_12", 1 0, L_0x28b2e90;  1 drivers
v0x28af580_0 .net *"_ivl_2", 1 0, L_0x28b2b60;  1 drivers
v0x28af640_0 .net *"_ivl_4", 1 0, L_0x28b2c20;  1 drivers
v0x28af720_0 .net *"_ivl_6", 1 0, L_0x28b2ce0;  1 drivers
v0x28af850_0 .net *"_ivl_8", 1 0, L_0x28b2d80;  1 drivers
v0x28af930_0 .net "a", 0 0, v0x28ad040_0;  1 drivers
v0x28af9d0_0 .net "b", 0 0, v0x28ad0e0_0;  1 drivers
v0x28afa70_0 .net "c", 0 0, v0x28ad180_0;  1 drivers
v0x28afb10_0 .var "clk", 0 0;
v0x28afbb0_0 .net "d", 0 0, v0x28ad2c0_0;  1 drivers
v0x28afc50_0 .net "out_pos_dut", 0 0, L_0x28b29d0;  1 drivers
v0x28afcf0_0 .net "out_pos_ref", 0 0, L_0x28b1330;  1 drivers
v0x28afd90_0 .net "out_sop_dut", 0 0, L_0x28b1ba0;  1 drivers
v0x28afe30_0 .net "out_sop_ref", 0 0, L_0x28881b0;  1 drivers
v0x28afed0_0 .var/2u "stats1", 223 0;
v0x28aff70_0 .var/2u "strobe", 0 0;
v0x28b0120_0 .net "tb_match", 0 0, L_0x28b2fa0;  1 drivers
v0x28b01f0_0 .net "tb_mismatch", 0 0, L_0x285ba90;  1 drivers
v0x28b0290_0 .net "wavedrom_enable", 0 0, v0x28ad590_0;  1 drivers
v0x28b0360_0 .net "wavedrom_title", 511 0, v0x28ad630_0;  1 drivers
L_0x28b2b60 .concat [ 1 1 0 0], L_0x28b1330, L_0x28881b0;
L_0x28b2c20 .concat [ 1 1 0 0], L_0x28b1330, L_0x28881b0;
L_0x28b2ce0 .concat [ 1 1 0 0], L_0x28b29d0, L_0x28b1ba0;
L_0x28b2df0 .concat [ 1 1 0 0], L_0x28b1330, L_0x28881b0;
L_0x28b2fa0 .cmp/eeq 2, L_0x28b2b60, L_0x28b2e90;
S_0x28587c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2854320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x285be70 .functor AND 1, v0x28ad180_0, v0x28ad2c0_0, C4<1>, C4<1>;
L_0x285c250 .functor NOT 1, v0x28ad040_0, C4<0>, C4<0>, C4<0>;
L_0x285c630 .functor NOT 1, v0x28ad0e0_0, C4<0>, C4<0>, C4<0>;
L_0x285c8b0 .functor AND 1, L_0x285c250, L_0x285c630, C4<1>, C4<1>;
L_0x2873c20 .functor AND 1, L_0x285c8b0, v0x28ad180_0, C4<1>, C4<1>;
L_0x28881b0 .functor OR 1, L_0x285be70, L_0x2873c20, C4<0>, C4<0>;
L_0x28b07b0 .functor NOT 1, v0x28ad0e0_0, C4<0>, C4<0>, C4<0>;
L_0x28b0820 .functor OR 1, L_0x28b07b0, v0x28ad2c0_0, C4<0>, C4<0>;
L_0x28b0930 .functor AND 1, v0x28ad180_0, L_0x28b0820, C4<1>, C4<1>;
L_0x28b09f0 .functor NOT 1, v0x28ad040_0, C4<0>, C4<0>, C4<0>;
L_0x28b0ac0 .functor OR 1, L_0x28b09f0, v0x28ad0e0_0, C4<0>, C4<0>;
L_0x28b0b30 .functor AND 1, L_0x28b0930, L_0x28b0ac0, C4<1>, C4<1>;
L_0x28b0cb0 .functor NOT 1, v0x28ad0e0_0, C4<0>, C4<0>, C4<0>;
L_0x28b0d20 .functor OR 1, L_0x28b0cb0, v0x28ad2c0_0, C4<0>, C4<0>;
L_0x28b0c40 .functor AND 1, v0x28ad180_0, L_0x28b0d20, C4<1>, C4<1>;
L_0x28b0eb0 .functor NOT 1, v0x28ad040_0, C4<0>, C4<0>, C4<0>;
L_0x28b0fb0 .functor OR 1, L_0x28b0eb0, v0x28ad2c0_0, C4<0>, C4<0>;
L_0x28b1070 .functor AND 1, L_0x28b0c40, L_0x28b0fb0, C4<1>, C4<1>;
L_0x28b1220 .functor XNOR 1, L_0x28b0b30, L_0x28b1070, C4<0>, C4<0>;
v0x285b3c0_0 .net *"_ivl_0", 0 0, L_0x285be70;  1 drivers
v0x285b7c0_0 .net *"_ivl_12", 0 0, L_0x28b07b0;  1 drivers
v0x285bba0_0 .net *"_ivl_14", 0 0, L_0x28b0820;  1 drivers
v0x285bf80_0 .net *"_ivl_16", 0 0, L_0x28b0930;  1 drivers
v0x285c360_0 .net *"_ivl_18", 0 0, L_0x28b09f0;  1 drivers
v0x285c740_0 .net *"_ivl_2", 0 0, L_0x285c250;  1 drivers
v0x285c9c0_0 .net *"_ivl_20", 0 0, L_0x28b0ac0;  1 drivers
v0x28ab5b0_0 .net *"_ivl_24", 0 0, L_0x28b0cb0;  1 drivers
v0x28ab690_0 .net *"_ivl_26", 0 0, L_0x28b0d20;  1 drivers
v0x28ab770_0 .net *"_ivl_28", 0 0, L_0x28b0c40;  1 drivers
v0x28ab850_0 .net *"_ivl_30", 0 0, L_0x28b0eb0;  1 drivers
v0x28ab930_0 .net *"_ivl_32", 0 0, L_0x28b0fb0;  1 drivers
v0x28aba10_0 .net *"_ivl_36", 0 0, L_0x28b1220;  1 drivers
L_0x7f1d024d4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28abad0_0 .net *"_ivl_38", 0 0, L_0x7f1d024d4018;  1 drivers
v0x28abbb0_0 .net *"_ivl_4", 0 0, L_0x285c630;  1 drivers
v0x28abc90_0 .net *"_ivl_6", 0 0, L_0x285c8b0;  1 drivers
v0x28abd70_0 .net *"_ivl_8", 0 0, L_0x2873c20;  1 drivers
v0x28abe50_0 .net "a", 0 0, v0x28ad040_0;  alias, 1 drivers
v0x28abf10_0 .net "b", 0 0, v0x28ad0e0_0;  alias, 1 drivers
v0x28abfd0_0 .net "c", 0 0, v0x28ad180_0;  alias, 1 drivers
v0x28ac090_0 .net "d", 0 0, v0x28ad2c0_0;  alias, 1 drivers
v0x28ac150_0 .net "out_pos", 0 0, L_0x28b1330;  alias, 1 drivers
v0x28ac210_0 .net "out_sop", 0 0, L_0x28881b0;  alias, 1 drivers
v0x28ac2d0_0 .net "pos0", 0 0, L_0x28b0b30;  1 drivers
v0x28ac390_0 .net "pos1", 0 0, L_0x28b1070;  1 drivers
L_0x28b1330 .functor MUXZ 1, L_0x7f1d024d4018, L_0x28b0b30, L_0x28b1220, C4<>;
S_0x28ac510 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2854320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28ad040_0 .var "a", 0 0;
v0x28ad0e0_0 .var "b", 0 0;
v0x28ad180_0 .var "c", 0 0;
v0x28ad220_0 .net "clk", 0 0, v0x28afb10_0;  1 drivers
v0x28ad2c0_0 .var "d", 0 0;
v0x28ad3b0_0 .var/2u "fail", 0 0;
v0x28ad450_0 .var/2u "fail1", 0 0;
v0x28ad4f0_0 .net "tb_match", 0 0, L_0x28b2fa0;  alias, 1 drivers
v0x28ad590_0 .var "wavedrom_enable", 0 0;
v0x28ad630_0 .var "wavedrom_title", 511 0;
E_0x2867550/0 .event negedge, v0x28ad220_0;
E_0x2867550/1 .event posedge, v0x28ad220_0;
E_0x2867550 .event/or E_0x2867550/0, E_0x2867550/1;
S_0x28ac840 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28ac510;
 .timescale -12 -12;
v0x28aca80_0 .var/2s "i", 31 0;
E_0x28673f0 .event posedge, v0x28ad220_0;
S_0x28acb80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28ac510;
 .timescale -12 -12;
v0x28acd80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28ace60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28ac510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28ad810 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2854320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28b14e0 .functor AND 1, v0x28ad180_0, v0x28ad2c0_0, C4<1>, C4<1>;
L_0x28b1790 .functor NOT 1, v0x28ad040_0, C4<0>, C4<0>, C4<0>;
L_0x28b1820 .functor NOT 1, v0x28ad0e0_0, C4<0>, C4<0>, C4<0>;
L_0x28b19a0 .functor AND 1, L_0x28b1790, L_0x28b1820, C4<1>, C4<1>;
L_0x28b1ae0 .functor AND 1, L_0x28b19a0, v0x28ad180_0, C4<1>, C4<1>;
L_0x28b1ba0 .functor OR 1, L_0x28b14e0, L_0x28b1ae0, C4<0>, C4<0>;
L_0x28b1d40 .functor NOT 1, v0x28ad0e0_0, C4<0>, C4<0>, C4<0>;
L_0x28b1db0 .functor OR 1, L_0x28b1d40, v0x28ad2c0_0, C4<0>, C4<0>;
L_0x28b1ec0 .functor AND 1, v0x28ad180_0, L_0x28b1db0, C4<1>, C4<1>;
L_0x28b1f80 .functor NOT 1, v0x28ad040_0, C4<0>, C4<0>, C4<0>;
L_0x28b2160 .functor OR 1, L_0x28b1f80, v0x28ad0e0_0, C4<0>, C4<0>;
L_0x28b21d0 .functor AND 1, L_0x28b1ec0, L_0x28b2160, C4<1>, C4<1>;
L_0x28b2350 .functor NOT 1, v0x28ad0e0_0, C4<0>, C4<0>, C4<0>;
L_0x28b23c0 .functor OR 1, L_0x28b2350, v0x28ad2c0_0, C4<0>, C4<0>;
L_0x28b22e0 .functor AND 1, v0x28ad180_0, L_0x28b23c0, C4<1>, C4<1>;
L_0x28b2550 .functor NOT 1, v0x28ad040_0, C4<0>, C4<0>, C4<0>;
L_0x28b2650 .functor OR 1, L_0x28b2550, v0x28ad2c0_0, C4<0>, C4<0>;
L_0x28b2710 .functor AND 1, L_0x28b22e0, L_0x28b2650, C4<1>, C4<1>;
L_0x28b28c0 .functor XNOR 1, L_0x28b21d0, L_0x28b2710, C4<0>, C4<0>;
v0x28ad9d0_0 .net *"_ivl_12", 0 0, L_0x28b1d40;  1 drivers
v0x28adab0_0 .net *"_ivl_14", 0 0, L_0x28b1db0;  1 drivers
v0x28adb90_0 .net *"_ivl_16", 0 0, L_0x28b1ec0;  1 drivers
v0x28adc80_0 .net *"_ivl_18", 0 0, L_0x28b1f80;  1 drivers
v0x28add60_0 .net *"_ivl_2", 0 0, L_0x28b1790;  1 drivers
v0x28ade90_0 .net *"_ivl_20", 0 0, L_0x28b2160;  1 drivers
v0x28adf70_0 .net *"_ivl_24", 0 0, L_0x28b2350;  1 drivers
v0x28ae050_0 .net *"_ivl_26", 0 0, L_0x28b23c0;  1 drivers
v0x28ae130_0 .net *"_ivl_28", 0 0, L_0x28b22e0;  1 drivers
v0x28ae2a0_0 .net *"_ivl_30", 0 0, L_0x28b2550;  1 drivers
v0x28ae380_0 .net *"_ivl_32", 0 0, L_0x28b2650;  1 drivers
v0x28ae460_0 .net *"_ivl_36", 0 0, L_0x28b28c0;  1 drivers
L_0x7f1d024d4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28ae520_0 .net *"_ivl_38", 0 0, L_0x7f1d024d4060;  1 drivers
v0x28ae600_0 .net *"_ivl_4", 0 0, L_0x28b1820;  1 drivers
v0x28ae6e0_0 .net *"_ivl_6", 0 0, L_0x28b19a0;  1 drivers
v0x28ae7c0_0 .net "a", 0 0, v0x28ad040_0;  alias, 1 drivers
v0x28ae860_0 .net "b", 0 0, v0x28ad0e0_0;  alias, 1 drivers
v0x28aea60_0 .net "c", 0 0, v0x28ad180_0;  alias, 1 drivers
v0x28aeb50_0 .net "d", 0 0, v0x28ad2c0_0;  alias, 1 drivers
v0x28aec40_0 .net "out_pos", 0 0, L_0x28b29d0;  alias, 1 drivers
v0x28aed00_0 .net "out_sop", 0 0, L_0x28b1ba0;  alias, 1 drivers
v0x28aedc0_0 .net "pos0", 0 0, L_0x28b21d0;  1 drivers
v0x28aee80_0 .net "pos1", 0 0, L_0x28b2710;  1 drivers
v0x28aef40_0 .net "sop0", 0 0, L_0x28b14e0;  1 drivers
v0x28af000_0 .net "sop1", 0 0, L_0x28b1ae0;  1 drivers
L_0x28b29d0 .functor MUXZ 1, L_0x7f1d024d4060, L_0x28b21d0, L_0x28b28c0, C4<>;
S_0x28af180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2854320;
 .timescale -12 -12;
E_0x28509f0 .event anyedge, v0x28aff70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28aff70_0;
    %nor/r;
    %assign/vec4 v0x28aff70_0, 0;
    %wait E_0x28509f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28ac510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ad3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28ad450_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28ac510;
T_4 ;
    %wait E_0x2867550;
    %load/vec4 v0x28ad4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28ad3b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28ac510;
T_5 ;
    %wait E_0x28673f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %wait E_0x28673f0;
    %load/vec4 v0x28ad3b0_0;
    %store/vec4 v0x28ad450_0, 0, 1;
    %fork t_1, S_0x28ac840;
    %jmp t_0;
    .scope S_0x28ac840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28aca80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28aca80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28673f0;
    %load/vec4 v0x28aca80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28aca80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28aca80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28ac510;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2867550;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28ad2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28ad0e0_0, 0;
    %assign/vec4 v0x28ad040_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28ad3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28ad450_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2854320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28afb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28aff70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2854320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28afb10_0;
    %inv;
    %store/vec4 v0x28afb10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2854320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28ad220_0, v0x28b01f0_0, v0x28af930_0, v0x28af9d0_0, v0x28afa70_0, v0x28afbb0_0, v0x28afe30_0, v0x28afd90_0, v0x28afcf0_0, v0x28afc50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2854320;
T_9 ;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2854320;
T_10 ;
    %wait E_0x2867550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28afed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
    %load/vec4 v0x28b0120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28afed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28afe30_0;
    %load/vec4 v0x28afe30_0;
    %load/vec4 v0x28afd90_0;
    %xor;
    %load/vec4 v0x28afe30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28afcf0_0;
    %load/vec4 v0x28afcf0_0;
    %load/vec4 v0x28afc50_0;
    %xor;
    %load/vec4 v0x28afcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28afed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28afed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
