Timing Analyzer report for cvi_ciris
Sun Jun 18 22:57:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_avalon_sv_i'
 13. Slow 1200mV 85C Model Setup: 'clk_itu_i'
 14. Slow 1200mV 85C Model Hold: 'clk_itu_i'
 15. Slow 1200mV 85C Model Hold: 'clk_avalon_sv_i'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_avalon_sv_i'
 24. Slow 1200mV 0C Model Setup: 'clk_itu_i'
 25. Slow 1200mV 0C Model Hold: 'clk_avalon_sv_i'
 26. Slow 1200mV 0C Model Hold: 'clk_itu_i'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_avalon_sv_i'
 34. Fast 1200mV 0C Model Setup: 'clk_itu_i'
 35. Fast 1200mV 0C Model Hold: 'clk_itu_i'
 36. Fast 1200mV 0C Model Hold: 'clk_avalon_sv_i'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; cvi_ciris                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                           ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+
; Clock Name      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets             ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+
; clk_avalon_sv_i ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_avalon_sv_i } ;
; clk_itu_i       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_itu_i }       ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                             ;
+------------+-----------------+-----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name      ; Note                                                          ;
+------------+-----------------+-----------------+---------------------------------------------------------------+
; 151.52 MHz ; 151.52 MHz      ; clk_avalon_sv_i ;                                                               ;
; 254.0 MHz  ; 250.0 MHz       ; clk_itu_i       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------+
; Slow 1200mV 85C Model Setup Summary      ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk_avalon_sv_i ; -5.600 ; -223.658      ;
; clk_itu_i       ; -2.937 ; -190.582      ;
+-----------------+--------+---------------+


+-----------------------------------------+
; Slow 1200mV 85C Model Hold Summary      ;
+-----------------+-------+---------------+
; Clock           ; Slack ; End Point TNS ;
+-----------------+-------+---------------+
; clk_itu_i       ; 0.335 ; 0.000         ;
; clk_avalon_sv_i ; 0.384 ; 0.000         ;
+-----------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------------+--------+------------------------+
; Clock           ; Slack  ; End Point TNS          ;
+-----------------+--------+------------------------+
; clk_itu_i       ; -3.000 ; -181.984               ;
; clk_avalon_sv_i ; -3.000 ; -116.203               ;
+-----------------+--------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_avalon_sv_i'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[1]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[0]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[2]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[5]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[6]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[4]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[3]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -5.600 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[7]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.022      ; 6.620      ;
; -4.885 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                                                     ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.041      ; 5.924      ;
; -4.884 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                                                   ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.041      ; 5.923      ;
; -4.883 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.041      ; 5.922      ;
; -4.357 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.054      ; 5.409      ;
; -4.355 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.054      ; 5.407      ;
; -3.932 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.373     ; 4.557      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.930 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.856      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.846 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.772      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.830 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.756      ;
; -3.792 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.698      ;
; -3.781 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.707      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.718 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.644      ;
; -3.704 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.610      ;
; -3.700 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.626      ;
; -3.688 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.594      ;
; -3.684 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.610      ;
; -3.590 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.507      ;
; -3.585 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[3]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.068     ; 4.515      ;
; -3.576 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.482      ;
; -3.572 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.498      ;
; -3.566 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.483      ;
; -3.550 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.467      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.530 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.456      ;
; -3.511 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.041      ; 4.550      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.443 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.369      ;
; -3.438 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.355      ;
; -3.423 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.340      ;
; -3.388 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.294      ;
; -3.385 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.302      ;
; -3.384 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.310      ;
; -3.369 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.286      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.340 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.266      ;
; -3.335 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[3]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.068     ; 4.265      ;
; -3.305 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.211      ;
; -3.294 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.220      ;
; -3.257 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.174      ;
; -3.250 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.167      ;
; -3.219 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.079     ; 4.138      ;
; -3.218 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.218      ; 4.474      ;
; -3.209 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.126      ;
; -3.198 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.092     ; 4.104      ;
; -3.195 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.081     ; 4.112      ;
; -3.194 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.120      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_itu_i'                                                                                                                                  ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.937 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.263      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.926 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.252      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.914 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.240      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.889 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.215      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.801 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.127      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.691 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.017      ;
; -2.679 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.005      ;
; -2.679 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.005      ;
; -2.679 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.005      ;
; -2.679 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.328      ; 4.005      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_itu_i'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; bt656_decoder:bt656_decoder|dout_data[0]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.002      ;
; 0.385 ; bt656_decoder:bt656_decoder|state.IDLE                                ; bt656_decoder:bt656_decoder|state.IDLE                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                           ; bt656_decoder:bt656_decoder|state.FIRST_ROW                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.669      ;
; 0.394 ; bt656_decoder:bt656_decoder|dout_eop                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.450      ; 1.066      ;
; 0.394 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[0] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.435      ; 1.051      ;
; 0.400 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.436      ; 1.058      ;
; 0.402 ; bt656_decoder:bt656_decoder|first_row_valid_ff                        ; bt656_decoder:bt656_decoder|first_row_valid_ff                                                                                                                           ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|row_valid_ff                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bt656_decoder:bt656_decoder|dout_eop                                  ; bt656_decoder:bt656_decoder|dout_eop                                                                                                                                     ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bt656_decoder:bt656_decoder|v_bit_ff                                  ; bt656_decoder:bt656_decoder|v_bit_ff                                                                                                                                     ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; bt656_decoder:bt656_decoder|frame_active_ff                           ; bt656_decoder:bt656_decoder|frame_active_ff                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.669      ;
; 0.438 ; bt656_decoder:bt656_decoder|data_shift_reg~22                         ; bt656_decoder:bt656_decoder|data_shift_reg~14                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.709      ;
; 0.480 ; bt656_decoder:bt656_decoder|v_bit_ff                                  ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.747      ;
; 0.553 ; bt656_decoder:bt656_decoder|avst_data_buff[3]                         ; bt656_decoder:bt656_decoder|dout_data[3]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.820      ;
; 0.553 ; bt656_decoder:bt656_decoder|avst_data_buff[4]                         ; bt656_decoder:bt656_decoder|dout_data[4]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; bt656_decoder:bt656_decoder|avst_data_buff[1]                         ; bt656_decoder:bt656_decoder|dout_data[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; bt656_decoder:bt656_decoder|avst_data_buff[2]                         ; bt656_decoder:bt656_decoder|dout_data[2]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; bt656_decoder:bt656_decoder|avst_data_buff[5]                         ; bt656_decoder:bt656_decoder|dout_data[5]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.821      ;
; 0.554 ; bt656_decoder:bt656_decoder|avst_data_buff[7]                         ; bt656_decoder:bt656_decoder|dout_data[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.821      ;
; 0.557 ; bt656_decoder:bt656_decoder|data_shift_reg~11                         ; bt656_decoder:bt656_decoder|data_shift_reg~3                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.824      ;
; 0.559 ; bt656_decoder:bt656_decoder|data_shift_reg~20                         ; bt656_decoder:bt656_decoder|data_shift_reg~12                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.825      ;
; 0.575 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.436      ; 1.233      ;
; 0.592 ; bt656_decoder:bt656_decoder|avst_data_buff[6]                         ; bt656_decoder:bt656_decoder|dout_data[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.859      ;
; 0.604 ; bt656_decoder:bt656_decoder|data_shift_reg~17                         ; bt656_decoder:bt656_decoder|data_shift_reg~9                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.871      ;
; 0.604 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|first_row_valid_ff                                                                                                                           ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.871      ;
; 0.607 ; bt656_decoder:bt656_decoder|data_shift_reg~12                         ; bt656_decoder:bt656_decoder|data_shift_reg~4                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; bt656_decoder:bt656_decoder|data_shift_reg~10                         ; bt656_decoder:bt656_decoder|data_shift_reg~2                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; bt656_decoder:bt656_decoder|data_shift_reg~16                         ; bt656_decoder:bt656_decoder|data_shift_reg~8                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; bt656_decoder:bt656_decoder|data_shift_reg~21                         ; bt656_decoder:bt656_decoder|data_shift_reg~13                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.874      ;
; 0.613 ; bt656_decoder:bt656_decoder|data_shift_reg~18                         ; bt656_decoder:bt656_decoder|data_shift_reg~10                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.880      ;
; 0.616 ; bt656_decoder:bt656_decoder|dout_data[7]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.283      ;
; 0.620 ; bt656_decoder:bt656_decoder|dout_data[1]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.287      ;
; 0.632 ; bt656_decoder:bt656_decoder|data_shift_reg~19                         ; bt656_decoder:bt656_decoder|data_shift_reg~11                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.899      ;
; 0.634 ; bt656_decoder:bt656_decoder|dout_data[5]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.301      ;
; 0.638 ; bt656_decoder:bt656_decoder|avst_data_buff[0]                         ; bt656_decoder:bt656_decoder|dout_data[0]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 0.905      ;
; 0.638 ; bt656_decoder:bt656_decoder|width_cnt[13]                             ; bt656_decoder:bt656_decoder|width_cnt[13]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; bt656_decoder:bt656_decoder|width_cnt[5]                              ; bt656_decoder:bt656_decoder|width_cnt[5]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; bt656_decoder:bt656_decoder|width_cnt[3]                              ; bt656_decoder:bt656_decoder|width_cnt[3]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; bt656_decoder:bt656_decoder|height_cnt[13]                            ; bt656_decoder:bt656_decoder|height_cnt[13]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; bt656_decoder:bt656_decoder|width_cnt[11]                             ; bt656_decoder:bt656_decoder|width_cnt[11]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; bt656_decoder:bt656_decoder|height_cnt[5]                             ; bt656_decoder:bt656_decoder|height_cnt[5]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; bt656_decoder:bt656_decoder|height_cnt[3]                             ; bt656_decoder:bt656_decoder|height_cnt[3]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.922      ;
; 0.639 ; bt656_decoder:bt656_decoder|width_cnt[1]                              ; bt656_decoder:bt656_decoder|width_cnt[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.923      ;
; 0.640 ; bt656_decoder:bt656_decoder|width_cnt[15]                             ; bt656_decoder:bt656_decoder|width_cnt[15]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; bt656_decoder:bt656_decoder|height_cnt[11]                            ; bt656_decoder:bt656_decoder|height_cnt[11]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; bt656_decoder:bt656_decoder|height_cnt[1]                             ; bt656_decoder:bt656_decoder|height_cnt[1]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; bt656_decoder:bt656_decoder|width_cnt[6]                              ; bt656_decoder:bt656_decoder|width_cnt[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; bt656_decoder:bt656_decoder|height_cnt[15]                            ; bt656_decoder:bt656_decoder|height_cnt[15]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; bt656_decoder:bt656_decoder|height_cnt[6]                             ; bt656_decoder:bt656_decoder|height_cnt[6]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; bt656_decoder:bt656_decoder|width_cnt[9]                              ; bt656_decoder:bt656_decoder|width_cnt[9]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; bt656_decoder:bt656_decoder|width_cnt[7]                              ; bt656_decoder:bt656_decoder|width_cnt[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.925      ;
; 0.642 ; bt656_decoder:bt656_decoder|height_cnt[9]                             ; bt656_decoder:bt656_decoder|height_cnt[9]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.925      ;
; 0.642 ; bt656_decoder:bt656_decoder|height_cnt[7]                             ; bt656_decoder:bt656_decoder|height_cnt[7]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; bt656_decoder:bt656_decoder|width_cnt[4]                              ; bt656_decoder:bt656_decoder|width_cnt[4]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; bt656_decoder:bt656_decoder|width_cnt[2]                              ; bt656_decoder:bt656_decoder|width_cnt[2]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; bt656_decoder:bt656_decoder|width_cnt[0]                              ; bt656_decoder:bt656_decoder|width_cnt[0]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.927      ;
; 0.644 ; bt656_decoder:bt656_decoder|width_cnt[14]                             ; bt656_decoder:bt656_decoder|width_cnt[14]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; bt656_decoder:bt656_decoder|width_cnt[12]                             ; bt656_decoder:bt656_decoder|width_cnt[12]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; bt656_decoder:bt656_decoder|height_cnt[4]                             ; bt656_decoder:bt656_decoder|height_cnt[4]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; bt656_decoder:bt656_decoder|height_cnt[2]                             ; bt656_decoder:bt656_decoder|height_cnt[2]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.927      ;
; 0.644 ; bt656_decoder:bt656_decoder|width_cnt[10]                             ; bt656_decoder:bt656_decoder|width_cnt[10]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; bt656_decoder:bt656_decoder|width_cnt[8]                              ; bt656_decoder:bt656_decoder|width_cnt[8]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.928      ;
; 0.645 ; bt656_decoder:bt656_decoder|height_cnt[14]                            ; bt656_decoder:bt656_decoder|height_cnt[14]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; bt656_decoder:bt656_decoder|height_cnt[12]                            ; bt656_decoder:bt656_decoder|height_cnt[12]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; bt656_decoder:bt656_decoder|height_cnt[10]                            ; bt656_decoder:bt656_decoder|height_cnt[10]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.928      ;
; 0.645 ; bt656_decoder:bt656_decoder|height_cnt[8]                             ; bt656_decoder:bt656_decoder|height_cnt[8]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.928      ;
; 0.651 ; bt656_decoder:bt656_decoder|itu_data_ff[7]                            ; bt656_decoder:bt656_decoder|dout_data[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.917      ;
; 0.654 ; bt656_decoder:bt656_decoder|itu_data_ff[7]                            ; bt656_decoder:bt656_decoder|avst_data_buff[7]                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.920      ;
; 0.658 ; bt656_decoder:bt656_decoder|dout_data[2]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.325      ;
; 0.660 ; bt656_decoder:bt656_decoder|dout_data[4]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.327      ;
; 0.666 ; bt656_decoder:bt656_decoder|height_cnt[0]                             ; bt656_decoder:bt656_decoder|height_cnt[0]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.097      ; 0.949      ;
; 0.668 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 0.934      ;
; 0.669 ; bt656_decoder:bt656_decoder|dout_data[3]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.336      ;
; 0.694 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.IDLE                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.978      ;
; 0.701 ; bt656_decoder:bt656_decoder|dout_data[6]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.445      ; 1.368      ;
; 0.710 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 0.994      ;
; 0.738 ; bt656_decoder:bt656_decoder|data_shift_reg~9                          ; bt656_decoder:bt656_decoder|data_shift_reg~1                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 1.005      ;
; 0.751 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.436      ; 1.409      ;
; 0.763 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.END                                                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.512      ; 1.461      ;
; 0.767 ; bt656_decoder:bt656_decoder|data_shift_reg~14                         ; bt656_decoder:bt656_decoder|data_shift_reg~6                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 1.034      ;
; 0.769 ; bt656_decoder:bt656_decoder|data_shift_reg~8                          ; bt656_decoder:bt656_decoder|data_shift_reg~0                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 1.036      ;
; 0.783 ; bt656_decoder:bt656_decoder|itu_data_ff[6]                            ; bt656_decoder:bt656_decoder|avst_data_buff[6]                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.049      ;
; 0.783 ; bt656_decoder:bt656_decoder|itu_data_ff[6]                            ; bt656_decoder:bt656_decoder|dout_data[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.049      ;
; 0.789 ; bt656_decoder:bt656_decoder|state.IDLE                                ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 1.073      ;
; 0.809 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.512      ; 1.507      ;
; 0.818 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.436      ; 1.476      ;
; 0.828 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.094      ;
; 0.832 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.098      ;
; 0.832 ; bt656_decoder:bt656_decoder|data_shift_reg~13                         ; bt656_decoder:bt656_decoder|data_shift_reg~5                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.081      ; 1.099      ;
; 0.835 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.101      ;
; 0.841 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.107      ;
; 0.842 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.080      ; 1.108      ;
; 0.862 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.DATA                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.512      ; 1.560      ;
; 0.896 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                           ; bt656_decoder:bt656_decoder|state.DATA                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 1.180      ;
; 0.904 ; bt656_decoder:bt656_decoder|data_shift_reg~23                         ; bt656_decoder:bt656_decoder|sav_ff                                                                                                                                       ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.082      ; 1.172      ;
; 0.911 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.436      ; 1.569      ;
; 0.919 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 1.203      ;
; 0.925 ; bt656_decoder:bt656_decoder|data_shift_reg~22                         ; bt656_decoder:bt656_decoder|sav_ff                                                                                                                                       ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.082      ; 1.193      ;
; 0.947 ; bt656_decoder:bt656_decoder|width_cnt[0]                              ; bt656_decoder:bt656_decoder|width_cnt[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.098      ; 1.231      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_avalon_sv_i'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; 0.384 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                                                     ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                      ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                  ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 0.669      ;
; 0.390 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                     ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                                                   ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                        ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                               ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.080      ; 0.669      ;
; 0.423 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.011      ;
; 0.432 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.020      ;
; 0.435 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.023      ;
; 0.451 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.718      ;
; 0.466 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.054      ;
; 0.474 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.062      ;
; 0.476 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.064      ;
; 0.488 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[0]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|write_control                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.755      ;
; 0.503 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[1]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 0.841      ;
; 0.511 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[4]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 0.849      ;
; 0.538 ; bt656_decoder:bt656_decoder|width_o[2]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[26]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.866      ;
; 0.538 ; bt656_decoder:bt656_decoder|width_o[0]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[24]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.865      ;
; 0.539 ; bt656_decoder:bt656_decoder|width_o[11]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[11]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.866      ;
; 0.539 ; bt656_decoder:bt656_decoder|height_o[11]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[43]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.866      ;
; 0.539 ; bt656_decoder:bt656_decoder|height_o[7]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[51]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.866      ;
; 0.539 ; bt656_decoder:bt656_decoder|height_o[10]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[42]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.867      ;
; 0.539 ; bt656_decoder:bt656_decoder|width_o[14]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[2]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.867      ;
; 0.539 ; bt656_decoder:bt656_decoder|height_o[0]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[56]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.866      ;
; 0.539 ; bt656_decoder:bt656_decoder|height_o[5]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[49]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.866      ;
; 0.539 ; bt656_decoder:bt656_decoder|width_o[13]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[1]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.866      ;
; 0.540 ; bt656_decoder:bt656_decoder|width_o[7]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[19]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.867      ;
; 0.540 ; bt656_decoder:bt656_decoder|height_o[2]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[58]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.868      ;
; 0.540 ; bt656_decoder:bt656_decoder|height_o[14]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[34]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.868      ;
; 0.540 ; bt656_decoder:bt656_decoder|height_o[12]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[32]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.867      ;
; 0.541 ; bt656_decoder:bt656_decoder|width_o[12]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[0]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.868      ;
; 0.541 ; bt656_decoder:bt656_decoder|height_o[1]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[57]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.868      ;
; 0.542 ; bt656_decoder:bt656_decoder|width_o[1]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[25]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.869      ;
; 0.552 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[0]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[0]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.113      ; 0.891      ;
; 0.575 ; bt656_decoder:bt656_decoder|width_o[6]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[18]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.903      ;
; 0.576 ; bt656_decoder:bt656_decoder|width_o[3]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[27]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.903      ;
; 0.576 ; bt656_decoder:bt656_decoder|height_o[15]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[35]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.903      ;
; 0.577 ; bt656_decoder:bt656_decoder|width_o[10]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[10]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 0.905      ;
; 0.577 ; bt656_decoder:bt656_decoder|width_o[4]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[16]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.904      ;
; 0.577 ; bt656_decoder:bt656_decoder|height_o[13]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[33]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.904      ;
; 0.578 ; bt656_decoder:bt656_decoder|height_o[8]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[40]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.905      ;
; 0.648 ; bt656_decoder:bt656_decoder|height_o[3]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[59]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.975      ;
; 0.648 ; bt656_decoder:bt656_decoder|width_o[5]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[17]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.975      ;
; 0.654 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.921      ;
; 0.660 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 0.927      ;
; 0.695 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 0.979      ;
; 0.701 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                     ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 0.985      ;
; 0.719 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[7]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 1.057      ;
; 0.721 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[6]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 1.059      ;
; 0.721 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[3]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 1.059      ;
; 0.726 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[5]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 1.064      ;
; 0.730 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.099      ; 1.015      ;
; 0.732 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[2]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.112      ; 1.070      ;
; 0.739 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[4]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.990      ;
; 0.739 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[3]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.990      ;
; 0.745 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[1]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.996      ;
; 0.746 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[5]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.997      ;
; 0.747 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[2]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.998      ;
; 0.747 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[7]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.998      ;
; 0.748 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[6]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 0.999      ;
; 0.749 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[0]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.065      ; 1.000      ;
; 0.762 ; bt656_decoder:bt656_decoder|width_o[8]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[8]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 1.089      ;
; 0.762 ; bt656_decoder:bt656_decoder|width_o[9]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[9]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 1.089      ;
; 0.763 ; bt656_decoder:bt656_decoder|height_o[6]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[50]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.102      ; 1.091      ;
; 0.763 ; bt656_decoder:bt656_decoder|height_o[4]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[48]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 1.090      ;
; 0.765 ; bt656_decoder:bt656_decoder|height_o[9]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[41]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 1.092      ;
; 0.778 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.080      ; 1.044      ;
; 0.778 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.045      ;
; 0.797 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.064      ;
; 0.814 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.081      ;
; 0.820 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.087      ;
; 0.848 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.080      ; 1.114      ;
; 0.901 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.168      ;
; 0.905 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[7]                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.172      ;
; 0.913 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.180      ;
; 0.923 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                        ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.190      ;
; 0.932 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.199      ;
; 0.972 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[2]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.093      ; 1.251      ;
; 0.972 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.239      ;
; 0.974 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[0]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.093      ; 1.253      ;
; 0.984 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.251      ;
; 0.987 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.254      ;
; 0.989 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.256      ;
; 0.992 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.259      ;
; 1.007 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                        ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.274      ;
; 1.017 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                      ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.284      ;
; 1.027 ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                        ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.294      ;
; 1.030 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.366      ; 1.618      ;
; 1.043 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[5]                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.082      ; 1.311      ;
; 1.045 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                      ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 1.329      ;
; 1.054 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.080      ; 1.320      ;
; 1.056 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.081      ; 1.323      ;
; 1.059 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.098      ; 1.343      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                              ;
+------------+-----------------+-----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name      ; Note                                                          ;
+------------+-----------------+-----------------+---------------------------------------------------------------+
; 166.36 MHz ; 166.36 MHz      ; clk_avalon_sv_i ;                                                               ;
; 275.56 MHz ; 250.0 MHz       ; clk_itu_i       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow 1200mV 0C Model Setup Summary       ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk_avalon_sv_i ; -5.011 ; -198.216      ;
; clk_itu_i       ; -2.629 ; -164.725      ;
+-----------------+--------+---------------+


+-----------------------------------------+
; Slow 1200mV 0C Model Hold Summary       ;
+-----------------+-------+---------------+
; Clock           ; Slack ; End Point TNS ;
+-----------------+-------+---------------+
; clk_avalon_sv_i ; 0.337 ; 0.000         ;
; clk_itu_i       ; 0.338 ; 0.000         ;
+-----------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------+--------+-----------------------+
; Clock           ; Slack  ; End Point TNS         ;
+-----------------+--------+-----------------------+
; clk_itu_i       ; -3.000 ; -181.852              ;
; clk_avalon_sv_i ; -3.000 ; -116.159              ;
+-----------------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_avalon_sv_i'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[1]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[0]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[2]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[5]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[6]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[4]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[3]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -5.011 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[7]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.032      ; 6.042      ;
; -4.347 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                                                     ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.051      ; 5.397      ;
; -4.345 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.051      ; 5.395      ;
; -4.337 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                                                   ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.051      ; 5.387      ;
; -3.863 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.063      ; 4.925      ;
; -3.862 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.063      ; 4.924      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.539 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.474      ;
; -3.489 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.329     ; 4.159      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.432 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.367      ;
; -3.416 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.083     ; 4.332      ;
; -3.402 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.337      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.391 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.326      ;
; -3.309 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.083     ; 4.225      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.307 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.242      ;
; -3.295 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.230      ;
; -3.268 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.083     ; 4.184      ;
; -3.254 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.189      ;
; -3.234 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.161      ;
; -3.184 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.083     ; 4.100      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.177 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.112      ;
; -3.170 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.105      ;
; -3.169 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[3]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.061     ; 4.107      ;
; -3.127 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.054      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 4.045      ;
; -3.102 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.051      ; 4.152      ;
; -3.086 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.013      ;
; -3.083 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 4.010      ;
; -3.054 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.083     ; 3.970      ;
; -3.040 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.975      ;
; -3.002 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 3.929      ;
; -2.987 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.083     ; 3.903      ;
; -2.976 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 3.903      ;
; -2.973 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.908      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.957 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.064     ; 3.892      ;
; -2.935 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 3.862      ;
; -2.909 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[3]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.061     ; 3.847      ;
; -2.886 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.192      ; 4.108      ;
; -2.872 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 3.799      ;
; -2.851 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.072     ; 3.778      ;
; -2.849 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.475     ; 3.373      ;
; -2.849 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.475     ; 3.373      ;
; -2.849 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.475     ; 3.373      ;
; -2.849 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.475     ; 3.373      ;
; -2.849 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.475     ; 3.373      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_itu_i'                                                                                                                                   ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.629 ; bt656_decoder:bt656_decoder|data_shift_reg~7  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.931      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.528 ; bt656_decoder:bt656_decoder|data_shift_reg~1  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.830      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.527 ; bt656_decoder:bt656_decoder|data_shift_reg~5  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.829      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.517 ; bt656_decoder:bt656_decoder|data_shift_reg~0  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.819      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.426 ; bt656_decoder:bt656_decoder|data_shift_reg~4  ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.728      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.403 ; bt656_decoder:bt656_decoder|data_shift_reg~11 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.705      ;
; -2.394 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.696      ;
; -2.394 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.696      ;
; -2.394 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.696      ;
; -2.394 ; bt656_decoder:bt656_decoder|data_shift_reg~10 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.303      ; 3.696      ;
+--------+-----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_avalon_sv_i'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; 0.337 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                                                     ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                      ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                  ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.597      ;
; 0.349 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                     ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                                                   ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.608      ;
; 0.354 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                        ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                               ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.597      ;
; 0.408 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.651      ;
; 0.427 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 0.951      ;
; 0.436 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 0.960      ;
; 0.438 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 0.962      ;
; 0.440 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[0]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|write_control                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.683      ;
; 0.459 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[1]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.770      ;
; 0.466 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[4]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.777      ;
; 0.469 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 0.993      ;
; 0.476 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 1.000      ;
; 0.477 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 1.001      ;
; 0.490 ; bt656_decoder:bt656_decoder|height_o[11]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[43]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.790      ;
; 0.490 ; bt656_decoder:bt656_decoder|width_o[2]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[26]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.790      ;
; 0.491 ; bt656_decoder:bt656_decoder|width_o[11]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[11]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.791      ;
; 0.491 ; bt656_decoder:bt656_decoder|height_o[7]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[51]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.791      ;
; 0.491 ; bt656_decoder:bt656_decoder|height_o[0]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[56]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.790      ;
; 0.491 ; bt656_decoder:bt656_decoder|width_o[0]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[24]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.790      ;
; 0.492 ; bt656_decoder:bt656_decoder|width_o[7]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[19]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.792      ;
; 0.492 ; bt656_decoder:bt656_decoder|height_o[2]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[58]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.792      ;
; 0.492 ; bt656_decoder:bt656_decoder|height_o[10]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[42]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.792      ;
; 0.492 ; bt656_decoder:bt656_decoder|width_o[14]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[2]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.792      ;
; 0.492 ; bt656_decoder:bt656_decoder|height_o[5]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[49]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.791      ;
; 0.492 ; bt656_decoder:bt656_decoder|width_o[13]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[1]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.791      ;
; 0.493 ; bt656_decoder:bt656_decoder|height_o[14]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[34]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.793      ;
; 0.493 ; bt656_decoder:bt656_decoder|height_o[12]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[32]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.792      ;
; 0.493 ; bt656_decoder:bt656_decoder|height_o[1]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[57]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.792      ;
; 0.494 ; bt656_decoder:bt656_decoder|width_o[12]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[0]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.793      ;
; 0.495 ; bt656_decoder:bt656_decoder|width_o[1]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[25]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.794      ;
; 0.501 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[0]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[0]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.101      ; 0.813      ;
; 0.525 ; bt656_decoder:bt656_decoder|width_o[3]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[27]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.825      ;
; 0.525 ; bt656_decoder:bt656_decoder|height_o[15]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[35]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.825      ;
; 0.525 ; bt656_decoder:bt656_decoder|width_o[6]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[18]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.825      ;
; 0.526 ; bt656_decoder:bt656_decoder|width_o[10]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[10]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.826      ;
; 0.526 ; bt656_decoder:bt656_decoder|width_o[4]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[16]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.825      ;
; 0.527 ; bt656_decoder:bt656_decoder|height_o[13]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[33]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.826      ;
; 0.528 ; bt656_decoder:bt656_decoder|height_o[8]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[40]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.827      ;
; 0.597 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 0.841      ;
; 0.599 ; bt656_decoder:bt656_decoder|height_o[3]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[59]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.899      ;
; 0.599 ; bt656_decoder:bt656_decoder|width_o[5]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[17]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.898      ;
; 0.603 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 0.847      ;
; 0.632 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.891      ;
; 0.645 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                     ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 0.904      ;
; 0.666 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[7]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.977      ;
; 0.669 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[6]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.980      ;
; 0.669 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[3]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.980      ;
; 0.673 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[5]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.984      ;
; 0.675 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 0.935      ;
; 0.676 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[2]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.100      ; 0.987      ;
; 0.685 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[4]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.912      ;
; 0.685 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[3]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.912      ;
; 0.691 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[1]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.918      ;
; 0.692 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[5]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.919      ;
; 0.693 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[2]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.920      ;
; 0.693 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[7]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.920      ;
; 0.694 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[6]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.921      ;
; 0.696 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[0]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.056      ; 0.923      ;
; 0.701 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.944      ;
; 0.708 ; bt656_decoder:bt656_decoder|width_o[8]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[8]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 1.007      ;
; 0.709 ; bt656_decoder:bt656_decoder|height_o[6]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[50]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.089      ; 1.009      ;
; 0.709 ; bt656_decoder:bt656_decoder|width_o[9]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[9]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 1.008      ;
; 0.710 ; bt656_decoder:bt656_decoder|height_o[4]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[48]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 1.009      ;
; 0.712 ; bt656_decoder:bt656_decoder|height_o[9]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[41]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 1.011      ;
; 0.715 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.958      ;
; 0.724 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 0.967      ;
; 0.753 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 0.997      ;
; 0.762 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 1.006      ;
; 0.775 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.018      ;
; 0.817 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[7]                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.060      ;
; 0.824 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.067      ;
; 0.824 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.067      ;
; 0.847 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.090      ;
; 0.852 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                        ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.095      ;
; 0.883 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 1.127      ;
; 0.887 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 1.131      ;
; 0.891 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 1.135      ;
; 0.898 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 1.142      ;
; 0.902 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.073      ; 1.146      ;
; 0.904 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[2]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.084      ; 1.159      ;
; 0.906 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[0]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.084      ; 1.161      ;
; 0.925 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                      ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.168      ;
; 0.926 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                        ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.169      ;
; 0.942 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[7]                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.074      ; 1.187      ;
; 0.943 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.323      ; 1.467      ;
; 0.943 ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                        ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.186      ;
; 0.953 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[5]                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.074      ; 1.198      ;
; 0.958 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                      ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.088      ; 1.217      ;
; 0.958 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.201      ;
; 0.966 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.072      ; 1.209      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_itu_i'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; bt656_decoder:bt656_decoder|state.IDLE                                ; bt656_decoder:bt656_decoder|state.IDLE                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                           ; bt656_decoder:bt656_decoder|state.FIRST_ROW                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.597      ;
; 0.347 ; bt656_decoder:bt656_decoder|dout_data[0]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 0.944      ;
; 0.354 ; bt656_decoder:bt656_decoder|frame_active_ff                           ; bt656_decoder:bt656_decoder|frame_active_ff                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bt656_decoder:bt656_decoder|first_row_valid_ff                        ; bt656_decoder:bt656_decoder|first_row_valid_ff                                                                                                                           ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|row_valid_ff                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bt656_decoder:bt656_decoder|dout_eop                                  ; bt656_decoder:bt656_decoder|dout_eop                                                                                                                                     ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; bt656_decoder:bt656_decoder|v_bit_ff                                  ; bt656_decoder:bt656_decoder|v_bit_ff                                                                                                                                     ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.597      ;
; 0.395 ; bt656_decoder:bt656_decoder|dout_eop                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.401      ; 0.997      ;
; 0.400 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[0] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.388      ; 0.990      ;
; 0.403 ; bt656_decoder:bt656_decoder|data_shift_reg~22                         ; bt656_decoder:bt656_decoder|data_shift_reg~14                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.646      ;
; 0.405 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.389      ; 0.995      ;
; 0.442 ; bt656_decoder:bt656_decoder|v_bit_ff                                  ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.685      ;
; 0.508 ; bt656_decoder:bt656_decoder|avst_data_buff[3]                         ; bt656_decoder:bt656_decoder|dout_data[3]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; bt656_decoder:bt656_decoder|avst_data_buff[4]                         ; bt656_decoder:bt656_decoder|dout_data[4]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.751      ;
; 0.509 ; bt656_decoder:bt656_decoder|avst_data_buff[1]                         ; bt656_decoder:bt656_decoder|dout_data[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; bt656_decoder:bt656_decoder|avst_data_buff[2]                         ; bt656_decoder:bt656_decoder|dout_data[2]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; bt656_decoder:bt656_decoder|avst_data_buff[5]                         ; bt656_decoder:bt656_decoder|dout_data[5]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; bt656_decoder:bt656_decoder|avst_data_buff[7]                         ; bt656_decoder:bt656_decoder|dout_data[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.752      ;
; 0.512 ; bt656_decoder:bt656_decoder|data_shift_reg~11                         ; bt656_decoder:bt656_decoder|data_shift_reg~3                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.755      ;
; 0.513 ; bt656_decoder:bt656_decoder|data_shift_reg~20                         ; bt656_decoder:bt656_decoder|data_shift_reg~12                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.756      ;
; 0.547 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.389      ; 1.137      ;
; 0.548 ; bt656_decoder:bt656_decoder|avst_data_buff[6]                         ; bt656_decoder:bt656_decoder|dout_data[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.791      ;
; 0.554 ; bt656_decoder:bt656_decoder|data_shift_reg~10                         ; bt656_decoder:bt656_decoder|data_shift_reg~2                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; bt656_decoder:bt656_decoder|data_shift_reg~21                         ; bt656_decoder:bt656_decoder|data_shift_reg~13                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; bt656_decoder:bt656_decoder|data_shift_reg~17                         ; bt656_decoder:bt656_decoder|data_shift_reg~9                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.799      ;
; 0.558 ; bt656_decoder:bt656_decoder|data_shift_reg~12                         ; bt656_decoder:bt656_decoder|data_shift_reg~4                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.802      ;
; 0.558 ; bt656_decoder:bt656_decoder|data_shift_reg~16                         ; bt656_decoder:bt656_decoder|data_shift_reg~8                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.802      ;
; 0.561 ; bt656_decoder:bt656_decoder|data_shift_reg~18                         ; bt656_decoder:bt656_decoder|data_shift_reg~10                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.805      ;
; 0.564 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|first_row_valid_ff                                                                                                                           ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.807      ;
; 0.581 ; bt656_decoder:bt656_decoder|data_shift_reg~19                         ; bt656_decoder:bt656_decoder|data_shift_reg~11                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.825      ;
; 0.583 ; bt656_decoder:bt656_decoder|avst_data_buff[0]                         ; bt656_decoder:bt656_decoder|dout_data[0]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; bt656_decoder:bt656_decoder|height_cnt[13]                            ; bt656_decoder:bt656_decoder|height_cnt[13]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; bt656_decoder:bt656_decoder|width_cnt[13]                             ; bt656_decoder:bt656_decoder|width_cnt[13]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; bt656_decoder:bt656_decoder|height_cnt[5]                             ; bt656_decoder:bt656_decoder|height_cnt[5]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; bt656_decoder:bt656_decoder|height_cnt[3]                             ; bt656_decoder:bt656_decoder|height_cnt[3]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; bt656_decoder:bt656_decoder|width_cnt[5]                              ; bt656_decoder:bt656_decoder|width_cnt[5]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.842      ;
; 0.583 ; bt656_decoder:bt656_decoder|width_cnt[3]                              ; bt656_decoder:bt656_decoder|width_cnt[3]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.842      ;
; 0.584 ; bt656_decoder:bt656_decoder|height_cnt[15]                            ; bt656_decoder:bt656_decoder|height_cnt[15]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; bt656_decoder:bt656_decoder|width_cnt[15]                             ; bt656_decoder:bt656_decoder|width_cnt[15]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; bt656_decoder:bt656_decoder|height_cnt[11]                            ; bt656_decoder:bt656_decoder|height_cnt[11]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; bt656_decoder:bt656_decoder|width_cnt[11]                             ; bt656_decoder:bt656_decoder|width_cnt[11]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.843      ;
; 0.585 ; bt656_decoder:bt656_decoder|height_cnt[6]                             ; bt656_decoder:bt656_decoder|height_cnt[6]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.844      ;
; 0.585 ; bt656_decoder:bt656_decoder|height_cnt[1]                             ; bt656_decoder:bt656_decoder|height_cnt[1]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.844      ;
; 0.585 ; bt656_decoder:bt656_decoder|width_cnt[6]                              ; bt656_decoder:bt656_decoder|width_cnt[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.844      ;
; 0.585 ; bt656_decoder:bt656_decoder|width_cnt[1]                              ; bt656_decoder:bt656_decoder|width_cnt[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.844      ;
; 0.587 ; bt656_decoder:bt656_decoder|height_cnt[9]                             ; bt656_decoder:bt656_decoder|height_cnt[9]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.846      ;
; 0.587 ; bt656_decoder:bt656_decoder|height_cnt[7]                             ; bt656_decoder:bt656_decoder|height_cnt[7]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.846      ;
; 0.587 ; bt656_decoder:bt656_decoder|width_cnt[9]                              ; bt656_decoder:bt656_decoder|width_cnt[9]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.846      ;
; 0.587 ; bt656_decoder:bt656_decoder|width_cnt[7]                              ; bt656_decoder:bt656_decoder|width_cnt[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.846      ;
; 0.588 ; bt656_decoder:bt656_decoder|height_cnt[14]                            ; bt656_decoder:bt656_decoder|height_cnt[14]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; bt656_decoder:bt656_decoder|width_cnt[14]                             ; bt656_decoder:bt656_decoder|width_cnt[14]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; bt656_decoder:bt656_decoder|height_cnt[4]                             ; bt656_decoder:bt656_decoder|height_cnt[4]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; bt656_decoder:bt656_decoder|height_cnt[2]                             ; bt656_decoder:bt656_decoder|height_cnt[2]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; bt656_decoder:bt656_decoder|width_cnt[4]                              ; bt656_decoder:bt656_decoder|width_cnt[4]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; bt656_decoder:bt656_decoder|width_cnt[2]                              ; bt656_decoder:bt656_decoder|width_cnt[2]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.588 ; bt656_decoder:bt656_decoder|width_cnt[0]                              ; bt656_decoder:bt656_decoder|width_cnt[0]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.847      ;
; 0.589 ; bt656_decoder:bt656_decoder|height_cnt[12]                            ; bt656_decoder:bt656_decoder|height_cnt[12]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; bt656_decoder:bt656_decoder|height_cnt[10]                            ; bt656_decoder:bt656_decoder|height_cnt[10]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; bt656_decoder:bt656_decoder|width_cnt[12]                             ; bt656_decoder:bt656_decoder|width_cnt[12]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; bt656_decoder:bt656_decoder|height_cnt[8]                             ; bt656_decoder:bt656_decoder|height_cnt[8]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; bt656_decoder:bt656_decoder|width_cnt[10]                             ; bt656_decoder:bt656_decoder|width_cnt[10]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.848      ;
; 0.589 ; bt656_decoder:bt656_decoder|width_cnt[8]                              ; bt656_decoder:bt656_decoder|width_cnt[8]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.848      ;
; 0.597 ; bt656_decoder:bt656_decoder|dout_data[7]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.194      ;
; 0.598 ; bt656_decoder:bt656_decoder|dout_data[1]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.195      ;
; 0.599 ; bt656_decoder:bt656_decoder|itu_data_ff[7]                            ; bt656_decoder:bt656_decoder|dout_data[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.071      ; 0.841      ;
; 0.603 ; bt656_decoder:bt656_decoder|itu_data_ff[7]                            ; bt656_decoder:bt656_decoder|avst_data_buff[7]                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.071      ; 0.845      ;
; 0.608 ; bt656_decoder:bt656_decoder|height_cnt[0]                             ; bt656_decoder:bt656_decoder|height_cnt[0]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.867      ;
; 0.611 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; bt656_decoder:bt656_decoder|dout_data[5]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.209      ;
; 0.627 ; bt656_decoder:bt656_decoder|dout_data[2]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.224      ;
; 0.627 ; bt656_decoder:bt656_decoder|dout_data[4]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.224      ;
; 0.633 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.IDLE                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.892      ;
; 0.636 ; bt656_decoder:bt656_decoder|dout_data[3]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.233      ;
; 0.641 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.900      ;
; 0.664 ; bt656_decoder:bt656_decoder|dout_data[6]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.396      ; 1.261      ;
; 0.683 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.389      ; 1.273      ;
; 0.689 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.END                                                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.469      ; 1.329      ;
; 0.689 ; bt656_decoder:bt656_decoder|data_shift_reg~9                          ; bt656_decoder:bt656_decoder|data_shift_reg~1                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.932      ;
; 0.714 ; bt656_decoder:bt656_decoder|data_shift_reg~8                          ; bt656_decoder:bt656_decoder|data_shift_reg~0                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 0.957      ;
; 0.715 ; bt656_decoder:bt656_decoder|data_shift_reg~14                         ; bt656_decoder:bt656_decoder|data_shift_reg~6                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.959      ;
; 0.726 ; bt656_decoder:bt656_decoder|state.IDLE                                ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 0.985      ;
; 0.732 ; bt656_decoder:bt656_decoder|itu_data_ff[6]                            ; bt656_decoder:bt656_decoder|avst_data_buff[6]                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.071      ; 0.974      ;
; 0.732 ; bt656_decoder:bt656_decoder|itu_data_ff[6]                            ; bt656_decoder:bt656_decoder|dout_data[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.071      ; 0.974      ;
; 0.739 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.389      ; 1.329      ;
; 0.743 ; bt656_decoder:bt656_decoder|data_shift_reg~13                         ; bt656_decoder:bt656_decoder|data_shift_reg~5                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 0.987      ;
; 0.743 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.469      ; 1.383      ;
; 0.769 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 1.012      ;
; 0.772 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 1.015      ;
; 0.772 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 1.015      ;
; 0.778 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.DATA                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.469      ; 1.418      ;
; 0.779 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 1.022      ;
; 0.780 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.072      ; 1.023      ;
; 0.800 ; bt656_decoder:bt656_decoder|data_shift_reg~23                         ; bt656_decoder:bt656_decoder|sav_ff                                                                                                                                       ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 1.044      ;
; 0.818 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                           ; bt656_decoder:bt656_decoder|state.DATA                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 1.077      ;
; 0.829 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.088      ; 1.088      ;
; 0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~22                         ; bt656_decoder:bt656_decoder|sav_ff                                                                                                                                       ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.073      ; 1.073      ;
; 0.844 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.389      ; 1.434      ;
; 0.848 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|dout_valid                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.468      ; 1.487      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------+
; Fast 1200mV 0C Model Setup Summary       ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clk_avalon_sv_i ; -1.949 ; -66.270       ;
; clk_itu_i       ; -0.963 ; -40.767       ;
+-----------------+--------+---------------+


+-----------------------------------------+
; Fast 1200mV 0C Model Hold Summary       ;
+-----------------+-------+---------------+
; Clock           ; Slack ; End Point TNS ;
+-----------------+-------+---------------+
; clk_itu_i       ; 0.137 ; 0.000         ;
; clk_avalon_sv_i ; 0.173 ; 0.000         ;
+-----------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------+--------+-----------------------+
; Clock           ; Slack  ; End Point TNS         ;
+-----------------+--------+-----------------------+
; clk_itu_i       ; -3.000 ; -148.851              ;
; clk_avalon_sv_i ; -3.000 ; -95.927               ;
+-----------------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_avalon_sv_i'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[1]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[0]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[2]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[5]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[6]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[4]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[3]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.949 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_data[7]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.002      ; 2.938      ;
; -1.622 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                                                     ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.008      ; 2.617      ;
; -1.619 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.008      ; 2.614      ;
; -1.616 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                                                   ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.008      ; 2.611      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.425 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.377      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.413 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.365      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.393 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.345      ;
; -1.360 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.312      ;
; -1.356 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.016      ; 2.359      ;
; -1.355 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.016      ; 2.358      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.354 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.306      ;
; -1.348 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.300      ;
; -1.330 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.270      ;
; -1.328 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.280      ;
; -1.318 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.258      ;
; -1.298 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.238      ;
; -1.293 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[3]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.245      ;
; -1.289 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.241      ;
; -1.282 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.227      ;
; -1.270 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.215      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.266 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.218      ;
; -1.259 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.199      ;
; -1.250 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.195      ;
; -1.211 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.156      ;
; -1.201 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.153      ;
; -1.191 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.186     ; 1.992      ;
; -1.185 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[3]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.137      ;
; -1.184 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.129      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.175 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.127      ;
; -1.172 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.117      ;
; -1.171 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.111      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.156 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.108      ;
; -1.152 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.097      ;
; -1.123 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.068      ;
; -1.113 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.058      ;
; -1.110 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.062      ;
; -1.091 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.035     ; 2.043      ;
; -1.084 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.029      ;
; -1.081 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.107      ; 2.197      ;
; -1.080 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.020      ;
; -1.072 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.042     ; 2.017      ;
; -1.071 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                                                 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.038     ; 2.020      ;
; -1.069 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; 0.107      ; 2.185      ;
; -1.061 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 1.000        ; -0.047     ; 2.001      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_itu_i'                                                                                                                                  ;
+--------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.963 ; bt656_decoder:bt656_decoder|data_shift_reg~1 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.100      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.960 ; bt656_decoder:bt656_decoder|data_shift_reg~0 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.097      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.948 ; bt656_decoder:bt656_decoder|data_shift_reg~5 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.085      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.930 ; bt656_decoder:bt656_decoder|data_shift_reg~7 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.067      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.899 ; bt656_decoder:bt656_decoder|data_shift_reg~4 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 2.036      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[11] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[10] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[9]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[8]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[7]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[6]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[5]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[4]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[3]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[2]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[1]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.829 ; bt656_decoder:bt656_decoder|data_shift_reg~3 ; bt656_decoder:bt656_decoder|height_cnt[0]  ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.966      ;
; -0.825 ; bt656_decoder:bt656_decoder|data_shift_reg~6 ; bt656_decoder:bt656_decoder|height_cnt[15] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.962      ;
; -0.825 ; bt656_decoder:bt656_decoder|data_shift_reg~6 ; bt656_decoder:bt656_decoder|height_cnt[14] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.962      ;
; -0.825 ; bt656_decoder:bt656_decoder|data_shift_reg~6 ; bt656_decoder:bt656_decoder|height_cnt[13] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.962      ;
; -0.825 ; bt656_decoder:bt656_decoder|data_shift_reg~6 ; bt656_decoder:bt656_decoder|height_cnt[12] ; clk_itu_i    ; clk_itu_i   ; 1.000        ; 0.150      ; 1.962      ;
+--------+----------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_itu_i'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; bt656_decoder:bt656_decoder|dout_data[0]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.468      ;
; 0.156 ; bt656_decoder:bt656_decoder|dout_eop                                  ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.230      ; 0.490      ;
; 0.167 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[0] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.223      ; 0.494      ;
; 0.169 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.224      ; 0.497      ;
; 0.173 ; bt656_decoder:bt656_decoder|state.IDLE                                ; bt656_decoder:bt656_decoder|state.IDLE                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                           ; bt656_decoder:bt656_decoder|state.FIRST_ROW                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; bt656_decoder:bt656_decoder|first_row_valid_ff                        ; bt656_decoder:bt656_decoder|first_row_valid_ff                                                                                                                           ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|row_valid_ff                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bt656_decoder:bt656_decoder|dout_eop                                  ; bt656_decoder:bt656_decoder|dout_eop                                                                                                                                     ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; bt656_decoder:bt656_decoder|v_bit_ff                                  ; bt656_decoder:bt656_decoder|v_bit_ff                                                                                                                                     ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; bt656_decoder:bt656_decoder|frame_active_ff                           ; bt656_decoder:bt656_decoder|frame_active_ff                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.041      ; 0.307      ;
; 0.194 ; bt656_decoder:bt656_decoder|data_shift_reg~22                         ; bt656_decoder:bt656_decoder|data_shift_reg~14                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.041      ; 0.319      ;
; 0.199 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.325      ;
; 0.215 ; bt656_decoder:bt656_decoder|v_bit_ff                                  ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.341      ;
; 0.247 ; bt656_decoder:bt656_decoder|avst_data_buff[3]                         ; bt656_decoder:bt656_decoder|dout_data[3]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.224      ; 0.576      ;
; 0.248 ; bt656_decoder:bt656_decoder|avst_data_buff[4]                         ; bt656_decoder:bt656_decoder|dout_data[4]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; bt656_decoder:bt656_decoder|avst_data_buff[1]                         ; bt656_decoder:bt656_decoder|dout_data[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; bt656_decoder:bt656_decoder|avst_data_buff[2]                         ; bt656_decoder:bt656_decoder|dout_data[2]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; bt656_decoder:bt656_decoder|avst_data_buff[5]                         ; bt656_decoder:bt656_decoder|dout_data[5]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; bt656_decoder:bt656_decoder|avst_data_buff[7]                         ; bt656_decoder:bt656_decoder|dout_data[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; bt656_decoder:bt656_decoder|data_shift_reg~11                         ; bt656_decoder:bt656_decoder|data_shift_reg~3                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.376      ;
; 0.252 ; bt656_decoder:bt656_decoder|data_shift_reg~20                         ; bt656_decoder:bt656_decoder|data_shift_reg~12                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.041      ; 0.377      ;
; 0.257 ; bt656_decoder:bt656_decoder|avst_data_buff[6]                         ; bt656_decoder:bt656_decoder|dout_data[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.383      ;
; 0.262 ; bt656_decoder:bt656_decoder|data_shift_reg~17                         ; bt656_decoder:bt656_decoder|data_shift_reg~9                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; bt656_decoder:bt656_decoder|data_shift_reg~18                         ; bt656_decoder:bt656_decoder|data_shift_reg~10                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; bt656_decoder:bt656_decoder|data_shift_reg~12                         ; bt656_decoder:bt656_decoder|data_shift_reg~4                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; bt656_decoder:bt656_decoder|data_shift_reg~16                         ; bt656_decoder:bt656_decoder|data_shift_reg~8                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|first_row_valid_ff                                                                                                                           ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; bt656_decoder:bt656_decoder|data_shift_reg~10                         ; bt656_decoder:bt656_decoder|data_shift_reg~2                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; bt656_decoder:bt656_decoder|data_shift_reg~21                         ; bt656_decoder:bt656_decoder|data_shift_reg~13                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.041      ; 0.392      ;
; 0.273 ; bt656_decoder:bt656_decoder|dout_data[1]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.604      ;
; 0.274 ; bt656_decoder:bt656_decoder|dout_data[7]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.605      ;
; 0.274 ; bt656_decoder:bt656_decoder|data_shift_reg~19                         ; bt656_decoder:bt656_decoder|data_shift_reg~11                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.400      ;
; 0.280 ; bt656_decoder:bt656_decoder|dout_data[5]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.611      ;
; 0.281 ; bt656_decoder:bt656_decoder|itu_data_ff[7]                            ; bt656_decoder:bt656_decoder|dout_data[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.407      ;
; 0.284 ; bt656_decoder:bt656_decoder|itu_data_ff[7]                            ; bt656_decoder:bt656_decoder|avst_data_buff[7]                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.410      ;
; 0.290 ; bt656_decoder:bt656_decoder|dout_data[2]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.621      ;
; 0.290 ; bt656_decoder:bt656_decoder|dout_data[4]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.621      ;
; 0.290 ; bt656_decoder:bt656_decoder|avst_data_buff[0]                         ; bt656_decoder:bt656_decoder|dout_data[0]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; bt656_decoder:bt656_decoder|width_cnt[15]                             ; bt656_decoder:bt656_decoder|width_cnt[15]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; bt656_decoder:bt656_decoder|height_cnt[15]                            ; bt656_decoder:bt656_decoder|height_cnt[15]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.424      ;
; 0.291 ; bt656_decoder:bt656_decoder|width_cnt[13]                             ; bt656_decoder:bt656_decoder|width_cnt[13]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; bt656_decoder:bt656_decoder|width_cnt[11]                             ; bt656_decoder:bt656_decoder|width_cnt[11]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; bt656_decoder:bt656_decoder|width_cnt[5]                              ; bt656_decoder:bt656_decoder|width_cnt[5]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; bt656_decoder:bt656_decoder|width_cnt[3]                              ; bt656_decoder:bt656_decoder|width_cnt[3]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; bt656_decoder:bt656_decoder|width_cnt[1]                              ; bt656_decoder:bt656_decoder|width_cnt[1]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; bt656_decoder:bt656_decoder|width_cnt[0]                              ; bt656_decoder:bt656_decoder|width_cnt[0]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; bt656_decoder:bt656_decoder|height_cnt[13]                            ; bt656_decoder:bt656_decoder|height_cnt[13]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; bt656_decoder:bt656_decoder|height_cnt[11]                            ; bt656_decoder:bt656_decoder|height_cnt[11]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; bt656_decoder:bt656_decoder|height_cnt[5]                             ; bt656_decoder:bt656_decoder|height_cnt[5]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; bt656_decoder:bt656_decoder|height_cnt[3]                             ; bt656_decoder:bt656_decoder|height_cnt[3]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; bt656_decoder:bt656_decoder|height_cnt[1]                             ; bt656_decoder:bt656_decoder|height_cnt[1]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; bt656_decoder:bt656_decoder|width_cnt[9]                              ; bt656_decoder:bt656_decoder|width_cnt[9]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; bt656_decoder:bt656_decoder|width_cnt[7]                              ; bt656_decoder:bt656_decoder|width_cnt[7]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; bt656_decoder:bt656_decoder|width_cnt[6]                              ; bt656_decoder:bt656_decoder|width_cnt[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; bt656_decoder:bt656_decoder|width_cnt[14]                             ; bt656_decoder:bt656_decoder|width_cnt[14]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; bt656_decoder:bt656_decoder|height_cnt[9]                             ; bt656_decoder:bt656_decoder|height_cnt[9]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; bt656_decoder:bt656_decoder|height_cnt[7]                             ; bt656_decoder:bt656_decoder|height_cnt[7]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; bt656_decoder:bt656_decoder|height_cnt[6]                             ; bt656_decoder:bt656_decoder|height_cnt[6]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; bt656_decoder:bt656_decoder|width_cnt[8]                              ; bt656_decoder:bt656_decoder|width_cnt[8]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; bt656_decoder:bt656_decoder|width_cnt[4]                              ; bt656_decoder:bt656_decoder|width_cnt[4]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; bt656_decoder:bt656_decoder|width_cnt[2]                              ; bt656_decoder:bt656_decoder|width_cnt[2]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; bt656_decoder:bt656_decoder|dout_data[3]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.625      ;
; 0.294 ; bt656_decoder:bt656_decoder|height_cnt[14]                            ; bt656_decoder:bt656_decoder|height_cnt[14]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.427      ;
; 0.294 ; bt656_decoder:bt656_decoder|width_cnt[12]                             ; bt656_decoder:bt656_decoder|width_cnt[12]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.428      ;
; 0.294 ; bt656_decoder:bt656_decoder|height_cnt[8]                             ; bt656_decoder:bt656_decoder|height_cnt[8]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.427      ;
; 0.294 ; bt656_decoder:bt656_decoder|height_cnt[4]                             ; bt656_decoder:bt656_decoder|height_cnt[4]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.427      ;
; 0.294 ; bt656_decoder:bt656_decoder|height_cnt[2]                             ; bt656_decoder:bt656_decoder|height_cnt[2]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.427      ;
; 0.294 ; bt656_decoder:bt656_decoder|width_cnt[10]                             ; bt656_decoder:bt656_decoder|width_cnt[10]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.428      ;
; 0.295 ; bt656_decoder:bt656_decoder|height_cnt[12]                            ; bt656_decoder:bt656_decoder|height_cnt[12]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.428      ;
; 0.295 ; bt656_decoder:bt656_decoder|height_cnt[10]                            ; bt656_decoder:bt656_decoder|height_cnt[10]                                                                                                                               ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.428      ;
; 0.304 ; bt656_decoder:bt656_decoder|height_cnt[0]                             ; bt656_decoder:bt656_decoder|height_cnt[0]                                                                                                                                ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.049      ; 0.437      ;
; 0.305 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; bt656_decoder:bt656_decoder|dout_data[6]                              ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.227      ; 0.637      ;
; 0.320 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.IDLE                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.454      ;
; 0.322 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.224      ; 0.650      ;
; 0.326 ; bt656_decoder:bt656_decoder|data_shift_reg~9                          ; bt656_decoder:bt656_decoder|data_shift_reg~1                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; bt656_decoder:bt656_decoder|state.END                                 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                                                                                                                              ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.463      ;
; 0.331 ; bt656_decoder:bt656_decoder|data_shift_reg~8                          ; bt656_decoder:bt656_decoder|data_shift_reg~0                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.457      ;
; 0.337 ; bt656_decoder:bt656_decoder|data_shift_reg~14                         ; bt656_decoder:bt656_decoder|data_shift_reg~6                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.463      ;
; 0.344 ; bt656_decoder:bt656_decoder|itu_data_ff[6]                            ; bt656_decoder:bt656_decoder|dout_data[6]                                                                                                                                 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.470      ;
; 0.345 ; bt656_decoder:bt656_decoder|itu_data_ff[6]                            ; bt656_decoder:bt656_decoder|avst_data_buff[6]                                                                                                                            ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.471      ;
; 0.350 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.224      ; 0.678      ;
; 0.353 ; bt656_decoder:bt656_decoder|state.IDLE                                ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.487      ;
; 0.355 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.START                                                                                                                                  ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.245      ; 0.684      ;
; 0.356 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.END                                                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.245      ; 0.685      ;
; 0.365 ; bt656_decoder:bt656_decoder|data_shift_reg~13                         ; bt656_decoder:bt656_decoder|data_shift_reg~5                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.491      ;
; 0.372 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.498      ;
; 0.373 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.499      ;
; 0.374 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.500      ;
; 0.377 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.503      ;
; 0.377 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1]                                                                                                    ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.503      ;
; 0.402 ; bt656_decoder:bt656_decoder|state.FIRST_ROW                           ; bt656_decoder:bt656_decoder|state.DATA                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.050      ; 0.536      ;
; 0.406 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.224      ; 0.734      ;
; 0.406 ; bt656_decoder:bt656_decoder|v_bit_prev_ff~0                           ; bt656_decoder:bt656_decoder|state.DATA                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.245      ; 0.735      ;
; 0.411 ; bt656_decoder:bt656_decoder|data_shift_reg~23                         ; bt656_decoder:bt656_decoder|sav_ff                                                                                                                                       ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.043      ; 0.538      ;
; 0.427 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4] ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.224      ; 0.755      ;
; 0.428 ; bt656_decoder:bt656_decoder|row_valid_ff                              ; bt656_decoder:bt656_decoder|dout_valid                                                                                                                                   ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.243      ; 0.755      ;
; 0.430 ; bt656_decoder:bt656_decoder|data_shift_reg~15                         ; bt656_decoder:bt656_decoder|data_shift_reg~7                                                                                                                             ; clk_itu_i    ; clk_itu_i   ; 0.000        ; 0.042      ; 0.556      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_avalon_sv_i'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; 0.173 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                                                     ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                      ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                  ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                     ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                                                   ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|video_packet_ended_control_packet_not_started                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                               ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                        ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.307      ;
; 0.191 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.478      ;
; 0.194 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.481      ;
; 0.195 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[1]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.482      ;
; 0.202 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[1]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[1]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.384      ;
; 0.206 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_ready_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                                                 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[4]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.389      ;
; 0.207 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.494      ;
; 0.211 ; bt656_decoder:bt656_decoder|width_o[2]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[26]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.386      ;
; 0.211 ; bt656_decoder:bt656_decoder|width_o[0]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[24]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.386      ;
; 0.212 ; bt656_decoder:bt656_decoder|height_o[11]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[43]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.386      ;
; 0.212 ; bt656_decoder:bt656_decoder|width_o[14]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[2]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.387      ;
; 0.212 ; bt656_decoder:bt656_decoder|height_o[0]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[56]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.387      ;
; 0.212 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.499      ;
; 0.213 ; bt656_decoder:bt656_decoder|width_o[11]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[11]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.387      ;
; 0.213 ; bt656_decoder:bt656_decoder|width_o[7]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[19]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.387      ;
; 0.213 ; bt656_decoder:bt656_decoder|height_o[10]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[42]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.388      ;
; 0.213 ; bt656_decoder:bt656_decoder|height_o[12]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[32]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.388      ;
; 0.213 ; bt656_decoder:bt656_decoder|height_o[5]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[49]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.387      ;
; 0.214 ; bt656_decoder:bt656_decoder|height_o[7]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[51]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.388      ;
; 0.214 ; bt656_decoder:bt656_decoder|height_o[2]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[58]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.389      ;
; 0.214 ; bt656_decoder:bt656_decoder|height_o[14]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[34]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.389      ;
; 0.214 ; bt656_decoder:bt656_decoder|width_o[12]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[0]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.389      ;
; 0.214 ; bt656_decoder:bt656_decoder|width_o[13]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[1]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.388      ;
; 0.214 ; bt656_decoder:bt656_decoder|height_o[1]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[57]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.388      ;
; 0.214 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.501      ;
; 0.216 ; bt656_decoder:bt656_decoder|width_o[1]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[25]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.390      ;
; 0.220 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[0]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[0]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.057      ; 0.401      ;
; 0.228 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[0]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|write_control                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.354      ;
; 0.239 ; bt656_decoder:bt656_decoder|width_o[4]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[16]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.414      ;
; 0.240 ; bt656_decoder:bt656_decoder|width_o[3]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[27]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.414      ;
; 0.240 ; bt656_decoder:bt656_decoder|height_o[15]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[35]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.414      ;
; 0.240 ; bt656_decoder:bt656_decoder|width_o[6]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[18]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.415      ;
; 0.241 ; bt656_decoder:bt656_decoder|width_o[10]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[10]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.416      ;
; 0.241 ; bt656_decoder:bt656_decoder|height_o[8]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[40]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.416      ;
; 0.241 ; bt656_decoder:bt656_decoder|height_o[13]                                                                                                   ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[33]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.415      ;
; 0.266 ; bt656_decoder:bt656_decoder|width_o[5]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[17]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.440      ;
; 0.267 ; bt656_decoder:bt656_decoder|height_o[3]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[59]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.441      ;
; 0.286 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[7]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[7]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.468      ;
; 0.288 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[6]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.470      ;
; 0.290 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[3]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.472      ;
; 0.291 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[5]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.473      ;
; 0.293 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[2]                                                                                                  ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.058      ; 0.475      ;
; 0.298 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[7]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.424      ;
; 0.301 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.427      ;
; 0.317 ; bt656_decoder:bt656_decoder|width_o[8]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[8]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.492      ;
; 0.318 ; bt656_decoder:bt656_decoder|height_o[4]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[48]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.493      ;
; 0.318 ; bt656_decoder:bt656_decoder|width_o[9]                                                                                                     ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[9]                                                             ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.492      ;
; 0.318 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.452      ;
; 0.319 ; bt656_decoder:bt656_decoder|height_o[6]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[50]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.051      ; 0.494      ;
; 0.321 ; bt656_decoder:bt656_decoder|height_o[9]                                                                                                    ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|control_data[41]                                                            ; clk_itu_i       ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.495      ;
; 0.321 ; bt_to_avst:INST_bt_to_avst|state.START                                                                                                     ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.455      ;
; 0.347 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|vip_ctrl_send_o                                                                                                                               ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.481      ;
; 0.347 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[3]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.466      ;
; 0.348 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[4]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.467      ;
; 0.351 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[1]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.476      ;
; 0.354 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[1]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.473      ;
; 0.356 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[2]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.475      ;
; 0.356 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[5]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.475      ;
; 0.357 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[6]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.476      ;
; 0.357 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[7]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.476      ;
; 0.359 ; bt_to_avst:INST_bt_to_avst|state.IDLE                                                                                                      ; bt_to_avst:INST_bt_to_avst|dout_data[0]                                                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.035      ; 0.478      ;
; 0.364 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.490      ;
; 0.367 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.493      ;
; 0.372 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.498      ;
; 0.394 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[2]                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.519      ;
; 0.406 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.532      ;
; 0.420 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_eop                                                        ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.546      ;
; 0.424 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[7]                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.550      ;
; 0.429 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.555      ;
; 0.434 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|int_valid_reg                                                   ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|synced_int                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.560      ;
; 0.445 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[2]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.048      ; 0.577      ;
; 0.447 ; alt_vipvfr131_common_control_packet_encoder:INTS_alt_vipvfr131_common_control_packet_encoder|state[3]                                      ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_data[0]                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.573      ;
; 0.455 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|dout_sop                                                        ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.581      ;
; 0.458 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[3]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[5]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.585      ;
; 0.461 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[2]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[4]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[6]                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                        ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[5]                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.590      ;
; 0.470 ; bt_to_avst:INST_bt_to_avst|dout_valid                                                                                                      ; bt_to_avst:INST_bt_to_avst|rdreq_ff                                                                                                                                      ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.041      ; 0.595      ;
; 0.471 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|wp_s[7]                                                                    ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|empty_o                                                                                                  ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.597      ;
; 0.473 ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|rp[0]                                                                      ; bt_to_avst:INST_bt_to_avst|crs_lib_dc_fifo:crs_lib_dc_fifo_inst|crs_lib_async_ram:u0|altsyncram:mem_rtl_0|altsyncram_5ie1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.183      ; 0.760      ;
; 0.478 ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                      ; bt_to_avst:INST_bt_to_avst|end_of_video_o                                                                                                                                ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.612      ;
; 0.481 ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|image_packet                                                    ; alt_vipvfr131_common_stream_output:INST_alt_vipvfr131_common_stream_output|enable_synced_reg                                                                             ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.042      ; 0.607      ;
; 0.483 ; bt_to_avst:INST_bt_to_avst|state.END                                                                                                       ; bt_to_avst:INST_bt_to_avst|state.DATA                                                                                                                                    ; clk_avalon_sv_i ; clk_avalon_sv_i ; 0.000        ; 0.050      ; 0.617      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.600   ; 0.137 ; N/A      ; N/A     ; -3.000              ;
;  clk_avalon_sv_i ; -5.600   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  clk_itu_i       ; -2.937   ; 0.137 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -414.24  ; 0.0   ; 0.0      ; 0.0     ; -298.187            ;
;  clk_avalon_sv_i ; -223.658 ; 0.000 ; N/A      ; N/A     ; -116.203            ;
;  clk_itu_i       ; -190.582 ; 0.000 ; N/A      ; N/A     ; -181.984            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dout_valid    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_sop      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_eop      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dout_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; h_sync_i                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; v_sync_i                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_avalon_sv_i         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout_ready              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_itu_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; itu_data_i[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_sop      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_eop      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; dout_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; dout_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_sop      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_eop      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; dout_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dout_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_sop      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_eop      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dout_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dout_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; Setup Transfers                                                               ;
+-----------------+-----------------+----------+----------+----------+----------+
; From Clock      ; To Clock        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------+-----------------+----------+----------+----------+----------+
; clk_avalon_sv_i ; clk_avalon_sv_i ; 1393     ; 0        ; 0        ; 0        ;
; clk_itu_i       ; clk_avalon_sv_i ; 39       ; 0        ; 0        ; 0        ;
; clk_itu_i       ; clk_itu_i       ; 2171     ; 0        ; 0        ; 0        ;
+-----------------+-----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------+
; Hold Transfers                                                                ;
+-----------------+-----------------+----------+----------+----------+----------+
; From Clock      ; To Clock        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------+-----------------+----------+----------+----------+----------+
; clk_avalon_sv_i ; clk_avalon_sv_i ; 1393     ; 0        ; 0        ; 0        ;
; clk_itu_i       ; clk_avalon_sv_i ; 39       ; 0        ; 0        ; 0        ;
; clk_itu_i       ; clk_itu_i       ; 2171     ; 0        ; 0        ; 0        ;
+-----------------+-----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 235   ; 235  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+--------------------------------------------------------+
; Clock Status Summary                                   ;
+-----------------+-----------------+------+-------------+
; Target          ; Clock           ; Type ; Status      ;
+-----------------+-----------------+------+-------------+
; clk_avalon_sv_i ; clk_avalon_sv_i ; Base ; Constrained ;
; clk_itu_i       ; clk_itu_i       ; Base ; Constrained ;
+-----------------+-----------------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; dout_ready    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; dout_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_eop     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_sop     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_valid   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; dout_ready    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; itu_data_i[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; dout_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_data[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_eop     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_sop     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dout_valid   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Jun 18 22:57:24 2023
Info: Command: quartus_sta cvi_ciris -c cvi_ciris
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cvi_ciris.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_itu_i clk_itu_i
    Info (332105): create_clock -period 1.000 -name clk_avalon_sv_i clk_avalon_sv_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.600            -223.658 clk_avalon_sv_i 
    Info (332119):    -2.937            -190.582 clk_itu_i 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.335               0.000 clk_itu_i 
    Info (332119):     0.384               0.000 clk_avalon_sv_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -181.984 clk_itu_i 
    Info (332119):    -3.000            -116.203 clk_avalon_sv_i 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.011            -198.216 clk_avalon_sv_i 
    Info (332119):    -2.629            -164.725 clk_itu_i 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clk_avalon_sv_i 
    Info (332119):     0.338               0.000 clk_itu_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -181.852 clk_itu_i 
    Info (332119):    -3.000            -116.159 clk_avalon_sv_i 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.949             -66.270 clk_avalon_sv_i 
    Info (332119):    -0.963             -40.767 clk_itu_i 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 clk_itu_i 
    Info (332119):     0.173               0.000 clk_avalon_sv_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -148.851 clk_itu_i 
    Info (332119):    -3.000             -95.927 clk_avalon_sv_i 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Sun Jun 18 22:57:25 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


