Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 11:56:16 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/24bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            s[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.278ns  (logic 6.959ns (32.704%)  route 14.319ns (67.296%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=9 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[2]_inst/O
                         net (fo=2, routed)           2.222     3.158    a_IBUF[2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.282 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.998     4.280    c_2
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.124     4.404 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.412     4.816    c_4
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.118     4.934 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.011     5.944    c_6
    SLICE_X43Y31         LUT5 (Prop_lut5_I2_O)        0.354     6.298 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           1.011     7.309    c_8
    SLICE_X43Y33         LUT5 (Prop_lut5_I2_O)        0.354     7.663 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           1.011     8.673    c_1010_out
    SLICE_X43Y35         LUT5 (Prop_lut5_I2_O)        0.354     9.027 r  s_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           1.011    10.038    c_12
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.354    10.392 r  s_OBUF[16]_inst_i_2/O
                         net (fo=3, routed)           1.011    11.403    c_14
    SLICE_X43Y39         LUT5 (Prop_lut5_I2_O)        0.354    11.757 r  s_OBUF[18]_inst_i_2/O
                         net (fo=3, routed)           1.011    12.767    c_16
    SLICE_X43Y41         LUT5 (Prop_lut5_I2_O)        0.354    13.121 r  s_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           1.011    14.132    c_18
    SLICE_X43Y43         LUT5 (Prop_lut5_I2_O)        0.354    14.486 r  s_OBUF[22]_inst_i_2/O
                         net (fo=3, routed)           1.002    15.487    c_2022_out
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.354    15.841 r  s_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.612    18.453    s_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.825    21.278 r  s_OBUF[21]_inst/O
                         net (fo=0)                   0.000    21.278    s[21]
    H18                                                               r  s[21] (OUT)
  -------------------------------------------------------------------    -------------------




