# HOCS-Core-Architecture
Official software stack and driver implementation for HOCS (Hybrid Optical Computing System) - A 128-Channel Neuromorphic Photonic Processor.
![Status](https://img.shields.io/badge/Status-Prototype-orange)
![License](https://img.shields.io/badge/License-MIT-green)
![Platform](https://img.shields.io/badge/Platform-FPGA%20%7C%20Photonics-blue)
![Built With](https://img.shields.io/badge/Built%20With-Python%20%7C%20KLayout-yellow)

# HOCS: Hybrid Optical Computing System ğŸš€
> **The World's First 128-Channel Neuromorphic Photonic Processor with CuO Memristive Layers.**

![Status](https://img.shields.io/badge/Status-Prototype-orange) ![License](https://img.shields.io/badge/License-Apache%202.0-blue) ![Language](https://img.shields.io/badge/Language-Python%20%7C%20Verilog-green)

## ğŸ§  Project Overview
HOCS is a groundbreaking hardware architecture designed to overcome the bottlenecks of Moore's Law. By utilizing **Silicon Photonics** combined with **Copper Oxide (CuO)** memristive technology, HOCS performs Matrix Multiplication (MM) operations in the optical domain at the speed of light.

This repository contains the **Mock Hardware Abstraction Layer (HAL)**, driver interfaces, and simulation backend for the HOCS prototype.

## ğŸ—ï¸ Architecture
The system consists of three main layers:
1.  **Optical Core:** 128-Channel MZI Array on SOI Platform (KLayout Designs).
2.  **Control Plane:** FPGA-based (AMD Xilinx Kria K26) high-speed controller.
3.  **Software Stack:** Python-based API for tensor processing (This Repo).

## ğŸ“‚ Repository Structure
```bash
HOCS-Core-Architecture/
â”œâ”€â”€ drivers/          # Virtual FPGA drivers and HAL
â”œâ”€â”€ api/              # FastAPI backend for matrix operations
â”œâ”€â”€ simulation/       # ANSYS Lumerical scripts (planned)
â””â”€â”€ docs/             # Technical datasheets and patent info
---

## ğŸ—ºï¸ Roadmap (Yol HaritasÄ± & Eksikler)

Åu an proje **Prototip** aÅŸamasÄ±ndadÄ±r. GeliÅŸtirme sÃ¼reci aÅŸaÄŸÄ±daki gibidir:

- [x] **Faz 1:** Mimarinin tasarlanmasÄ± (TamamlandÄ±)
- [x] **Faz 2:** Python simÃ¼lasyon kodlarÄ±nÄ±n yazÄ±lmasÄ± (TamamlandÄ±)
- [ ] **Faz 3:** FPGA Ã¼zerinde PCIe haberleÅŸme arayÃ¼zÃ¼ (Devam Ediyor)
- [ ] **Faz 4:** BakÄ±r Oksit (CuO) termal gÃ¼rÃ¼ltÃ¼ testleri
- [ ] **Faz 5:** Ä°lk fiziksel Ã§ip Ã¼retimi (MPW SÃ¼reci)

## âš ï¸ Known Issues (Bilinen Sorunlar)

1. SimÃ¼lasyon ÅŸu an sadece CPU Ã¼zerinde Ã§alÄ±ÅŸÄ±yor, GPU hÄ±zlandÄ±rma eklenecek.
2. Windows ortamÄ±nda bazÄ± kÃ¼tÃ¼phane Ã§akÄ±ÅŸmalarÄ± olabilir (Linux Ã¶nerilir).

