
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                           03_place_opt                                   **
#**                    Placement and Optimization                            **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                           03_place_opt.tcl                            "
                           03_place_opt.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "03_place_opt"
03_place_opt
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_19:21:16
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_03_place_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_02_powerplan -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_03_place_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_03_place_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_03_place_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_03_place_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_03_place_opt.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
{khu_sensor_pad_03_place_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_03_place_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Read scenario file
remove_sdc
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: No driver connected with the Power net 'VDDT'. (MWDC-284)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: scenario: func1_wst
1
remove_scenario -all
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
source $ICC_MCMM_SCENARIOS_FILE
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 1
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 13 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)
Warning: Some objects from '_sel403' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28762/28774 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Layer "CA" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.23 seconds
EKL_MT: elapsed time 2 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 19:21:31 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   func1_wst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: func1_bst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Using operating conditions 'ff_1p32v_m40c' found in library 'scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm'.
Warning: Some objects from '_sel815' were of the incorrect class. (SEL-010)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28762/28774 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.65 seconds
EKL_MT: elapsed time 2 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 19:21:42 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   func1_bst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_bst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_bst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
 number of unique tlu+ files in mcmm mode: 2
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
  /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Using operating conditions 'ss_1p08v_125c' found in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm'.
Warning: Some objects from '_sel1227' were of the incorrect class. (SEL-010)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 39 operating conditions have been inferred.  (LIBSETUP-754)
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:21:45 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk              5.40   {0 2.7}                       {i_CLK}   funccts_wst
clk_half        10.80   {0 5.4}             G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $PLACE_OPT_SCN
Information: Scenario func1_bst is no longer active. (UID-1022)
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
#Fixing the locations of the hard macros
if { [all_macro_cells] != "" } {
  set_dont_touch_placement [all_macro_cells]
}
#Inout optimization
if { !$INOUT_OPT } {
	set_false_path -from [all_inputs]
	set_false_path -to [all_outputs]
}
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_place_opt_env.tcl
***********************************************************************
                                                                       
                      common_place_opt_env.tcl                         
                                                                       
***********************************************************************
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)
Current design is 'khu_sensor_pad'.
source ./icc_scripts/rules/shield_65nm_rule.tcl
Information: creating wire rule 'shield_65nm_rule'...
================================================================================

Nondefault routing rule name ( shield_65nm_rule ):
================================================================================

   Layers:
   ----------------------------------------------------------------------------
   layer     width     spacing   Extension      shield_width   shield_spacing
   ----------------------------------------------------------------------------
   M1        100       100       DEFAULT        0              0
   M2        100       100       DEFAULT        0              0
   M3        100       100       DEFAULT        100            200
   M4        100       100       DEFAULT        100            200
   B1        200       200       DEFAULT        200            400
   B2        200       200       DEFAULT        200            400
   EA        400       400       DEFAULT        400            800
   OA        1200      1200      DEFAULT        1200           2400
   LB        2400      1400      DEFAULT        2400           1400

   Spacing weights:
   ----------------------------------------------------------------------------
   layer     spacing   weight    spc_len_thresh
   ----------------------------------------------------------------------------
   M1        100       1.00      0
   M2        100       1.00      0
   M3        100       1.00      0
   M4        100       1.00      0
   B1        200       1.00      0
   B2        200       1.00      0
   EA        400       1.00      0
   OA        1200      1.00      0
   LB        1400      1.00      0

   Vias:

   Same net spacing:
   ----------------------------------------------------------------------------
   layer1    layer2    spacing   is_stack
   ----------------------------------------------------------------------------

Info: Total 1 nondrules are reported
1
set_clock_tree_options -clock_trees [all_clocks] 	-routing_rule shield_65nm_rule -layer_list "M3 B2"
clock: clk
clock: clk_half
Setting CTS options for clock tree 'i_CLK' rooted from pin i_CLK (net i_CLK)...
Warning: Pin khu_sensor_top/divider_by_2/o_CLK_DIV_2 is a hierarchical port...
Setting CTS options for clock tree 'khu_sensor_top/divider_by_2/o_CLK_DIV_2' rooted from pin khu_sensor_top/divider_by_2/o_CLK_DIV_2 (net khu_sensor_top/w_CLOCK_HALF)...
1
# Unplace all standard cells except for tap and well_edge cells
remove_placement -object_type standard_cell
1
# Improved congestion analysis by using Global Route info
if { $GL_BASED_PLACE } {
	set placer_enable_enhanced_router true
	set placer_enable_high_effort_congestion true
} else {
	set placer_enable_enhanced_router false
	set placer_enable_high_effort_congestion false
}
true
# Placement Optimization
if {$LEAKAGE_POWER_PLACE} {
	#Optimize Power
	if {$ICC_STRATEGY == "ttr" } {
		place_opt -effort low -power
	}
	if {$ICC_STRATEGY == "qor" } {
    place_opt -congestion -area_recovery -effort $qor_effort -power
  }
} else {
	#Default place_opt
	if {$ICC_STRATEGY == "ttr" } {
		place_opt -effort low
	}
	if {$ICC_STRATEGY == "qor" } {
		place_opt -congestion -area_recovery -effort $qor_effort
  }
}
Warning: No power optimization is performed because the leakage power optimization is not enabled for any active scenarios. (PWR-809)

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : high
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: The target library  has 1 Vth group. VT classification is based on area-leakage and the estimated accuracy is above 80%. (ROPT-028)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
 Collecting Buffer Trees ... Found 2052

 Processing Buffer Trees ... 

    [206]  10% ...
    [412]  20% ...
    [618]  30% ...
    [824]  40% ...
    [1030]  50% ...
    [1236]  60% ...
    [1442]  70% ...
Warning: New port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/IN0' is generated to sub_module 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1' as an additional of original port 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/a[23]'. (PSYN-850)
Note - message 'PSYN-850' limit (1) exceeded.  Remainder will be suppressed.
    [1648]  80% ...
    [1854]  90% ...
    [2052] 100% Done ...


Information: Automatic high-fanout synthesis deletes 514 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 1456 new cells. (PSYN-864)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : B2
    Derived Maximum Upper Layer   : EA
  ------------------------------------------
  Total 35 nets to be assigned.
  Total 35 nets assigned with min/max constraint.
  Total 35 nets assigned with min/max constraint by tool.


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)

  Scenario: func1_wst   WNS: 0.28  TNS: 337.51  Number of Violating Paths: 4955
  Design  WNS: 0.28  TNS: 337.51  Number of Violating Paths: 4955

  Nets with DRC Violations: 28
  Total moveable cell area: 105842.9
  Total fixed cell area: 306096.0
  Total physical cell area: 411938.9
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  105842.9      0.28     337.5    1298.4                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  105842.9      0.28     337.5    1298.4                          
    0:00:35  105790.1      1.04     473.4       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36  105790.1      1.04     473.4       0.0                          
    0:00:37  105798.1      0.79     455.9       0.0                          
    0:00:37  105790.7      0.79     447.6       0.0                          
    0:00:38  105789.8      0.79     447.6       0.0                          
    0:00:38  105788.8      0.79     447.6       0.0                          
    0:00:42  105072.3      0.79     451.7       1.4                          
    0:00:42  105072.3      0.79     451.7       1.4                          
    0:00:42  105072.3      0.79     451.7       1.4                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Scenario: func1_wst   WNS: 0.79  TNS: 451.70  Number of Violating Paths: 4955
  Design  WNS: 0.79  TNS: 451.70  Number of Violating Paths: 4955

  Nets with DRC Violations: 8
  Total moveable cell area: 105072.3
  Total fixed cell area: 306096.0
  Total physical cell area: 411168.3
  Core area: (182410 182410 1217410 1216010)


  No hold constraints



Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Scan DEF information is required. (PSYN-1099)
56%...67%...78%...89%...100% done.
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Scan DEF information is required. (PSYN-1099)
56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:23:49 2020
****************************************
Std cell utilization: 9.82%  (328351/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.91%  (328351/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        328351   sites, (non-fixed:328351 fixed:0)
                      27227    cells, (non-fixed:27227  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       188 
Avg. std cell width:  2.43 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:23:49 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
Legalizing 27226 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:23:53 2020
****************************************

avg cell displacement:    0.398 um ( 0.25 row height)
max cell displacement:    1.598 um ( 1.00 row height)
std deviation:            0.238 um ( 0.15 row height)
number of cell moved:     27226 cells (out of 27227 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners



Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)

  Scenario: func1_wst   WNS: 0.66  TNS: 453.33  Number of Violating Paths: 4955
  Design  WNS: 0.66  TNS: 453.33  Number of Violating Paths: 4955

  Nets with DRC Violations: 48
  Total moveable cell area: 105072.3
  Total fixed cell area: 306096.0
  Total physical cell area: 411168.3
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:14  105072.3      0.66     453.3     119.5                          
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15  105072.3      0.67     454.2     119.5                          
    0:02:16  105108.5      0.67     460.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:16  105108.5      0.67     460.3       0.0                          
    0:02:16  105108.5      0.67     460.3       0.0                          
    0:02:19  105058.9      0.67     460.3       0.0                          
    0:02:19  105058.9      0.67     460.3       0.0                          
    0:02:19  105058.9      0.67     460.3       0.0                          
    0:02:19  105058.9      0.67     460.3       0.0                          
    0:02:19  105058.9      0.67     460.3       0.0                          
    0:02:24  100384.6      0.67     464.2       0.0                          
    0:02:24  100384.6      0.67     464.2       0.0                          
    0:02:24  100251.5      0.67     464.2       0.0                          
    0:02:24  100251.5      0.67     464.2       0.0                          
    0:02:24  100251.5      0.67     464.2       0.0                          
    0:02:24  100251.5      0.67     464.2       0.0                          
    0:02:24  100251.5      0.67     464.2       0.0                          
    0:02:28  100242.6      0.67     464.2       0.0                          
    0:02:28  100242.6      0.67     464.2       0.0                          
    0:02:28  100242.6      0.67     464.2       0.0                          
    0:02:30  100242.6      0.67     464.2       0.0                          
    0:02:30  100242.6      0.67     464.2       0.0                          
    0:02:30  100242.6      0.67     464.2       0.0                          
    0:02:30  100242.6      0.67     464.2       0.0                          
    0:02:30  100242.6      0.67     464.2       0.0                          
    0:02:30  100242.6      0.67     464.2       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
58%...67%...75%...83%...92%...100% done.
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
58%...67%...75%...83%...92%...100% done.
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:33 2020
****************************************
Std cell utilization: 9.37%  (313258/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.45%  (313258/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313258   sites, (non-fixed:313258 fixed:0)
                      27199    cells, (non-fixed:27199  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       156 
Avg. std cell width:  2.16 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:33 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
Legalizing 27194 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.9 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.9 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.9 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:37 2020
****************************************

avg cell displacement:    0.402 um ( 0.25 row height)
max cell displacement:    1.600 um ( 1.00 row height)
std deviation:            0.237 um ( 0.15 row height)
number of cell moved:     27194 cells (out of 27199 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.69  TNS: 454.57  Number of Violating Paths: 4955
  Design  WNS: 0.69  TNS: 454.57  Number of Violating Paths: 4955

  Nets with DRC Violations: 40
  Total moveable cell area: 100242.6
  Total fixed cell area: 306096.0
  Total physical cell area: 406338.6
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:56  100242.6      0.69     454.6      38.6                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_net_length)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:57  100242.6      0.69     454.6      38.6                          
    0:03:57  100282.9      0.69     460.5       0.0                          
    0:03:58  100281.0      0.69     459.4       0.0                          
    0:03:59  100281.0      0.69     459.4       0.0                          
    0:03:59  100281.0      0.69     459.4       0.0                          
    0:03:59  100281.0      0.69     459.4       0.0                          
    0:03:59  100281.0      0.69     459.4       0.0                          
    0:03:59  100281.0      0.69     459.4       0.0                          
    0:03:59  100281.0      0.69     459.4       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:46 2020
****************************************
Std cell utilization: 9.37%  (313378/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.45%  (313378/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313378   sites, (non-fixed:313378 fixed:0)
                      27209    cells, (non-fixed:27209  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       158 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:46 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
Legalizing 24 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:47 2020
****************************************

avg cell displacement:    0.642 um ( 0.40 row height)
max cell displacement:    0.799 um ( 0.50 row height)
std deviation:            0.175 um ( 0.11 row height)
number of cell moved:        14 cells (out of 27209 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.69  TNS: 459.42  Number of Violating Paths: 4955
  Design  WNS: 0.69  TNS: 459.42  Number of Violating Paths: 4955

  Nets with DRC Violations: 0
  Total moveable cell area: 100281.0
  Total fixed cell area: 306096.0
  Total physical cell area: 406377.0
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 3)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:07  100281.0      0.69     459.4       0.0                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:07  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:09  100281.0      0.69     459.4       0.0                          
    0:04:10  100277.1      0.69     459.4       0.0                          
    0:04:10  100277.1      0.69     459.4       0.0                          
    0:04:10  100277.1      0.69     459.4       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 3) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:57 2020
****************************************
Std cell utilization: 9.37%  (313366/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.45%  (313366/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313366   sites, (non-fixed:313366 fixed:0)
                      27206    cells, (non-fixed:27206  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       158 
Avg. std cell width:  2.17 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:57 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:25:57 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.68  TNS: 456.02  Number of Violating Paths: 4955
  Design  WNS: 0.68  TNS: 456.02  Number of Violating Paths: 4955

  Nets with DRC Violations: 1
  Total moveable cell area: 100277.1
  Total fixed cell area: 306096.0
  Total physical cell area: 406373.1
  Core area: (182410 182410 1217410 1216010)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)

  Scenario: func1_wst   WNS: 0.68  TNS: 456.02  Number of Violating Paths: 4955
  Design  WNS: 0.68  TNS: 456.02  Number of Violating Paths: 4955

  Nets with DRC Violations: 1
  Total moveable cell area: 100277.1
  Total fixed cell area: 306096.0
  Total physical cell area: 406373.1
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:18  100277.1      0.68     456.0       0.1                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:18  100277.1      0.68     456.0       0.1                          
    0:04:19  100277.4      0.68     456.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:19  100277.4      0.68     456.0       0.0                          
    0:04:19  100277.4      0.68     456.0       0.0                          
    0:04:21  100249.3      0.68     456.0       0.0                          
    0:04:21  100249.3      0.68     456.0       0.0                          
    0:04:21  100249.3      0.68     456.0       0.0                          
    0:04:21  100249.3      0.68     456.0       0.0                          
    0:04:21  100249.3      0.68     456.0       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:22  100203.8      0.68     456.3       0.0                          
    0:04:24  100189.8      0.68     456.3       0.0                          
    0:04:24  100189.8      0.68     456.3       0.0                          
    0:04:24  100189.8      0.68     456.3       0.0                          
    0:04:25  100189.1      0.68     454.1       0.0                          
    0:04:25  100189.1      0.68     454.1       0.0                          
    0:04:26  100189.1      0.68     454.1       0.0                          
    0:04:26  100189.1      0.68     454.1       0.0                          
    0:04:26  100189.1      0.68     454.1       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1) (Congestion Driven)
  -----------------------------------------------------

Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Skipping placement due to "placer_skip_cgpl" setting...
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Information: Using 1 threads for routing. (ZRT-444)
Skipping placement due to "placer_skip_cgpl" setting...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:13 2020
****************************************
Std cell utilization: 9.37%  (313091/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.45%  (313091/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313091   sites, (non-fixed:313091 fixed:0)
                      27173    cells, (non-fixed:27173  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       154 
Avg. std cell width:  2.15 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:13 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:13 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.68  TNS: 454.06  Number of Violating Paths: 4955
  Design  WNS: 0.68  TNS: 454.06  Number of Violating Paths: 4955

  Nets with DRC Violations: 0
  Total moveable cell area: 100189.1
  Total fixed cell area: 306096.0
  Total physical cell area: 406285.1
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:32  100189.1      0.68     454.1       0.0                          
    0:05:35  100189.1      0.68     454.1       0.0                          
    0:05:35  100189.1      0.68     454.1       0.0                          
    0:05:35  100189.1      0.68     454.1       0.0                          
    0:05:35  100189.1      0.68     454.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:35  100189.1      0.68     454.1       0.0                          
    0:05:35  100189.1      0.68     454.1       0.0                          
    0:05:36  100189.1      0.68     454.1       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2) (Congestion Driven)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:23 2020
****************************************
Std cell utilization: 9.37%  (313091/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.45%  (313091/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313091   sites, (non-fixed:313091 fixed:0)
                      27173    cells, (non-fixed:27173  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       154 
Avg. std cell width:  2.15 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:23 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:24 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.68  TNS: 453.96  Number of Violating Paths: 4955
  Design  WNS: 0.68  TNS: 453.96  Number of Violating Paths: 4955

  Nets with DRC Violations: 0
  Total moveable cell area: 100189.1
  Total fixed cell area: 306096.0
  Total physical cell area: 406285.1
  Core area: (182410 182410 1217410 1216010)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)

  Scenario: func1_wst   WNS: 0.68  TNS: 453.96  Number of Violating Paths: 4955
  Design  WNS: 0.68  TNS: 453.96  Number of Violating Paths: 4955

  Nets with DRC Violations: 0
  Total moveable cell area: 100189.1
  Total fixed cell area: 306096.0
  Total physical cell area: 406285.1
  Core area: (182410 182410 1217410 1216010)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:44  100189.1      0.68     454.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:44  100189.1      0.68     454.0       0.0                          
    0:05:45  100189.1      0.68     454.0       0.0                          
    0:05:45  100189.1      0.68     454.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:33 2020
****************************************
Std cell utilization: 9.37%  (313091/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 9.45%  (313091/(3343050-28500))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        313091   sites, (non-fixed:313091 fixed:0)
                      27173    cells, (non-fixed:27173  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      28500    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       154 
Avg. std cell width:  2.15 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:33 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:27:33 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  Placement Optimization Complete
  -------------------------------


  Scenario: func1_wst   WNS: 0.68  TNS: 453.96  Number of Violating Paths: 4955
  Design  WNS: 0.68  TNS: 453.96  Number of Violating Paths: 4955

  Nets with DRC Violations: 0
  Total moveable cell area: 100189.1
  Total fixed cell area: 306096.0
  Total physical cell area: 406285.1
  Core area: (182410 182410 1217410 1216010)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net $MW_R_POWER_NET -power_pin  $MW_POWER_PORT
Information: connected 1037 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 1037 ground ports
1
derive_pg_connection -power_net $MW_R_POWER_NET -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Generate global zroute based congestion map
if { $GEN_GL_CONG_MAP } {
	route_zrt_global -congestion_map_only true -effort ultra
}
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   30  Alloctr   31  Proc 2523 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
soft rule shld_1 is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   65  Alloctr   65  Proc    0 
[End of Read DB] Total (MB): Used   95  Alloctr   96  Proc 2523 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  149  Alloctr  150  Proc 2523 
Net statistics:
Total number of nets     = 29297
Number of nets to route  = 29284
Number of nets with min-layer-mode soft = 45
Number of nets with min-layer-mode soft-cost-medium = 45
28342 nets are partially connected,
 of which 0 are detail routed and 28342 are global routed.
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   -6  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used  142  Alloctr  153  Proc 2523 
Average gCell capacity  3.69	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    9  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  162  Proc 2523 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Build Data] Stage (MB): Used   45  Alloctr   66  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  162  Proc 2523 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  162  Proc 2523 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:06 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Initial Routing] Stage (MB): Used   19  Alloctr   12  Proc    0 
[End of Initial Routing] Total (MB): Used  161  Alloctr  175  Proc 2523 
Initial. Routing result:
Initial. Both Dirs: Overflow =   359 Max = 3 GRCs =   575 (0.04%)
Initial. H routing: Overflow =    74 Max = 2 (GRCs =  3) GRCs =   133 (0.02%)
Initial. V routing: Overflow =   285 Max = 3 (GRCs =  3) GRCs =   442 (0.06%)
Initial. M1         Overflow =    29 Max = 1 (GRCs = 24) GRCs =    34 (0.00%)
Initial. M2         Overflow =   259 Max = 3 (GRCs =  3) GRCs =   415 (0.05%)
Initial. M3         Overflow =    42 Max = 2 (GRCs =  3) GRCs =    96 (0.01%)
Initial. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =    24 Max = 1 (GRCs = 24) GRCs =    24 (0.00%)
Initial. EA         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1215051.30
Initial. Layer M1 wire length = 80564.85
Initial. Layer M2 wire length = 519102.74
Initial. Layer M3 wire length = 550227.11
Initial. Layer M4 wire length = 45905.49
Initial. Layer B1 wire length = 83.14
Initial. Layer B2 wire length = 9713.41
Initial. Layer EA wire length = 9454.57
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 205879
Initial. Via via1 count = 108553
Initial. Via via2 count = 87618
Initial. Via via3 count = 4441
Initial. Via via4 count = 1623
Initial. Via via5 count = 1628
Initial. Via via6 count = 2014
Initial. Via via7 count = 1
Initial. Via viatop count = 1
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  161  Alloctr  175  Proc 2523 
phase1. Routing result:
phase1. Both Dirs: Overflow =   214 Max = 3 GRCs =   277 (0.02%)
phase1. H routing: Overflow =    21 Max = 1 (GRCs = 16) GRCs =    27 (0.00%)
phase1. V routing: Overflow =   193 Max = 3 (GRCs =  2) GRCs =   250 (0.03%)
phase1. M1         Overflow =    13 Max = 1 (GRCs =  8) GRCs =    18 (0.00%)
phase1. M2         Overflow =   171 Max = 3 (GRCs =  2) GRCs =   228 (0.03%)
phase1. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     7 (0.00%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =    20 Max = 1 (GRCs = 20) GRCs =    20 (0.00%)
phase1. EA         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1215274.64
phase1. Layer M1 wire length = 80599.99
phase1. Layer M2 wire length = 515082.55
phase1. Layer M3 wire length = 550427.65
phase1. Layer M4 wire length = 49912.28
phase1. Layer B1 wire length = 83.06
phase1. Layer B2 wire length = 9716.47
phase1. Layer EA wire length = 9451.23
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 1.41
phase1. Total Number of Contacts = 206131
phase1. Via via1 count = 108562
phase1. Via via2 count = 87687
phase1. Via via3 count = 4622
phase1. Via via4 count = 1620
phase1. Via via5 count = 1625
phase1. Via via6 count = 2013
phase1. Via via7 count = 1
phase1. Via viatop count = 1
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  160  Alloctr  174  Proc 2523 
phase2. Routing result:
phase2. Both Dirs: Overflow =   118 Max = 2 GRCs =   146 (0.01%)
phase2. H routing: Overflow =    23 Max = 1 (GRCs = 12) GRCs =    35 (0.00%)
phase2. V routing: Overflow =    94 Max = 2 (GRCs =  2) GRCs =   111 (0.01%)
phase2. M1         Overflow =    16 Max = 1 (GRCs =  5) GRCs =    28 (0.00%)
phase2. M2         Overflow =    81 Max = 2 (GRCs =  2) GRCs =    98 (0.01%)
phase2. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
phase2. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1215286.89
phase2. Layer M1 wire length = 80610.77
phase2. Layer M2 wire length = 515100.80
phase2. Layer M3 wire length = 550345.13
phase2. Layer M4 wire length = 49899.03
phase2. Layer B1 wire length = 93.34
phase2. Layer B2 wire length = 9718.21
phase2. Layer EA wire length = 9516.60
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 3.01
phase2. Total Number of Contacts = 206123
phase2. Via via1 count = 108558
phase2. Via via2 count = 87688
phase2. Via via3 count = 4620
phase2. Via via4 count = 1620
phase2. Via via5 count = 1627
phase2. Via via6 count = 2008
phase2. Via via7 count = 1
phase2. Via viatop count = 1
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  160  Alloctr  174  Proc 2523 
phase3. Routing result:
phase3. Both Dirs: Overflow =   116 Max = 2 GRCs =   144 (0.01%)
phase3. H routing: Overflow =    23 Max = 1 (GRCs = 12) GRCs =    35 (0.00%)
phase3. V routing: Overflow =    92 Max = 2 (GRCs =  2) GRCs =   109 (0.01%)
phase3. M1         Overflow =    16 Max = 1 (GRCs =  5) GRCs =    28 (0.00%)
phase3. M2         Overflow =    81 Max = 2 (GRCs =  2) GRCs =    98 (0.01%)
phase3. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. B2         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase3. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1215288.09
phase3. Layer M1 wire length = 80606.02
phase3. Layer M2 wire length = 515100.80
phase3. Layer M3 wire length = 550352.73
phase3. Layer M4 wire length = 49899.03
phase3. Layer B1 wire length = 96.94
phase3. Layer B2 wire length = 9718.21
phase3. Layer EA wire length = 9511.35
phase3. Layer OA wire length = 0.00
phase3. Layer LB wire length = 3.01
phase3. Total Number of Contacts = 206118
phase3. Via via1 count = 108556
phase3. Via via2 count = 87688
phase3. Via via3 count = 4620
phase3. Via via4 count = 1620
phase3. Via via5 count = 1627
phase3. Via via6 count = 2005
phase3. Via via7 count = 1
phase3. Via viatop count = 1
phase3. completed.

Start GR phase 4
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase4 Routing] Elapsed real time: 0:00:00 
[End of Phase4 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase4 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase4 Routing] Total (MB): Used  160  Alloctr  174  Proc 2523 
phase4. Routing result:
phase4. Both Dirs: Overflow =   116 Max = 2 GRCs =   144 (0.01%)
phase4. H routing: Overflow =    23 Max = 1 (GRCs = 12) GRCs =    35 (0.00%)
phase4. V routing: Overflow =    92 Max = 2 (GRCs =  2) GRCs =   109 (0.01%)
phase4. M1         Overflow =    16 Max = 1 (GRCs =  5) GRCs =    28 (0.00%)
phase4. M2         Overflow =    81 Max = 2 (GRCs =  2) GRCs =    98 (0.01%)
phase4. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase4. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase4. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. B2         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase4. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase4. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase4. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase4. Total Wire Length = 1215292.70
phase4. Layer M1 wire length = 80606.02
phase4. Layer M2 wire length = 515100.80
phase4. Layer M3 wire length = 550349.88
phase4. Layer M4 wire length = 49899.03
phase4. Layer B1 wire length = 96.94
phase4. Layer B2 wire length = 9722.82
phase4. Layer EA wire length = 9514.20
phase4. Layer OA wire length = 0.00
phase4. Layer LB wire length = 3.01
phase4. Total Number of Contacts = 206118
phase4. Via via1 count = 108556
phase4. Via via2 count = 87688
phase4. Via via3 count = 4620
phase4. Via via4 count = 1620
phase4. Via via5 count = 1627
phase4. Via via6 count = 2005
phase4. Via via7 count = 1
phase4. Via viatop count = 1
phase4. completed.

Start GR phase 5
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase5 Routing] Elapsed real time: 0:00:00 
[End of Phase5 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase5 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase5 Routing] Total (MB): Used  160  Alloctr  174  Proc 2523 
phase5. Routing result:
phase5. Both Dirs: Overflow =   116 Max = 2 GRCs =   144 (0.01%)
phase5. H routing: Overflow =    23 Max = 1 (GRCs = 12) GRCs =    35 (0.00%)
phase5. V routing: Overflow =    92 Max = 2 (GRCs =  2) GRCs =   109 (0.01%)
phase5. M1         Overflow =    16 Max = 1 (GRCs =  5) GRCs =    28 (0.00%)
phase5. M2         Overflow =    81 Max = 2 (GRCs =  2) GRCs =    98 (0.01%)
phase5. M3         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase5. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase5. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase5. B2         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase5. EA         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase5. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase5. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase5. Total Wire Length = 1215292.70
phase5. Layer M1 wire length = 80606.02
phase5. Layer M2 wire length = 515100.80
phase5. Layer M3 wire length = 550349.88
phase5. Layer M4 wire length = 49899.03
phase5. Layer B1 wire length = 96.94
phase5. Layer B2 wire length = 9722.82
phase5. Layer EA wire length = 9514.20
phase5. Layer OA wire length = 0.00
phase5. Layer LB wire length = 3.01
phase5. Total Number of Contacts = 206118
phase5. Via via1 count = 108556
phase5. Via via2 count = 87688
phase5. Via via3 count = 4620
phase5. Via via4 count = 1620
phase5. Via via5 count = 1627
phase5. Via via6 count = 2005
phase5. Via via7 count = 1
phase5. Via viatop count = 1
phase5. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:13 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Whole Chip Routing] Stage (MB): Used   64  Alloctr   77  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  160  Alloctr  174  Proc 2523 

Congestion utilization per direction:
Average vertical track utilization   =  4.05 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  4.38 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -48  Proc    0 
[GR: Done] Total (MB): Used  144  Alloctr  150  Proc 2523 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:15 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[GR: Done] Stage (MB): Used  114  Alloctr  119  Proc    0 
[GR: Done] Total (MB): Used  144  Alloctr  150  Proc 2523 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:01 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DBOUT] Stage (MB): Used -100  Alloctr -108  Proc    0 
[DBOUT] Total (MB): Used   32  Alloctr   33  Proc 2523 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:17 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   32  Alloctr   33  Proc 2523 
1
# Running extraction and updating the timing
extract_rc

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
28342/29296 nets are routed
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 1.53 seconds
EKL_MT: elapsed time 2 seconds
Warning: Net 'w_clk_p' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_controller/N79' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/N17' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/N116' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/sensor_core/n131' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/uart_controller/N21' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/w_rstn' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n598' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/n1291' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/add/n1041' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n884' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_3/n871' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n815' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/mult_1/n881' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n350' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n912' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n384' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_notch/add_1/n951' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n210' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n694' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/n140' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n1057' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n914' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n235' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n77' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0028 0.0028 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0021 0.0021 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.002 0.002 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00026 0.00026 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00041 0.00041 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00012 0.00012 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Res for layer OA : 5.4e-06 5.4e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00027 0.00027 (RCEX-011)
Information: Library Derived Res for layer LB : 1.3e-05 1.3e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0013 0.0013 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00025 0.00025 (RCEX-011)
Information: Library Derived Vertical Res : 0.0015 0.0015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Warning: Command update_timing being executed when the clock network needs re-routing. (TIM-221)
Information: Updating design information... (UID-85)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/03_place_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (03_place_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 19:28:14 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    1.3124 
**clock_gating_default**                   -2.7125 
REGIN                                       2.4874 
default                                    -0.7963 
REGOUT                                      0.3662 
clk                                        -0.5304 
--------------------------------------------------
Setup WNS:                                 -2.7125 
Setup TNS:                               -833.0186
Number of setup violations:                   4987  
Hold WNS:                                  -0.0211  
Hold TNS:                                  -0.0211  
Number of hold violations:                       1  
Number of max trans violations:               1101  
Number of max cap violations:                  167  
Number of min pulse width violations:            0  
Route drc violations:                            0
--------------------------------------------------
Area:                                       100189
Cell count:                                  27229
Buf/inv cell count:                           3051
Std cell utilization:                        9.37%
CPU/ELAPSE(hr):                          0.11/0.14
Mem(Mb):                                       925
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:      4987 
   above ~ -0.7  ---  172 
    -0.6 ~ -0.7  ---  100 
    -0.5 ~ -0.6  ---  550 
    -0.4 ~ -0.5  ---  515 
    -0.3 ~ -0.4  ---  139 
    -0.2 ~ -0.3  ---   26 
    -0.1 ~ -0.2  ---    8 
       0 ~ -0.1  --- 3477 
--------------------------------------------------
Min violations:         1 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    1 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (03_place_opt) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario func1_bst either not exists or is inactive. report_qor will skip it. (UID-1059)
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:28:15 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            12.0000
  Critical Path Length:        7.5376
  Critical Path Slack:        -2.7125
  Critical Path Clk Period:    5.4000
  Total Negative Slack:      -16.4200
  No. of Violating Paths:     20.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        2.2864
  Critical Path Slack:         2.4874
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        4.2638
  Critical Path Slack:         0.3662
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        5.5448
  Critical Path Slack:        -0.5304
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -2.6653
  No. of Violating Paths:     12.0000
  Worst Hold Violation:       -0.0211
  Total Hold Violation:       -0.0211
  No. of Hold Violations:      1.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        3.5576
  Critical Path Slack:         1.3124
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.7963
  Critical Path Slack:        -0.7963
  Critical Path Clk Period:       n/a
  Total Negative Slack:     -813.9333
  No. of Violating Paths:   4955.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6166
  Leaf Cell Count:              27229
  Buf/Inv Cell Count:            3051
  Buf Cell Count:                 540
  Inv Cell Count:                2511
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21825
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      55935.6799
  Noncombinational Area:   44253.4405
  Buf/Inv Area:             3647.3599
  Total Buffer Area:        1132.4800
  Total Inverter Area:      2514.8800
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :  19384504.0000
  Net YLength        :  17074246.0000
  -----------------------------------
  Cell Area:              100189.1204
  Design Area:            100189.1204
  Net Length        :   36458752.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29716
  Nets With Violations:         16052
  Max Trans Violations:          1101
  Max Cap Violations:             167
  Max Net Length Violations:    15589
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             45.8450
  -----------------------------------------
  Overall Compile Time:             46.5919
  Overall Compile Wall Clock Time:  46.7600

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 2.7125  TNS: 833.0186  Number of Violating Paths: 4987
  Design  WNS: 2.7125  TNS: 833.0186  Number of Violating Paths: 4987


  Scenario: func1_wst  (Hold)  WNS: 0.0211  TNS: 0.0211  Number of Violating Paths: 1
  Design (Hold)  WNS: 0.0211  TNS: 0.0211  Number of Violating Paths: 1

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 19:28:15 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 19:28:15 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis
Library Name:      khu_sensor_pad_03_place_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        34298
    Number of Pins:                172529
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                29297
    Average Pins Per Net (Signal): 3.49952

Chip Utilization:
    Total Std Cell Area:           100189.12
    Total Pad Cell Area:           376225.63
    Core Size:     width 1035.00, height 1033.60; area 1069776.00
    Pad Core Size: width 1176.00, height 1176.00; area 1382976.00
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         9.37% 
    Cell/Core Ratio:               9.37%
    Cell/Chip Ratio:               24.31%
    Number of Cell Rows:            646

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	FILLTIEMTR	STD	7125
	DFFRQX1MTR	STD	2687
	DFFQX1MTR	STD	2197
	INVX1MTR	STD	2070
	NAND2X1MTR	STD	1693
	XOR2X1MTR	STD	1610
	OAI21X1MTR	STD	1544
	NOR2X1MTR	STD	1127
	AOI22X1MTR	STD	1112
	AOI222X1MTR	STD	1029
	ADDHX1MTR	STD	661
	ADDFX2MTR	STD	659
	ADDFX1MTR	STD	591
	AOI21X1MTR	STD	473
	OAI21X2MTR	STD	434
	INVX2MTR	STD	375
	AO22X1MTR	STD	360
	XNOR2X1MTR	STD	340
	BUFX4MTR	STD	340
	AND2X1MTR	STD	335
	CLKNAND2X2MTR	STD	328
	NAND4X1MTR	STD	310
	AOI32X1MTR	STD	293
	NOR2BX1MTR	STD	288
	NOR4X1MTR	STD	264
	NAND2X2MTR	STD	263
	NAND2BX1MTR	STD	258
	OAI211X1MTR	STD	253
	NOR2X2MTR	STD	241
	OAI2BB2X1MTR	STD	236
	NOR3X1MTR	STD	228
	NAND3X1MTR	STD	202
	AO2B2X1MTR	STD	201
	DFFSX1MTR	STD	184
	TLATNTSCAX2MTR	STD	175
	OAI221X1MTR	STD	171
	OAI22X1MTR	STD	171
	NOR4BX1MTR	STD	166
	CLKOR2X1MTR	STD	163
	OAI2B1X1MTR	STD	162
	AOI21X2MTR	STD	139
	AOI222X2MTR	STD	131
	OAI31X1MTR	STD	129
	AOI31X1MTR	STD	129
	OAI32X1MTR	STD	125
	BUFX2MTR	STD	121
	AOI211X1MTR	STD	119
	CLKXOR2X2MTR	STD	112
	AND4X1MTR	STD	100
	OAI2BB1X1MTR	STD	93
	OAI2B11X1MTR	STD	88
	AOI2BB2X1MTR	STD	82
	AO2B2BX1MTR	STD	70
	OAI2B2X1MTR	STD	63
	NOR2X4MTR	STD	62
	OR4X1MTR	STD	59
	NAND3BX1MTR	STD	57
	NAND4BX1MTR	STD	51
	AOI2B1X1MTR	STD	50
	NAND2BX4MTR	STD	48
	DFFQNX1MTR	STD	44
	AND2X2MTR	STD	42
	NAND4X2MTR	STD	41
	AO21X1MTR	STD	39
	DFFTRX1MTR	STD	38
	INVX4MTR	STD	36
	NOR3BX1MTR	STD	35
	DFFRQX4MTR	STD	32
	AND3X2MTR	STD	31
	XNOR2X4MTR	STD	31
	NOR2X6MTR	STD	29
	NOR2BX8MTR	STD	29
	XOR2X2MTR	STD	26
	OAI2BB2X2MTR	STD	25
	NOR2BX4MTR	STD	25
	AND3X1MTR	STD	24
	OR3X1MTR	STD	23
	INVX20MTR	STD	22
	NAND3X2MTR	STD	22
	OAI221X2MTR	STD	22
	OAI2B1X2MTR	STD	21
	AOI21BX1MTR	STD	20
	OAI21BX1MTR	STD	19
	BUFX5MTR	STD	19
	AND3X4MTR	STD	19
	OR2X2MTR	STD	18
	NOR4BBX1MTR	STD	17
	XOR3X1MTR	STD	17
	OAI2B2X2MTR	STD	16
	AOI221X1MTR	STD	15
	OAI222X1MTR	STD	15
	BUFX20MTR	STD	15
	NAND2X4MTR	STD	14
	DFFSQX2MTR	STD	13
	OAI2B2X4MTR	STD	13
	NOR4X2MTR	STD	12
	DFFRHQX8MTR	STD	11
	NOR3X2MTR	STD	11
	OR2X1MTR	STD	11
	DFFSQX1MTR	STD	10
	AOI2BB1X1MTR	STD	10
	AOI32X2MTR	STD	10
	XNOR2X2MTR	STD	10
	OA21X1MTR	STD	8
	DLY4X1MTR	STD	8
	DFFSHQX1MTR	STD	8
	MXI2X1MTR	STD	8
	BUFX6MTR	STD	7
	XNOR3X1MTR	STD	6
	AO21X2MTR	STD	6
	INVX6MTR	STD	6
	BUFX10MTR	STD	6
	OAI32X2MTR	STD	6
	NOR2BX2MTR	STD	5
	NAND2BX2MTR	STD	5
	DFFQX2MTR	STD	5
	NOR3X4MTR	STD	5
	BUFX16MTR	STD	5
	BUFX3MTR	STD	5
	BUFX18MTR	STD	5
	NOR3X6MTR	STD	5
	NOR4X4MTR	STD	5
	OAI21BX2MTR	STD	5
	ADDHX2MTR	STD	5
	OAI21X3MTR	STD	4
	NAND3BX2MTR	STD	4
	NAND4BX2MTR	STD	4
	OAI22X2MTR	STD	4
	AOI31X2MTR	STD	4
	AND2X4MTR	STD	4
	OAI31X2MTR	STD	4
	AOI21X4MTR	STD	3
	NAND2X6MTR	STD	3
	CLKAND2X2MTR	STD	3
	BUFX12MTR	STD	3
	BUFX14MTR	STD	3
	BUFX8MTR	STD	3
	NOR3X8MTR	STD	3
	NAND4BBX1MTR	STD	2
	OAI33X1MTR	STD	2
	OAI22X4MTR	STD	2
	OAI2B11X2MTR	STD	2
	NAND4X4MTR	STD	2
	INVX8MTR	STD	2
	OR2X4MTR	STD	2
	AOI22X2MTR	STD	2
	OAI211X2MTR	STD	2
	OAI21X4MTR	STD	1
	OR2X12MTR	STD	1
	AOI33X1MTR	STD	1
	CLKOR2X2MTR	STD	1
	AOI211X2MTR	STD	1
	OAI2BB1X2MTR	STD	1
	OAI2B1X4MTR	STD	1
	AOI221X2MTR	STD	1
	iofillerv1	IO	723
	iofillerv_005	IO	144
	iofillerv_1	IO	40
	iofillerv30	IO	36
	ec_breakv	IO	11
	pvhbcudtbrt	IO	11
	vssipvh		IO	8
	vddivh		IO	8
	vddtvh		IO	8
	vsstvh		IO	8
	pvhbsudtart	IO	1
	pvhbcudtart	IO	1
	cornerv		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:

Track Assignment Information:

Detailed Routing Information:

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal2 Wire Length(count):               4211.96(4)
    metal3 Wire Length(count):               4235.96(4)
    metal4 Wire Length(count):               2169.20(2)
    metal5 Wire Length(count):               2172.00(2)
  ==============================================
    Total Wire Length(count):               12789.12(12)
    Number of via2 Contacts:             16
    Number of via4 Contacts:              4
  ==============================================
    Total Number of Contacts:       20

Stripe Wiring Statistics:
    metal3 Wire Length(count):                 27.84(96)
    metal6 Wire Length(count):              50628.48(144)
    metal7 Wire Length(count):              50858.88(48)
  ==============================================
    Total Wire Length(count):              101515.20(288)
    Number of via2 Contacts:             96
    Number of via3 Contacts:            192
    Number of via4 Contacts:            192
    Number of via5 Contacts:            192
    Number of via6 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1920

User Wiring Statistics:
    metal2 Wire Length(count):                324.99(13)
    metal3 Wire Length(count):                281.30(19)
    metal4 Wire Length(count):                320.65(14)
  ==============================================
    Total Wire Length(count):                 926.93(46)
    Number of via2 Contacts:             13
    Number of via3 Contacts:             20
    Number of via4 Contacts:              7
  ==============================================
    Total Number of Contacts:       40

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             685830.69(661)
    metal3 Wire Length(count):                 18.58(32)
    metal4 Wire Length(count):                  0.65(1)
  ==============================================
    Total Wire Length(count):              685849.92(694)
    Number of via1 Contacts:          16801
    Number of via2 Contacts:          15572
    Number of via3 Contacts:          15528
    Number of via4 Contacts:          15528
    Number of via5 Contacts:          15528
  ==============================================
    Total Number of Contacts:    78957

Signal Wiring Statistics:
      Mask Name      Contact Code    Number Of Contacts    Percentage

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
  ==============================================================
    Total              0.00                      0.00
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           27229 (100.00%)         32 (100.00%)      27197 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       100189.12 (100.00%)       0.00   (0.00%)  100189.12 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins -slack_greater_than 0.0 	-physical -attributes -nosplit -derate
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
exit

Thank you...
Exit IC Compiler!
