<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-433] Loop  + visitedLoop has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:03.158+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + visitedLoop has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:02.545+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + visitedLoop has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:02.417+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'numberOfPixelsVisted' is power-on initialization." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.869+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + visitedLoop has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.807+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-433] Loop  + visitedLoop has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.395+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xA;&#x9;'mul' operation ('tmp_33_i', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) (3.36 ns)&#xA;&#x9;'add' operation ('tmp_i2', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) (3.02 ns)&#xA;&#x9;'sub' operation ('current.V', modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:100) (1.68 ns)&#xA;&#x9;'add' operation ('r.V', modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:100) (1.68 ns)" projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.358+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.739ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.352+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pixel2B', modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92) on array 'visited' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'visited'." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.313+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('and' operation ('val', modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:92)) in the first pipeline iteration (II = 1 cycles)." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.302+0000" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.294+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'toplevel/length' to 'toplevel/length_r' to avoid the conflict with HDL keywords or other object names." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.166+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-542] Cannot flatten a loop nest 'mainYLoop' (modeComputer/src/toplevel.cpp:88:54) in function 'toplevel' : &#xA;&#xA;&#xA;more than one sub loop." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:01.005+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'freqYLoop' (modeComputer/src/toplevel.cpp:51) in function 'getFrequency': cannot completely unroll a loop with a variable trip count." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:00.836+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'freqXLoop' (modeComputer/src/toplevel.cpp:48) in function 'getFrequency': cannot completely unroll a loop with a variable trip count." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:00.786+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'visitedLoop' (modeComputer/src/toplevel.cpp:23) in function 'inVisited' completely: variable loop bound." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:00.781+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Cannot unroll loop 'mainYLoop' (modeComputer/src/toplevel.cpp:88) in function 'toplevel' completely: variable loop bound." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:00.777+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] modeComputer/src/toplevel.cpp:88: variable-indexed range selection may cause suboptimal QoR." projectName="modeComputer" solutionName="solution1" date="2019-02-28T16:20:00.663+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
