# **âš¡ FPGA Real-Time Accelerometer Streaming**
### **A High-Performance VHDL Hardware Pipeline built "From Scratch" on Artix-7**

---

## **ðŸš€ Project Overview**
This project demonstrates a complete, low-latency hardware pipeline designed to acquire 3-axis acceleration data from an **ADXL345 sensor** and stream it to a host PC via **Ethernet (UDP/IPv4)**.

**The "From Scratch" Philosophy:** This system is built on a custom-logic approach where every clock cycle is precisely managed. By implementing our own state machines for every stageâ€”from sub-microsecond SPI transactions to MII nibble serializationâ€”this project provides a deep dive into the inner workings of communication protocols and direct hardware interaction, without the abstraction of standard software layers.

---

## **ðŸ›  Technology Stack**

### **Hardware & RTL**
* **Target**: Xilinx Artix-7 (Arty A7-35T).
* **System Clock**: **25 MHz** (Generated via the **Clock Wizard IP**, converting the 100 MHz board oscillator into a stable 25 MHz system base).
* **Sensor**: ADXL345 (Digital Accelerometer via SPI (MODE 3)).
* **SPI Protocol**: Currently running at **1 MHz** (Scalable via generics; must remain **< 5 MHz** per ADXL345 datasheet specifications).
* **Internal Interconnect**: **AXI-Stream Interface** (Ensures reliable, back-pressured data flow between the Packet Generator and the MII Driver).
* **Protocol Stack**: Ethernet II, IPv4, UDP (Fully hard-coded logic).
* **Physical Layer**: MII (Medium Independent Interface) @ 25 MHz.



### **Software & Tools (The Ecosystem)**
* **Vivado Design Suite**: The Software IDE used for synthesis, implementation, and bitstream generation.
* **Python 3.10**: For real-time sensor modeling and data visualization.
* **Wireshark**: Network protocol validation and frame inspection.
* **Tera Term**: Serial monitoring via the internal UART telemetry core.

---

## **âœ¨ Key Features**
* **AXI-Stream Architecture**: The design utilizes the industry-standard **AXI-Stream** protocol for internal data movement. This allows the `frame_gen` to pause if the `mii_phy` is busy, preventing data overflow and ensuring high-performance throughput.
* **Strobe-and-Latch Coherency**: Guarantees zero "data tearing"â€”X, Y, and Z axes are captured at the exact same instant.
* **Educational Hardware Design**: A modular architecture designed to clearly expose the mechanics of SPI registers and network headers.

---

## **ðŸ” Debug-First Design (Oscilloscope-Free Validation)**
The project is engineered to be fully validated without the need for an external oscilloscope:

* **Sub-system Isolation**: Specific versions like `top_adxl_debug` and `top_eth_debug` allow you to isolate the **SPI acquisition** from the **Ethernet transmission**. This means you can debug the sensor logic or the network stack independently before full integration.
* **UART Telemetry**: The `uart_tx` module allows for real-time data logging directly on a PC serial terminal.
* **ILA Proven**: While not permanently instantiated to save FPGA resources, the design has been fully validated using **Xilinx Integrated Logic Analyzers (ILA)**. The signals are structured to be easily probed by any user wishing to perform in-chip signal visualization.
* **Full Visibility**: Between the UART logs and Wireshark captures on the PC, the entire data pathâ€”from SPI transactions to Ethernet nibblesâ€”is transparent and verifiable.


---

## **ðŸš¦ Quick Start (Vivado Project Restoration)**

This repository uses a `.tcl` script to rebuild the project structure automatically.

1.  **Open Vivado**
2.  **Open the Tcl Console** (Window > Tcl Console).
3.  **Navigate to the project folder**:
    ```tcl
    cd [path/to/eth_adxl_project]
    ```
4.  **Source the restoration script**:
    ```tcl
    source  eth_adxl_project.tcl
    ```
5.  **Configure Networking**: Open `top_eth.vhd` and update the `mac_dest` and `ip_dest` generics to match your PC.
6.  **Generate Bitstream**: Click "Generate Bitstream" to run Synthesis, Implementation, and Bitstream generation.

---

## **ðŸ“‚ Repository Structure**

The repository follows a strict modular organization. **Each directory contains its own README.md** detailing local FSMs, port maps, and timing specifications.

```text
eth_adxl_project/
â”œâ”€â”€ eth_adxl_project.tcl        # Project restoration script
â”œâ”€â”€   mod3d.py                  # Real-time 3D visualization and UDP packet listener
â”œâ”€â”€ README.md                   # Main documentation (Landing page)
â”‚
â”œâ”€â”€ hdl/                        # Hardware Description Language source files
â”‚   â”œâ”€â”€ adxl_top/               # Sensor integration and strobe logic
â”‚   â”‚   â”œâ”€â”€ README.md           # Sensor integration documentation
â”‚   â”‚   â”œâ”€â”€ adxl_top.vhd        # Production sensor top-level module
â”‚   â”‚   â””â”€â”€ top_adxl_debug.vhd  # Debug variant with UART/LED diagnostics
â”‚   â”‚
â”‚   â”œâ”€â”€ adxl_controller/        # ADXL345 FSM & Register management
â”‚   â”‚   â”œâ”€â”€ README.md           # Controller logic documentation
â”‚   â”‚   â””â”€â”€ adxl345_controller.vhd # Main FSM for sensor configuration
â”‚   â”‚
â”‚   â”œâ”€â”€ spi_master/             # Low-level SPI Protocol engine
â”‚   â”‚   â”œâ”€â”€ README.md           # SPI driver documentation
â”‚   â”‚   â””â”€â”€ spi_master.vhd      # Generic SPI Master (Mode 3) implementation
â”‚   â”‚
â”‚   â”œâ”€â”€ top_eth/                # Network stack integration
â”‚   â”‚   â”œâ”€â”€ README.md           # Ethernet integration documentation
â”‚   â”‚   â”œâ”€â”€ top_eth.vhd         # Main Ethernet sub-system
â”‚   â”‚   â””â”€â”€ top_eth_debug.vhd   # Debug variant with fixed network payload
â”‚   â”‚
â”‚   â”œâ”€â”€ frame_gen/              # UDP/IP Packet encapsulation logic
â”‚   â”‚   â”œâ”€â”€ README.md           # Frame generation documentation
â”‚   â”‚   â”œâ”€â”€ frame_gen.vhd       # Production UDP/IP packet builder
â”‚   â”‚   â””â”€â”€ frame_gen_debug.vhd # Test pattern generator for network validation
â”‚   â”‚
â”‚   â”œâ”€â”€ mii_phy/                # MII Interface & PHY Nibble serialization
â”‚   â”‚   â”œâ”€â”€ README.md           # Physical layer interface documentation
â”‚   â”‚   â””â”€â”€ mii_phy.vhd         # Driver for the DP83848J Ethernet PHY
â”‚   â”‚   â””â”€â”€ crc.vhd             # Parallel CRC32 calculation for FCS field
â”‚   â”‚   
â”‚   â”‚
â”‚   â”œâ”€â”€ uart/                   # Debug monitoring utility
â”‚   â”‚   â”œâ”€â”€ README.md           # UART documentation
â”‚   â”‚   â””â”€â”€ uart_tx.vhd         # UART Transmitter for telemetry data
â”‚   â”‚
â”‚   â””â”€â”€ top_system/             # Global system hierarchy
â”‚       â”œâ”€â”€ README.md           # Top-level integration documentation
â”‚       â””â”€â”€ TOP_system.vhd      # Final system-level wrapper
â”‚
â”œâ”€â”€ ip/                         # Xilinx IP Core files
â”‚   â””â”€â”€ clk_wiz_0/              # Clock Wizard PLL (100MHz to 25MHz)
â”‚
â”œâ”€â”€ constraints/                # Xilinx Design Constraints (.xdc)
â”‚   â”œâ”€â”€ arty_a7_TOP.xdc         # Full system physical pin mapping
â”‚   â”œâ”€â”€ arty_a7_adxl_debug.xdc  # Pin mapping for sensor-only debugging
â”‚   â””â”€â”€ arty_eth_only.xdc       # Pin mapping for network-only debugging
â”‚
â””â”€â”€ sim/                        # VHDL Testbenches
    â”œâ”€â”€ tb_top_adxl.vhd         # Simulation for sensor acquisition path
    â”œâ”€â”€ tb_mii_phy.vhd          # Simulation for MII interface timing
    â”œâ”€â”€ tb_frame_gen.vhd        # Simulation for UDP/IP encapsulation
    â”œâ”€â”€ tb_frame_gen_debug.vhd  # Simulation for network debug logic
    â””â”€â”€ tb_spi_master.vhd       # Simulation for low-level SPI protocol
```


## **ðŸ“š References**
* **Sensor**: [ADXL345 Datasheet](https://www.analog.com/media/en/technical-documentation/data-sheets/ADXL345.pdf)
* **Ethernet PHY**: [DP83848J Datasheet](https://www.ti.com/lit/ds/symlink/dp83848j.pdf)
* **Protocol**: [UDP/IPv4 Specification (RFC 768 / 791)](https://datatracker.ietf.org/doc/html/rfc768)

## **ðŸ‘¤ Author**
* **Johan EL HAJJ DIB** [LinkedIn](https://www.linkedin.com/in/johan-el-hajj-dib/)