#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000207d98ebf90 .scope module, "bin_to_7seg" "bin_to_7seg" 2 73;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "binary";
    .port_info 1 /OUTPUT 7 "seg";
o00000207d99ac018 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000207d99766d0_0 .net "binary", 3 0, o00000207d99ac018;  0 drivers
v00000207d9974d30_0 .var "seg", 6 0;
E_00000207d99535b0 .event anyedge, v00000207d99766d0_0;
S_00000207d9892b90 .scope module, "ieee754_to_parts" "ieee754_to_parts" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ieee754";
    .port_info 1 /OUTPUT 32 "integer_part";
    .port_info 2 /OUTPUT 32 "fractional_part";
    .port_info 3 /OUTPUT 1 "sign";
v00000207d9974e70_0 .var "exponent", 7 0;
v00000207d9975eb0_0 .var "fractional_part", 31 0;
o00000207d99ac138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9976090_0 .net "ieee754", 31 0, o00000207d99ac138;  0 drivers
v00000207d9975050_0 .var "integer_part", 31 0;
v00000207d9975370_0 .var "mantissa", 23 0;
v00000207d9975410_0 .var "sign", 0 0;
E_00000207d9952c30 .event anyedge, v00000207d9976090_0, v00000207d9974e70_0, v00000207d9975370_0, v00000207d9975eb0_0;
S_00000207d9998f20 .scope module, "input_neuron" "input_neuron" 4 89;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "inputdata";
    .port_info 3 /OUTPUT 32 "outputdata";
o00000207d99ac2b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9975730_0 .net "clock", 0 0, o00000207d99ac2b8;  0 drivers
o00000207d99ac2e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9976270_0 .net "inputdata", 31 0, o00000207d99ac2e8;  0 drivers
o00000207d99ac318 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9975ff0_0 .net "neuron_enable", 0 0, o00000207d99ac318;  0 drivers
v00000207d9976770_0 .var "outputdata", 31 0;
E_00000207d99536f0 .event posedge, v00000207d9975730_0;
S_00000207d99a4430 .scope module, "register" "register" 2 16;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /OUTPUT 32 "register";
o00000207d99ac438 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9974fb0_0 .net "clock", 0 0, o00000207d99ac438;  0 drivers
o00000207d99ac468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d99768b0_0 .net "data", 31 0, o00000207d99ac468;  0 drivers
v00000207d99750f0_0 .var "register", 31 0;
o00000207d99ac4c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9974c90_0 .net "reset", 0 0, o00000207d99ac4c8;  0 drivers
E_00000207d99537f0 .event posedge, v00000207d9974fb0_0;
S_00000207d999b680 .scope module, "softmax_neuron" "softmax_neuron" 4 332;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 32 "alpha";
    .port_info 3 /INPUT 128 "inputdata";
    .port_info 4 /INPUT 32 "exp_sum";
    .port_info 5 /INPUT 32 "deltafunction_value";
    .port_info 6 /INPUT 2 "weight_memory_address";
    .port_info 7 /INPUT 2 "neuron_state";
    .port_info 8 /OUTPUT 32 "exp";
    .port_info 9 /OUTPUT 32 "weight";
    .port_info 10 /OUTPUT 32 "a";
P_00000207d9952cf0 .param/l "NUM_INPUTS" 0 4 332, +C4<00000000000000000000000000000100>;
L_00000207d994aa50 .functor BUFZ 32, v00000207d9a15d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207d9a1a980_0 .net "A1_MEM", 31 0, v00000207d9a00c30_0;  1 drivers
v00000207d9a1c6e0_0 .net "D1_OUT", 31 0, v00000207d9a05dc0_0;  1 drivers
v00000207d9a1b100_0 .net "E1_D1", 31 0, v00000207d9a15d40_0;  1 drivers
v00000207d9a1b2e0_0 .net "M1_M2", 31 0, L_00000207d9a9ab00;  1 drivers
v00000207d9a1bce0_0 .net "M2_A1", 31 0, L_00000207d9a9c900;  1 drivers
v00000207d9a1b380_0 .net "MEM_OUT", 31 0, v00000207d9a1a5c0_0;  1 drivers
v00000207d9a1b420_0 .net "MUX_OUT", 31 0, v00000207d9a1b060_0;  1 drivers
v00000207d9a1b880_0 .net "Z_E1", 31 0, v00000207d9a1c1e0_0;  1 drivers
v00000207d9a1b7e0_0 .var "a", 31 0;
o00000207d99b25b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9a1bd80_0 .net "alpha", 31 0, o00000207d99b25b8;  0 drivers
v00000207d9a1aac0_0 .var "bias", 31 0;
o00000207d99aebf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9a1b9c0_0 .net "clock", 0 0, o00000207d99aebf8;  0 drivers
v00000207d9a1c780_0 .var "data_counter", 1 0;
o00000207d99b2a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9a1ba60_0 .net "deltafunction_value", 31 0, o00000207d99b2a38;  0 drivers
v00000207d9a1bba0_0 .var "enable_Z", 0 0;
v00000207d9a1bc40_0 .var "enable_d1", 0 0;
v00000207d9a1be20_0 .net "exp", 31 0, L_00000207d994aa50;  1 drivers
o00000207d99ae838 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9a1c8c0_0 .net "exp_sum", 31 0, o00000207d99ae838;  0 drivers
o00000207d99b40e8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9a1bec0_0 .net "inputdata", 127 0, o00000207d99b40e8;  0 drivers
v00000207d9a1cb40_0 .var "neuron_backpropagation_state", 1 0;
v00000207d9a1ca00_0 .var "neuron_deltafunction_state", 1 0;
o00000207d99b4268 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9a1cd20_0 .net "neuron_enable", 0 0, o00000207d99b4268;  0 drivers
v00000207d9a1cdc0_0 .var "neuron_feedfoward_state", 1 0;
o00000207d99b42c8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000207d9a1d040_0 .net "neuron_state", 1 0, o00000207d99b42c8;  0 drivers
v00000207d9a1cf00_0 .var "weight", 31 0;
o00000207d99b4328 .functor BUFZ 2, C4<zz>; HiZ drive
v00000207d9a1c960_0 .net "weight_memory_address", 1 0, o00000207d99b4328;  0 drivers
v00000207d9a1ce60_0 .var "write_enable", 0 0;
v00000207d9a1cfa0_0 .var/i "z_counter", 31 0;
S_00000207d95e2f50 .scope module, "A1" "ieee754_adder" 4 426, 3 61 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9952830 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9975af0_0 .net "A", 31 0, v00000207d9a1a5c0_0;  alias, 1 drivers
v00000207d9976310_0 .net "A_Exponent", 7 0, L_00000207d9a9bfa0;  1 drivers
v00000207d9974dd0_0 .net "A_Mantissa", 23 0, L_00000207d9a9c7c0;  1 drivers
v00000207d9976b30_0 .net "A_sign", 0 0, L_00000207d9a9a920;  1 drivers
v00000207d9975230_0 .var "A_swap", 31 0;
v00000207d9975f50_0 .net "B", 31 0, L_00000207d9a9c900;  alias, 1 drivers
v00000207d99754b0_0 .net "B_Exponent", 7 0, L_00000207d9a9ac40;  1 drivers
v00000207d9975910_0 .net "B_Mantissa", 23 0, L_00000207d9a9bdc0;  1 drivers
v00000207d9976130_0 .var "B_shifted_mantissa", 23 0;
v00000207d99761d0_0 .net "B_sign", 0 0, L_00000207d9a9b000;  1 drivers
v00000207d9974f10_0 .var "B_swap", 31 0;
v00000207d9976950_0 .var "Exponent", 7 0;
v00000207d99769f0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a416e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d99752d0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a416e0;  1 drivers
L_00000207d9a41770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9975870_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41770;  1 drivers
v00000207d9975550_0 .net *"_ivl_23", 30 0, L_00000207d9a9b5a0;  1 drivers
L_00000207d9a417b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9975a50_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a417b8;  1 drivers
v00000207d9975b90_0 .net *"_ivl_29", 30 0, L_00000207d9a9b960;  1 drivers
v00000207d9975c30_0 .net *"_ivl_3", 22 0, L_00000207d9a9c5e0;  1 drivers
L_00000207d9a41728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9975cd0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41728;  1 drivers
v00000207d98c2130_0 .net *"_ivl_9", 22 0, L_00000207d9a9b8c0;  1 drivers
v00000207d98c23b0_0 .var "carry", 0 0;
v00000207d992db60_0 .net "comp", 0 0, v00000207d9975190_0;  1 drivers
v00000207d992cda0_0 .var "diff_Exponent", 7 0;
v00000207d9886b00_0 .var/i "i", 31 0;
v00000207d9a00c30_0 .var "result", 31 0;
E_00000207d99528b0/0 .event anyedge, v00000207d9975190_0, v00000207d9975af0_0, v00000207d9975f50_0, v00000207d9976310_0;
E_00000207d99528b0/1 .event anyedge, v00000207d99754b0_0, v00000207d9975910_0, v00000207d992cda0_0, v00000207d9976b30_0;
E_00000207d99528b0/2 .event anyedge, v00000207d99761d0_0, v00000207d9974dd0_0, v00000207d9976130_0, v00000207d98c23b0_0;
E_00000207d99528b0/3 .event anyedge, v00000207d99769f0_0, v00000207d9976950_0;
E_00000207d99528b0 .event/or E_00000207d99528b0/0, E_00000207d99528b0/1, E_00000207d99528b0/2, E_00000207d99528b0/3;
L_00000207d9a9c5e0 .part v00000207d9975230_0, 0, 23;
L_00000207d9a9c7c0 .concat [ 23 1 0 0], L_00000207d9a9c5e0, L_00000207d9a416e0;
L_00000207d9a9b8c0 .part v00000207d9974f10_0, 0, 23;
L_00000207d9a9bdc0 .concat [ 23 1 0 0], L_00000207d9a9b8c0, L_00000207d9a41728;
L_00000207d9a9bfa0 .part v00000207d9975230_0, 23, 8;
L_00000207d9a9ac40 .part v00000207d9974f10_0, 23, 8;
L_00000207d9a9a920 .part v00000207d9975230_0, 31, 1;
L_00000207d9a9b000 .part v00000207d9974f10_0, 31, 1;
L_00000207d9a9b5a0 .part v00000207d9a1a5c0_0, 0, 31;
L_00000207d9a9a9c0 .concat [ 31 1 0 0], L_00000207d9a9b5a0, L_00000207d9a41770;
L_00000207d9a9b960 .part L_00000207d9a9c900, 0, 31;
L_00000207d9a9b460 .concat [ 31 1 0 0], L_00000207d9a9b960, L_00000207d9a417b8;
S_00000207d95e30e0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d95e2f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d99759b0_0 .net "A", 31 0, L_00000207d9a9a9c0;  1 drivers
v00000207d9976590_0 .net "B", 31 0, L_00000207d9a9b460;  1 drivers
v00000207d9975190_0 .var "result", 0 0;
E_00000207d9952d70 .event anyedge, v00000207d99759b0_0, v00000207d9976590_0, v00000207d9975190_0;
S_00000207d95e5ea0 .scope module, "D1" "ieee754_divider" 4 402, 3 180 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000207d95aa7c0 .param/l "ITER" 0 3 180, +C4<00000000000000000000000000000100>;
P_00000207d95aa7f8 .param/l "USE_ENABLE" 0 3 180, +C4<00000000000000000000000000000000>;
v00000207d9a04100_0 .net "A", 31 0, v00000207d9a15d40_0;  alias, 1 drivers
v00000207d9a053c0_0 .net "A1_Xn", 31 0, v00000207d9a02490_0;  1 drivers
v00000207d9a047e0_0 .net "A2_M3", 31 0, v00000207d9a01270_0;  1 drivers
v00000207d9a05be0_0 .net "B", 31 0, o00000207d99ae838;  alias, 0 drivers
v00000207d9a05500_0 .net "M1_A1", 31 0, L_00000207d9a99d40;  1 drivers
v00000207d9a055a0_0 .net "M2_A2", 31 0, L_00000207d9a99840;  1 drivers
v00000207d9a05c80_0 .net "M3_M4", 31 0, L_00000207d9a98e40;  1 drivers
v00000207d9a041a0_0 .net "M4_OUT", 31 0, L_00000207d9a9c400;  1 drivers
v00000207d9a04380_0 .var "Xn", 31 0;
L_00000207d9a41188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a04420_0 .net/2u *"_ivl_14", 0 0, L_00000207d9a41188;  1 drivers
v00000207d9a050a0_0 .net *"_ivl_17", 30 0, L_00000207d9a9a560;  1 drivers
L_00000207d9a40f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a05fa0_0 .net/2u *"_ivl_2", 0 0, L_00000207d9a40f48;  1 drivers
L_00000207d9a41260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a049c0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41260;  1 drivers
L_00000207d9a412a8 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000207d9a044c0_0 .net/2u *"_ivl_22", 7 0, L_00000207d9a412a8;  1 drivers
v00000207d9a05e60_0 .net *"_ivl_25", 22 0, L_00000207d9a98120;  1 drivers
v00000207d9a04560_0 .net *"_ivl_31", 0 0, L_00000207d9a99fc0;  1 drivers
v00000207d9a04600_0 .net *"_ivl_33", 0 0, L_00000207d9a9a2e0;  1 drivers
v00000207d9a04a60_0 .net *"_ivl_35", 30 0, L_00000207d9a98940;  1 drivers
v00000207d9a04b00_0 .net *"_ivl_39", 0 0, L_00000207d9a9d080;  1 drivers
L_00000207d9a40f90 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000207d9a04ba0_0 .net/2u *"_ivl_4", 7 0, L_00000207d9a40f90;  1 drivers
v00000207d9a04c40_0 .net *"_ivl_41", 7 0, L_00000207d9a9baa0;  1 drivers
L_00000207d9a41578 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000207d9a04ce0_0 .net/2u *"_ivl_42", 7 0, L_00000207d9a41578;  1 drivers
v00000207d9a04d80_0 .net *"_ivl_44", 7 0, L_00000207d9a9bb40;  1 drivers
v00000207d9a05140_0 .net *"_ivl_47", 7 0, L_00000207d9a9c4a0;  1 drivers
v00000207d9a056e0_0 .net *"_ivl_48", 7 0, L_00000207d9a9ca40;  1 drivers
v00000207d9a05a00_0 .net *"_ivl_51", 22 0, L_00000207d9a9cfe0;  1 drivers
v00000207d9a051e0_0 .net *"_ivl_7", 22 0, L_00000207d9a9a740;  1 drivers
v00000207d9a05280_0 .var/i "clk", 31 0;
v00000207d9a05320_0 .net "clock", 0 0, o00000207d99aebf8;  alias, 0 drivers
v00000207d9a05780_0 .var "divider_counter", 2 0;
L_00000207d9a40e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a05820_0 .net "effective_enable", 0 0, L_00000207d9a40e70;  1 drivers
v00000207d9a05960_0 .net "enable", 0 0, v00000207d9a1bc40_0;  1 drivers
v00000207d9a05aa0_0 .var/i "index", 31 0;
v00000207d9a05dc0_0 .var "result", 31 0;
E_00000207d9952a30 .event posedge, v00000207d9a05320_0;
L_00000207d9a9a740 .part o00000207d99ae838, 0, 23;
L_00000207d9a98620 .concat [ 23 8 1 0], L_00000207d9a9a740, L_00000207d9a40f90, L_00000207d9a40f48;
L_00000207d9a9a560 .part L_00000207d9a99d40, 0, 31;
L_00000207d9a9a6a0 .concat [ 31 1 0 0], L_00000207d9a9a560, L_00000207d9a41188;
L_00000207d9a98120 .part o00000207d99ae838, 0, 23;
L_00000207d9a99520 .concat [ 23 8 1 0], L_00000207d9a98120, L_00000207d9a412a8, L_00000207d9a41260;
L_00000207d9a99fc0 .part L_00000207d9a99840, 31, 1;
L_00000207d9a9a2e0 .reduce/nor L_00000207d9a99fc0;
L_00000207d9a98940 .part L_00000207d9a99840, 0, 31;
L_00000207d9a986c0 .concat [ 31 1 0 0], L_00000207d9a98940, L_00000207d9a9a2e0;
L_00000207d9a9d080 .part o00000207d99ae838, 31, 1;
L_00000207d9a9baa0 .part L_00000207d9a98e40, 23, 8;
L_00000207d9a9bb40 .arith/sum 8, L_00000207d9a9baa0, L_00000207d9a41578;
L_00000207d9a9c4a0 .part o00000207d99ae838, 23, 8;
L_00000207d9a9ca40 .arith/sub 8, L_00000207d9a9bb40, L_00000207d9a9c4a0;
L_00000207d9a9cfe0 .part L_00000207d9a98e40, 0, 23;
L_00000207d9a9aa60 .concat [ 23 8 1 0], L_00000207d9a9cfe0, L_00000207d9a9ca40, L_00000207d9a9d080;
S_00000207d95e6030 .scope module, "A1" "ieee754_adder" 3 208, 3 61 0, S_00000207d95e5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9953870 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
L_00000207d9a41140 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000207d9a014f0_0 .net "A", 31 0, L_00000207d9a41140;  1 drivers
v00000207d9a01590_0 .net "A_Exponent", 7 0, L_00000207d9a98f80;  1 drivers
v00000207d9a01630_0 .net "A_Mantissa", 23 0, L_00000207d9a997a0;  1 drivers
v00000207d9a00190_0 .net "A_sign", 0 0, L_00000207d9a98a80;  1 drivers
v00000207d9a00230_0 .var "A_swap", 31 0;
v00000207d9a00e10_0 .net "B", 31 0, L_00000207d9a9a6a0;  1 drivers
v00000207d9a016d0_0 .net "B_Exponent", 7 0, L_00000207d9a99020;  1 drivers
v00000207d9a011d0_0 .net "B_Mantissa", 23 0, L_00000207d9a98300;  1 drivers
v00000207d9a01950_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a01770_0 .net "B_sign", 0 0, L_00000207d9a990c0;  1 drivers
v00000207d9a02210_0 .var "B_swap", 31 0;
v00000207d9a02530_0 .var "Exponent", 7 0;
v00000207d9a025d0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a41020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a01810_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41020;  1 drivers
L_00000207d9a410b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a007d0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a410b0;  1 drivers
v00000207d9a00eb0_0 .net *"_ivl_23", 30 0, L_00000207d9a99de0;  1 drivers
L_00000207d9a410f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a018b0_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a410f8;  1 drivers
v00000207d9a019f0_0 .net *"_ivl_29", 30 0, L_00000207d9a99200;  1 drivers
v00000207d9a013b0_0 .net *"_ivl_3", 22 0, L_00000207d9a9a4c0;  1 drivers
L_00000207d9a41068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a00550_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41068;  1 drivers
v00000207d9a02670_0 .net *"_ivl_9", 22 0, L_00000207d9a99700;  1 drivers
v00000207d9a02710_0 .var "carry", 0 0;
v00000207d9a01e50_0 .net "comp", 0 0, v00000207d9a027b0_0;  1 drivers
v00000207d9a01310_0 .var "diff_Exponent", 7 0;
v00000207d9a023f0_0 .var/i "i", 31 0;
v00000207d9a02490_0 .var "result", 31 0;
E_00000207d9953a70/0 .event anyedge, v00000207d9a027b0_0, v00000207d9a014f0_0, v00000207d9a00e10_0, v00000207d9a01590_0;
E_00000207d9953a70/1 .event anyedge, v00000207d9a016d0_0, v00000207d9a011d0_0, v00000207d9a01310_0, v00000207d9a00190_0;
E_00000207d9953a70/2 .event anyedge, v00000207d9a01770_0, v00000207d9a01630_0, v00000207d9a01950_0, v00000207d9a02710_0;
E_00000207d9953a70/3 .event anyedge, v00000207d9a025d0_0, v00000207d9a02530_0;
E_00000207d9953a70 .event/or E_00000207d9953a70/0, E_00000207d9953a70/1, E_00000207d9953a70/2, E_00000207d9953a70/3;
L_00000207d9a9a4c0 .part v00000207d9a00230_0, 0, 23;
L_00000207d9a997a0 .concat [ 23 1 0 0], L_00000207d9a9a4c0, L_00000207d9a41020;
L_00000207d9a99700 .part v00000207d9a02210_0, 0, 23;
L_00000207d9a98300 .concat [ 23 1 0 0], L_00000207d9a99700, L_00000207d9a41068;
L_00000207d9a98f80 .part v00000207d9a00230_0, 23, 8;
L_00000207d9a99020 .part v00000207d9a02210_0, 23, 8;
L_00000207d9a98a80 .part v00000207d9a00230_0, 31, 1;
L_00000207d9a990c0 .part v00000207d9a02210_0, 31, 1;
L_00000207d9a99de0 .part L_00000207d9a41140, 0, 31;
L_00000207d9a984e0 .concat [ 31 1 0 0], L_00000207d9a99de0, L_00000207d9a410b0;
L_00000207d9a99200 .part L_00000207d9a9a6a0, 0, 31;
L_00000207d9a99ca0 .concat [ 31 1 0 0], L_00000207d9a99200, L_00000207d9a410f8;
S_00000207d95bfed0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d95e6030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a004b0_0 .net "A", 31 0, L_00000207d9a984e0;  1 drivers
v00000207d9a005f0_0 .net "B", 31 0, L_00000207d9a99ca0;  1 drivers
v00000207d9a027b0_0 .var "result", 0 0;
E_00000207d9953d30 .event anyedge, v00000207d9a004b0_0, v00000207d9a005f0_0, v00000207d9a027b0_0;
S_00000207d95c0060 .scope module, "A2" "ieee754_adder" 3 221, 3 61 0, S_00000207d95e5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9953c30 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
L_00000207d9a41410 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d9a002d0_0 .net "A", 31 0, L_00000207d9a41410;  1 drivers
v00000207d9a01a90_0 .net "A_Exponent", 7 0, L_00000207d9a98260;  1 drivers
v00000207d9a000f0_0 .net "A_Mantissa", 23 0, L_00000207d9a981c0;  1 drivers
v00000207d9a00ff0_0 .net "A_sign", 0 0, L_00000207d9a99a20;  1 drivers
v00000207d9a02350_0 .var "A_swap", 31 0;
v00000207d9a00370_0 .net "B", 31 0, L_00000207d9a986c0;  1 drivers
v00000207d9a00410_0 .net "B_Exponent", 7 0, L_00000207d9a983a0;  1 drivers
v00000207d9a00910_0 .net "B_Mantissa", 23 0, L_00000207d9a998e0;  1 drivers
v00000207d9a01bd0_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a01090_0 .net "B_sign", 0 0, L_00000207d9a99ac0;  1 drivers
v00000207d9a01b30_0 .var "B_swap", 31 0;
v00000207d9a00870_0 .var "Exponent", 7 0;
v00000207d9a00cd0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a412f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a02170_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a412f0;  1 drivers
L_00000207d9a41380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a01ef0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41380;  1 drivers
v00000207d9a009b0_0 .net *"_ivl_23", 30 0, L_00000207d9a98580;  1 drivers
L_00000207d9a413c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a00730_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a413c8;  1 drivers
v00000207d9a01c70_0 .net *"_ivl_29", 30 0, L_00000207d9a99c00;  1 drivers
v00000207d9a01d10_0 .net *"_ivl_3", 22 0, L_00000207d9a99b60;  1 drivers
L_00000207d9a41338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a00a50_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41338;  1 drivers
v00000207d9a00d70_0 .net *"_ivl_9", 22 0, L_00000207d9a988a0;  1 drivers
v00000207d9a00690_0 .var "carry", 0 0;
v00000207d9a00af0_0 .net "comp", 0 0, v00000207d9a00f50_0;  1 drivers
v00000207d9a00b90_0 .var "diff_Exponent", 7 0;
v00000207d9a01130_0 .var/i "i", 31 0;
v00000207d9a01270_0 .var "result", 31 0;
E_00000207d9953f70/0 .event anyedge, v00000207d9a00f50_0, v00000207d9a002d0_0, v00000207d9a00370_0, v00000207d9a01a90_0;
E_00000207d9953f70/1 .event anyedge, v00000207d9a00410_0, v00000207d9a00910_0, v00000207d9a00b90_0, v00000207d9a00ff0_0;
E_00000207d9953f70/2 .event anyedge, v00000207d9a01090_0, v00000207d9a000f0_0, v00000207d9a01bd0_0, v00000207d9a00690_0;
E_00000207d9953f70/3 .event anyedge, v00000207d9a00cd0_0, v00000207d9a00870_0;
E_00000207d9953f70 .event/or E_00000207d9953f70/0, E_00000207d9953f70/1, E_00000207d9953f70/2, E_00000207d9953f70/3;
L_00000207d9a99b60 .part v00000207d9a02350_0, 0, 23;
L_00000207d9a981c0 .concat [ 23 1 0 0], L_00000207d9a99b60, L_00000207d9a412f0;
L_00000207d9a988a0 .part v00000207d9a01b30_0, 0, 23;
L_00000207d9a998e0 .concat [ 23 1 0 0], L_00000207d9a988a0, L_00000207d9a41338;
L_00000207d9a98260 .part v00000207d9a02350_0, 23, 8;
L_00000207d9a983a0 .part v00000207d9a01b30_0, 23, 8;
L_00000207d9a99a20 .part v00000207d9a02350_0, 31, 1;
L_00000207d9a99ac0 .part v00000207d9a01b30_0, 31, 1;
L_00000207d9a98580 .part L_00000207d9a41410, 0, 31;
L_00000207d9a98d00 .concat [ 31 1 0 0], L_00000207d9a98580, L_00000207d9a41380;
L_00000207d9a99c00 .part L_00000207d9a986c0, 0, 31;
L_00000207d9a99f20 .concat [ 31 1 0 0], L_00000207d9a99c00, L_00000207d9a413c8;
S_00000207d963a5d0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d95c0060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a02850_0 .net "A", 31 0, L_00000207d9a98d00;  1 drivers
v00000207d9a022b0_0 .net "B", 31 0, L_00000207d9a99f20;  1 drivers
v00000207d9a00f50_0 .var "result", 0 0;
E_00000207d9954a30 .event anyedge, v00000207d9a02850_0, v00000207d9a022b0_0, v00000207d9a00f50_0;
S_00000207d963a760 .scope module, "M1" "ieee754_multiplier" 3 201, 3 122 0, S_00000207d95e5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9954f30 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a01db0_0 .net "A", 31 0, L_00000207d9a98620;  1 drivers
v00000207d9a01450_0 .net "A_Exponent", 7 0, L_00000207d9a9a060;  1 drivers
v00000207d9a01f90_0 .net "A_Mantissa", 23 0, L_00000207d9a9a1a0;  1 drivers
v00000207d9a02030_0 .net "A_sign", 0 0, L_00000207d9a99660;  1 drivers
L_00000207d9a40fd8 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000207d9a020d0_0 .net "B", 31 0, L_00000207d9a40fd8;  1 drivers
v00000207d9a03610_0 .net "B_Exponent", 7 0, L_00000207d9a9a600;  1 drivers
v00000207d9a03070_0 .net "B_Mantissa", 23 0, L_00000207d9a99980;  1 drivers
v00000207d9a03930_0 .net "B_sign", 0 0, L_00000207d9a9a100;  1 drivers
v00000207d9a03a70_0 .var "Exponent", 7 0;
v00000207d9a036b0_0 .var "Mantissa", 22 0;
v00000207d9a02e90_0 .var "Sign", 0 0;
v00000207d9a02f30_0 .var "Temp_Exponent", 8 0;
v00000207d9a028f0_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a40eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a034d0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40eb8;  1 drivers
v00000207d9a02c10_0 .net *"_ivl_3", 22 0, L_00000207d9a995c0;  1 drivers
L_00000207d9a40f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a03f70_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40f00;  1 drivers
v00000207d9a031b0_0 .net *"_ivl_9", 22 0, L_00000207d9a98440;  1 drivers
v00000207d9a02b70_0 .net "result", 31 0, L_00000207d9a99d40;  alias, 1 drivers
E_00000207d9956af0/0 .event anyedge, v00000207d9a01450_0, v00000207d9a03610_0, v00000207d9a01f90_0, v00000207d9a03070_0;
E_00000207d9956af0/1 .event anyedge, v00000207d9a028f0_0, v00000207d9a02f30_0, v00000207d9a02030_0, v00000207d9a03930_0;
E_00000207d9956af0 .event/or E_00000207d9956af0/0, E_00000207d9956af0/1;
L_00000207d9a995c0 .part L_00000207d9a98620, 0, 23;
L_00000207d9a9a1a0 .concat [ 23 1 0 0], L_00000207d9a995c0, L_00000207d9a40eb8;
L_00000207d9a98440 .part L_00000207d9a40fd8, 0, 23;
L_00000207d9a99980 .concat [ 23 1 0 0], L_00000207d9a98440, L_00000207d9a40f00;
L_00000207d9a9a060 .part L_00000207d9a98620, 23, 8;
L_00000207d9a9a600 .part L_00000207d9a40fd8, 23, 8;
L_00000207d9a99660 .part L_00000207d9a98620, 31, 1;
L_00000207d9a9a100 .part L_00000207d9a40fd8, 31, 1;
L_00000207d9a99d40 .concat [ 23 8 1 0], v00000207d9a036b0_0, v00000207d9a03a70_0, v00000207d9a02e90_0;
S_00000207d96380c0 .scope module, "M2" "ieee754_multiplier" 3 215, 3 122 0, S_00000207d95e5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9956db0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a03250_0 .net "A", 31 0, L_00000207d9a99520;  1 drivers
v00000207d9a02fd0_0 .net "A_Exponent", 7 0, L_00000207d9a993e0;  1 drivers
v00000207d9a03b10_0 .net "A_Mantissa", 23 0, L_00000207d9a9a240;  1 drivers
v00000207d9a02a30_0 .net "A_sign", 0 0, L_00000207d9a9a420;  1 drivers
v00000207d9a03110_0 .net "B", 31 0, v00000207d9a04380_0;  1 drivers
v00000207d9a03570_0 .net "B_Exponent", 7 0, L_00000207d9a99480;  1 drivers
v00000207d9a03430_0 .net "B_Mantissa", 23 0, L_00000207d9a9a7e0;  1 drivers
v00000207d9a02990_0 .net "B_sign", 0 0, L_00000207d9a9a880;  1 drivers
v00000207d9a03bb0_0 .var "Exponent", 7 0;
v00000207d9a02ad0_0 .var "Mantissa", 22 0;
v00000207d9a03c50_0 .var "Sign", 0 0;
v00000207d9a03cf0_0 .var "Temp_Exponent", 8 0;
v00000207d9a03e30_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a411d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a032f0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a411d0;  1 drivers
v00000207d9a03750_0 .net *"_ivl_3", 22 0, L_00000207d9a99160;  1 drivers
L_00000207d9a41218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a037f0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41218;  1 drivers
v00000207d9a039d0_0 .net *"_ivl_9", 22 0, L_00000207d9a99340;  1 drivers
v00000207d9a03890_0 .net "result", 31 0, L_00000207d9a99840;  alias, 1 drivers
E_00000207d9956eb0/0 .event anyedge, v00000207d9a02fd0_0, v00000207d9a03570_0, v00000207d9a03b10_0, v00000207d9a03430_0;
E_00000207d9956eb0/1 .event anyedge, v00000207d9a03e30_0, v00000207d9a03cf0_0, v00000207d9a02a30_0, v00000207d9a02990_0;
E_00000207d9956eb0 .event/or E_00000207d9956eb0/0, E_00000207d9956eb0/1;
L_00000207d9a99160 .part L_00000207d9a99520, 0, 23;
L_00000207d9a9a240 .concat [ 23 1 0 0], L_00000207d9a99160, L_00000207d9a411d0;
L_00000207d9a99340 .part v00000207d9a04380_0, 0, 23;
L_00000207d9a9a7e0 .concat [ 23 1 0 0], L_00000207d9a99340, L_00000207d9a41218;
L_00000207d9a993e0 .part L_00000207d9a99520, 23, 8;
L_00000207d9a99480 .part v00000207d9a04380_0, 23, 8;
L_00000207d9a9a420 .part L_00000207d9a99520, 31, 1;
L_00000207d9a9a880 .part v00000207d9a04380_0, 31, 1;
L_00000207d9a99840 .concat [ 23 8 1 0], v00000207d9a02ad0_0, v00000207d9a03bb0_0, v00000207d9a03c50_0;
S_00000207d9638250 .scope module, "M3" "ieee754_multiplier" 3 228, 3 122 0, S_00000207d95e5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d99574b0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a02cb0_0 .net "A", 31 0, v00000207d9a04380_0;  alias, 1 drivers
v00000207d9a02d50_0 .net "A_Exponent", 7 0, L_00000207d9a98b20;  1 drivers
v00000207d9a03d90_0 .net "A_Mantissa", 23 0, L_00000207d9a98800;  1 drivers
v00000207d9a03390_0 .net "A_sign", 0 0, L_00000207d9a98c60;  1 drivers
v00000207d9a03ed0_0 .net "B", 31 0, v00000207d9a01270_0;  alias, 1 drivers
v00000207d9a02df0_0 .net "B_Exponent", 7 0, L_00000207d9a98bc0;  1 drivers
v00000207d9a046a0_0 .net "B_Mantissa", 23 0, L_00000207d9a9a380;  1 drivers
v00000207d9a06040_0 .net "B_sign", 0 0, L_00000207d9a98da0;  1 drivers
v00000207d9a05000_0 .var "Exponent", 7 0;
v00000207d9a05f00_0 .var "Mantissa", 22 0;
v00000207d9a062c0_0 .var "Sign", 0 0;
v00000207d9a04e20_0 .var "Temp_Exponent", 8 0;
v00000207d9a06180_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a41458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a04240_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41458;  1 drivers
v00000207d9a058c0_0 .net *"_ivl_3", 22 0, L_00000207d9a98760;  1 drivers
L_00000207d9a414a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a05d20_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a414a0;  1 drivers
v00000207d9a06720_0 .net *"_ivl_9", 22 0, L_00000207d9a989e0;  1 drivers
v00000207d9a04ec0_0 .net "result", 31 0, L_00000207d9a98e40;  alias, 1 drivers
E_00000207d9956f70/0 .event anyedge, v00000207d9a02d50_0, v00000207d9a02df0_0, v00000207d9a03d90_0, v00000207d9a046a0_0;
E_00000207d9956f70/1 .event anyedge, v00000207d9a06180_0, v00000207d9a04e20_0, v00000207d9a03390_0, v00000207d9a06040_0;
E_00000207d9956f70 .event/or E_00000207d9956f70/0, E_00000207d9956f70/1;
L_00000207d9a98760 .part v00000207d9a04380_0, 0, 23;
L_00000207d9a98800 .concat [ 23 1 0 0], L_00000207d9a98760, L_00000207d9a41458;
L_00000207d9a989e0 .part v00000207d9a01270_0, 0, 23;
L_00000207d9a9a380 .concat [ 23 1 0 0], L_00000207d9a989e0, L_00000207d9a414a0;
L_00000207d9a98b20 .part v00000207d9a04380_0, 23, 8;
L_00000207d9a98bc0 .part v00000207d9a01270_0, 23, 8;
L_00000207d9a98c60 .part v00000207d9a04380_0, 31, 1;
L_00000207d9a98da0 .part v00000207d9a01270_0, 31, 1;
L_00000207d9a98e40 .concat [ 23 8 1 0], v00000207d9a05f00_0, v00000207d9a05000_0, v00000207d9a062c0_0;
S_00000207d9a08290 .scope module, "M4" "ieee754_multiplier" 3 234, 3 122 0, S_00000207d95e5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9956fb0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a04f60_0 .net "A", 31 0, v00000207d9a15d40_0;  alias, 1 drivers
v00000207d9a06400_0 .net "A_Exponent", 7 0, L_00000207d9a9c720;  1 drivers
v00000207d9a060e0_0 .net "A_Mantissa", 23 0, L_00000207d9a9c040;  1 drivers
v00000207d9a05460_0 .net "A_sign", 0 0, L_00000207d9a9c360;  1 drivers
v00000207d9a04880_0 .net "B", 31 0, L_00000207d9a9aa60;  1 drivers
v00000207d9a06220_0 .net "B_Exponent", 7 0, L_00000207d9a9c9a0;  1 drivers
v00000207d9a04740_0 .net "B_Mantissa", 23 0, L_00000207d9a9c180;  1 drivers
v00000207d9a064a0_0 .net "B_sign", 0 0, L_00000207d9a9ccc0;  1 drivers
v00000207d9a06360_0 .var "Exponent", 7 0;
v00000207d9a05b40_0 .var "Mantissa", 22 0;
v00000207d9a06540_0 .var "Sign", 0 0;
v00000207d9a065e0_0 .var "Temp_Exponent", 8 0;
v00000207d9a04920_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a414e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a06680_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a414e8;  1 drivers
v00000207d9a042e0_0 .net *"_ivl_3", 22 0, L_00000207d9a9b640;  1 drivers
L_00000207d9a41530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a05640_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41530;  1 drivers
v00000207d9a067c0_0 .net *"_ivl_9", 22 0, L_00000207d9a9c680;  1 drivers
v00000207d9a06860_0 .net "result", 31 0, L_00000207d9a9c400;  alias, 1 drivers
E_00000207d9956f30/0 .event anyedge, v00000207d9a06400_0, v00000207d9a06220_0, v00000207d9a060e0_0, v00000207d9a04740_0;
E_00000207d9956f30/1 .event anyedge, v00000207d9a04920_0, v00000207d9a065e0_0, v00000207d9a05460_0, v00000207d9a064a0_0;
E_00000207d9956f30 .event/or E_00000207d9956f30/0, E_00000207d9956f30/1;
L_00000207d9a9b640 .part v00000207d9a15d40_0, 0, 23;
L_00000207d9a9c040 .concat [ 23 1 0 0], L_00000207d9a9b640, L_00000207d9a414e8;
L_00000207d9a9c680 .part L_00000207d9a9aa60, 0, 23;
L_00000207d9a9c180 .concat [ 23 1 0 0], L_00000207d9a9c680, L_00000207d9a41530;
L_00000207d9a9c720 .part v00000207d9a15d40_0, 23, 8;
L_00000207d9a9c9a0 .part L_00000207d9a9aa60, 23, 8;
L_00000207d9a9c360 .part v00000207d9a15d40_0, 31, 1;
L_00000207d9a9ccc0 .part L_00000207d9a9aa60, 31, 1;
L_00000207d9a9c400 .concat [ 23 8 1 0], v00000207d9a05b40_0, v00000207d9a06360_0, v00000207d9a06540_0;
S_00000207d9a08420 .scope module, "E1" "ieee754_natural_exponential" 4 394, 3 302 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "done";
P_00000207d9957070 .param/l "ITER" 0 3 302, +C4<00000000000000000000000000001010>;
v00000207d9a15700_0 .net "A", 31 0, v00000207d9a1c1e0_0;  alias, 1 drivers
v00000207d9a16600_0 .net "A1_M2", 31 0, v00000207d9a071c0_0;  1 drivers
v00000207d9a173c0_0 .net "A2_OUT", 31 0, v00000207d9a0e1f0_0;  1 drivers
v00000207d9a15160_0 .net "D1_A2", 31 0, v00000207d9a14670_0;  1 drivers
v00000207d9a157a0_0 .net "M1_D1", 31 0, L_00000207d9a3b610;  1 drivers
v00000207d9a15ac0_0 .net "M2_D1", 31 0, L_00000207d9a3afd0;  1 drivers
v00000207d9a158e0_0 .var/i "clk", 31 0;
v00000207d9a17820_0 .net "clock", 0 0, o00000207d99aebf8;  alias, 0 drivers
v00000207d9a15ca0_0 .var "div_enable", 0 0;
v00000207d9a16920_0 .var "done", 0 0;
v00000207d9a15de0_0 .var "fatorial_count", 31 0;
v00000207d9a15840_0 .var "fatorial_mul", 31 0;
v00000207d9a170a0_0 .var/i "index_division", 31 0;
v00000207d9a15b60_0 .var/i "index_fatorial", 31 0;
v00000207d9a16060_0 .var "natural_exponential_counter", 2 0;
v00000207d9a15c00_0 .var "natural_exponential_sum", 31 0;
v00000207d9a152a0_0 .var "pontential_mul", 31 0;
o00000207d99b2498 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9a155c0_0 .net "reset", 0 0, o00000207d99b2498;  0 drivers
v00000207d9a15d40_0 .var "result", 31 0;
S_00000207d9a085b0 .scope module, "A1" "ieee754_adder" 3 324, 3 61 0, S_00000207d9a08420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d99570b0 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
L_00000207d9a40570 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d9a07bc0_0 .net "A", 31 0, L_00000207d9a40570;  1 drivers
v00000207d9a07940_0 .net "A_Exponent", 7 0, L_00000207d9a3bf70;  1 drivers
v00000207d9a07580_0 .net "A_Mantissa", 23 0, L_00000207d9a3cf10;  1 drivers
v00000207d9a06cc0_0 .net "A_sign", 0 0, L_00000207d9a3ae90;  1 drivers
v00000207d9a06b80_0 .var "A_swap", 31 0;
v00000207d9a07620_0 .net "B", 31 0, v00000207d9a15de0_0;  1 drivers
v00000207d9a06f40_0 .net "B_Exponent", 7 0, L_00000207d9a3acb0;  1 drivers
v00000207d9a06900_0 .net "B_Mantissa", 23 0, L_00000207d9a3b6b0;  1 drivers
v00000207d9a076c0_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a07ee0_0 .net "B_sign", 0 0, L_00000207d9a3ad50;  1 drivers
v00000207d9a07120_0 .var "B_swap", 31 0;
v00000207d9a07760_0 .var "Exponent", 7 0;
v00000207d9a07440_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a40450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a06c20_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40450;  1 drivers
L_00000207d9a404e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a069a0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a404e0;  1 drivers
v00000207d9a06a40_0 .net *"_ivl_23", 30 0, L_00000207d9a3cd30;  1 drivers
L_00000207d9a40528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a07300_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a40528;  1 drivers
v00000207d9a06ae0_0 .net *"_ivl_29", 30 0, L_00000207d9a3bd90;  1 drivers
v00000207d9a06d60_0 .net *"_ivl_3", 22 0, L_00000207d9a3c650;  1 drivers
L_00000207d9a40498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a079e0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40498;  1 drivers
v00000207d9a06fe0_0 .net *"_ivl_9", 22 0, L_00000207d9a3b9d0;  1 drivers
v00000207d9a073a0_0 .var "carry", 0 0;
v00000207d9a07a80_0 .net "comp", 0 0, v00000207d9a07f80_0;  1 drivers
v00000207d9a06ea0_0 .var "diff_Exponent", 7 0;
v00000207d9a07800_0 .var/i "i", 31 0;
v00000207d9a071c0_0 .var "result", 31 0;
E_00000207d99576b0/0 .event anyedge, v00000207d9a07f80_0, v00000207d9a07bc0_0, v00000207d9a07620_0, v00000207d9a07940_0;
E_00000207d99576b0/1 .event anyedge, v00000207d9a06f40_0, v00000207d9a06900_0, v00000207d9a06ea0_0, v00000207d9a06cc0_0;
E_00000207d99576b0/2 .event anyedge, v00000207d9a07ee0_0, v00000207d9a07580_0, v00000207d9a076c0_0, v00000207d9a073a0_0;
E_00000207d99576b0/3 .event anyedge, v00000207d9a07440_0, v00000207d9a07760_0;
E_00000207d99576b0 .event/or E_00000207d99576b0/0, E_00000207d99576b0/1, E_00000207d99576b0/2, E_00000207d99576b0/3;
L_00000207d9a3c650 .part v00000207d9a06b80_0, 0, 23;
L_00000207d9a3cf10 .concat [ 23 1 0 0], L_00000207d9a3c650, L_00000207d9a40450;
L_00000207d9a3b9d0 .part v00000207d9a07120_0, 0, 23;
L_00000207d9a3b6b0 .concat [ 23 1 0 0], L_00000207d9a3b9d0, L_00000207d9a40498;
L_00000207d9a3bf70 .part v00000207d9a06b80_0, 23, 8;
L_00000207d9a3acb0 .part v00000207d9a07120_0, 23, 8;
L_00000207d9a3ae90 .part v00000207d9a06b80_0, 31, 1;
L_00000207d9a3ad50 .part v00000207d9a07120_0, 31, 1;
L_00000207d9a3cd30 .part L_00000207d9a40570, 0, 31;
L_00000207d9a3bcf0 .concat [ 31 1 0 0], L_00000207d9a3cd30, L_00000207d9a404e0;
L_00000207d9a3bd90 .part v00000207d9a15de0_0, 0, 31;
L_00000207d9a3af30 .concat [ 31 1 0 0], L_00000207d9a3bd90, L_00000207d9a40528;
S_00000207d9a08bf0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a085b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a07080_0 .net "A", 31 0, L_00000207d9a3bcf0;  1 drivers
v00000207d9a074e0_0 .net "B", 31 0, L_00000207d9a3af30;  1 drivers
v00000207d9a07f80_0 .var "result", 0 0;
E_00000207d99586b0 .event anyedge, v00000207d9a07080_0, v00000207d9a074e0_0, v00000207d9a07f80_0;
S_00000207d9a08a60 .scope module, "A2" "ieee754_adder" 3 347, 3 61 0, S_00000207d9a08420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958570 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a07b20_0 .net "A", 31 0, v00000207d9a14670_0;  alias, 1 drivers
v00000207d9a07c60_0 .net "A_Exponent", 7 0, L_00000207d9a3fc10;  1 drivers
v00000207d9a07d00_0 .net "A_Mantissa", 23 0, L_00000207d9a3fad0;  1 drivers
v00000207d9a07da0_0 .net "A_sign", 0 0, L_00000207d9a3f8f0;  1 drivers
v00000207d9a07e40_0 .var "A_swap", 31 0;
v00000207d9a0da70_0 .net "B", 31 0, v00000207d9a15c00_0;  1 drivers
v00000207d9a0ed30_0 .net "B_Exponent", 7 0, L_00000207d9a3ff30;  1 drivers
v00000207d9a0d9d0_0 .net "B_Mantissa", 23 0, L_00000207d9a3fd50;  1 drivers
v00000207d9a0df70_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a0e150_0 .net "B_sign", 0 0, L_00000207d9a3fa30;  1 drivers
v00000207d9a0ea10_0 .var "B_swap", 31 0;
v00000207d9a0e010_0 .var "Exponent", 7 0;
v00000207d9a0dd90_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a40d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0db10_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40d50;  1 drivers
L_00000207d9a40de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a0dbb0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a40de0;  1 drivers
v00000207d9a0e830_0 .net *"_ivl_23", 30 0, L_00000207d9a3fb70;  1 drivers
L_00000207d9a40e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a0e8d0_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a40e28;  1 drivers
v00000207d9a0de30_0 .net *"_ivl_29", 30 0, L_00000207d9a992a0;  1 drivers
v00000207d9a0ded0_0 .net *"_ivl_3", 22 0, L_00000207d9a3fe90;  1 drivers
L_00000207d9a40d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0ef10_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40d98;  1 drivers
v00000207d9a0edd0_0 .net *"_ivl_9", 22 0, L_00000207d9a3fdf0;  1 drivers
v00000207d9a0dc50_0 .var "carry", 0 0;
v00000207d9a0e0b0_0 .net "comp", 0 0, v00000207d9a078a0_0;  1 drivers
v00000207d9a0dcf0_0 .var "diff_Exponent", 7 0;
v00000207d9a0eab0_0 .var/i "i", 31 0;
v00000207d9a0e1f0_0 .var "result", 31 0;
E_00000207d99587b0/0 .event anyedge, v00000207d9a078a0_0, v00000207d9a07b20_0, v00000207d9a0da70_0, v00000207d9a07c60_0;
E_00000207d99587b0/1 .event anyedge, v00000207d9a0ed30_0, v00000207d9a0d9d0_0, v00000207d9a0dcf0_0, v00000207d9a07da0_0;
E_00000207d99587b0/2 .event anyedge, v00000207d9a0e150_0, v00000207d9a07d00_0, v00000207d9a0df70_0, v00000207d9a0dc50_0;
E_00000207d99587b0/3 .event anyedge, v00000207d9a0dd90_0, v00000207d9a0e010_0;
E_00000207d99587b0 .event/or E_00000207d99587b0/0, E_00000207d99587b0/1, E_00000207d99587b0/2, E_00000207d99587b0/3;
L_00000207d9a3fe90 .part v00000207d9a07e40_0, 0, 23;
L_00000207d9a3fad0 .concat [ 23 1 0 0], L_00000207d9a3fe90, L_00000207d9a40d50;
L_00000207d9a3fdf0 .part v00000207d9a0ea10_0, 0, 23;
L_00000207d9a3fd50 .concat [ 23 1 0 0], L_00000207d9a3fdf0, L_00000207d9a40d98;
L_00000207d9a3fc10 .part v00000207d9a07e40_0, 23, 8;
L_00000207d9a3ff30 .part v00000207d9a0ea10_0, 23, 8;
L_00000207d9a3f8f0 .part v00000207d9a07e40_0, 31, 1;
L_00000207d9a3fa30 .part v00000207d9a0ea10_0, 31, 1;
L_00000207d9a3fb70 .part v00000207d9a14670_0, 0, 31;
L_00000207d9a98ee0 .concat [ 31 1 0 0], L_00000207d9a3fb70, L_00000207d9a40de0;
L_00000207d9a992a0 .part v00000207d9a15c00_0, 0, 31;
L_00000207d9a99e80 .concat [ 31 1 0 0], L_00000207d9a992a0, L_00000207d9a40e28;
S_00000207d9a088d0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a08a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a07260_0 .net "A", 31 0, L_00000207d9a98ee0;  1 drivers
v00000207d9a06e00_0 .net "B", 31 0, L_00000207d9a99e80;  1 drivers
v00000207d9a078a0_0 .var "result", 0 0;
E_00000207d9957970 .event anyedge, v00000207d9a07260_0, v00000207d9a06e00_0, v00000207d9a078a0_0;
S_00000207d9a08f10 .scope module, "D1" "ieee754_divider" 3 339, 3 180 0, S_00000207d9a08420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_00000207d95a9e40 .param/l "ITER" 0 3 180, +C4<00000000000000000000000000000011>;
P_00000207d95a9e78 .param/l "USE_ENABLE" 0 3 180, +C4<00000000000000000000000000000001>;
L_00000207d994a820 .functor BUFZ 1, v00000207d9a15ca0_0, C4<0>, C4<0>, C4<0>;
v00000207d9a127d0_0 .net "A", 31 0, L_00000207d9a3b610;  alias, 1 drivers
v00000207d9a11ab0_0 .net "A1_Xn", 31 0, v00000207d9a0b310_0;  1 drivers
v00000207d9a133b0_0 .net "A2_M3", 31 0, v00000207d9a0c990_0;  1 drivers
v00000207d9a12d70_0 .net "B", 31 0, L_00000207d9a3afd0;  alias, 1 drivers
v00000207d9a134f0_0 .net "M1_A1", 31 0, L_00000207d9a3c1f0;  1 drivers
v00000207d9a12870_0 .net "M2_A2", 31 0, L_00000207d9a3e450;  1 drivers
v00000207d9a12910_0 .net "M3_M4", 31 0, L_00000207d9a3d870;  1 drivers
v00000207d9a136d0_0 .net "M4_OUT", 31 0, L_00000207d9a3e270;  1 drivers
v00000207d9a129b0_0 .var "Xn", 31 0;
L_00000207d9a40918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a12b90_0 .net/2u *"_ivl_14", 0 0, L_00000207d9a40918;  1 drivers
v00000207d9a12c30_0 .net *"_ivl_17", 30 0, L_00000207d9a3e770;  1 drivers
L_00000207d9a406d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a12e10_0 .net/2u *"_ivl_2", 0 0, L_00000207d9a406d8;  1 drivers
L_00000207d9a409f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a12eb0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a409f0;  1 drivers
L_00000207d9a40a38 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000207d9a13770_0 .net/2u *"_ivl_22", 7 0, L_00000207d9a40a38;  1 drivers
v00000207d9a14c10_0 .net *"_ivl_25", 22 0, L_00000207d9a3dcd0;  1 drivers
v00000207d9a14490_0 .net *"_ivl_31", 0 0, L_00000207d9a3f210;  1 drivers
v00000207d9a14cb0_0 .net *"_ivl_33", 0 0, L_00000207d9a3d690;  1 drivers
v00000207d9a14b70_0 .net *"_ivl_35", 30 0, L_00000207d9a3e590;  1 drivers
v00000207d9a140d0_0 .net *"_ivl_39", 0 0, L_00000207d9a3e310;  1 drivers
L_00000207d9a40720 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000207d9a13f90_0 .net/2u *"_ivl_4", 7 0, L_00000207d9a40720;  1 drivers
v00000207d9a13b30_0 .net *"_ivl_41", 7 0, L_00000207d9a3ee50;  1 drivers
L_00000207d9a40d08 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v00000207d9a145d0_0 .net/2u *"_ivl_42", 7 0, L_00000207d9a40d08;  1 drivers
v00000207d9a14030_0 .net *"_ivl_44", 7 0, L_00000207d9a3e3b0;  1 drivers
v00000207d9a14170_0 .net *"_ivl_47", 7 0, L_00000207d9a3e630;  1 drivers
v00000207d9a14e90_0 .net *"_ivl_48", 7 0, L_00000207d9a3ffd0;  1 drivers
v00000207d9a14530_0 .net *"_ivl_51", 22 0, L_00000207d9a3f990;  1 drivers
v00000207d9a14d50_0 .net *"_ivl_7", 22 0, L_00000207d9a3c290;  1 drivers
v00000207d9a13e50_0 .var/i "clk", 31 0;
v00000207d9a14210_0 .net "clock", 0 0, o00000207d99aebf8;  alias, 0 drivers
v00000207d9a14df0_0 .var "divider_counter", 2 0;
v00000207d9a139f0_0 .net "effective_enable", 0 0, L_00000207d994a820;  1 drivers
v00000207d9a142b0_0 .net "enable", 0 0, v00000207d9a15ca0_0;  1 drivers
v00000207d9a14350_0 .var/i "index", 31 0;
v00000207d9a14670_0 .var "result", 31 0;
L_00000207d9a3c290 .part L_00000207d9a3afd0, 0, 23;
L_00000207d9a3daf0 .concat [ 23 8 1 0], L_00000207d9a3c290, L_00000207d9a40720, L_00000207d9a406d8;
L_00000207d9a3e770 .part L_00000207d9a3c1f0, 0, 31;
L_00000207d9a3f3f0 .concat [ 31 1 0 0], L_00000207d9a3e770, L_00000207d9a40918;
L_00000207d9a3dcd0 .part L_00000207d9a3afd0, 0, 23;
L_00000207d9a3f7b0 .concat [ 23 8 1 0], L_00000207d9a3dcd0, L_00000207d9a40a38, L_00000207d9a409f0;
L_00000207d9a3f210 .part L_00000207d9a3e450, 31, 1;
L_00000207d9a3d690 .reduce/nor L_00000207d9a3f210;
L_00000207d9a3e590 .part L_00000207d9a3e450, 0, 31;
L_00000207d9a3f490 .concat [ 31 1 0 0], L_00000207d9a3e590, L_00000207d9a3d690;
L_00000207d9a3e310 .part L_00000207d9a3afd0, 31, 1;
L_00000207d9a3ee50 .part L_00000207d9a3d870, 23, 8;
L_00000207d9a3e3b0 .arith/sum 8, L_00000207d9a3ee50, L_00000207d9a40d08;
L_00000207d9a3e630 .part L_00000207d9a3afd0, 23, 8;
L_00000207d9a3ffd0 .arith/sub 8, L_00000207d9a3e3b0, L_00000207d9a3e630;
L_00000207d9a3f990 .part L_00000207d9a3d870, 0, 23;
L_00000207d9a3fcb0 .concat [ 23 8 1 0], L_00000207d9a3f990, L_00000207d9a3ffd0, L_00000207d9a3e310;
S_00000207d9a08740 .scope module, "A1" "ieee754_adder" 3 208, 3 61 0, S_00000207d9a08f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9957c70 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
L_00000207d9a408d0 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v00000207d9a0e3d0_0 .net "A", 31 0, L_00000207d9a408d0;  1 drivers
v00000207d9a0e470_0 .net "A_Exponent", 7 0, L_00000207d9a3da50;  1 drivers
v00000207d9a0e510_0 .net "A_Mantissa", 23 0, L_00000207d9a3db90;  1 drivers
v00000207d9a0efb0_0 .net "A_sign", 0 0, L_00000207d9a3d370;  1 drivers
v00000207d9a0e970_0 .var "A_swap", 31 0;
v00000207d9a0d930_0 .net "B", 31 0, L_00000207d9a3f3f0;  1 drivers
v00000207d9a0e5b0_0 .net "B_Exponent", 7 0, L_00000207d9a3d9b0;  1 drivers
v00000207d9a0eb50_0 .net "B_Mantissa", 23 0, L_00000207d9a3d0f0;  1 drivers
v00000207d9a0e650_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a0ebf0_0 .net "B_sign", 0 0, L_00000207d9a3dd70;  1 drivers
v00000207d9a0ee70_0 .var "B_swap", 31 0;
v00000207d9a0e6f0_0 .var "Exponent", 7 0;
v00000207d9a0e790_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a407b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0d2f0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a407b0;  1 drivers
L_00000207d9a40840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a0d390_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a40840;  1 drivers
v00000207d9a0d610_0 .net *"_ivl_23", 30 0, L_00000207d9a3d910;  1 drivers
L_00000207d9a40888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a0b810_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a40888;  1 drivers
v00000207d9a0d110_0 .net *"_ivl_29", 30 0, L_00000207d9a3f710;  1 drivers
v00000207d9a0cc10_0 .net *"_ivl_3", 22 0, L_00000207d9a3eef0;  1 drivers
L_00000207d9a407f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0cb70_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a407f8;  1 drivers
v00000207d9a0c530_0 .net *"_ivl_9", 22 0, L_00000207d9a3f350;  1 drivers
v00000207d9a0bef0_0 .var "carry", 0 0;
v00000207d9a0be50_0 .net "comp", 0 0, v00000207d9a0e330_0;  1 drivers
v00000207d9a0b3b0_0 .var "diff_Exponent", 7 0;
v00000207d9a0d430_0 .var/i "i", 31 0;
v00000207d9a0b310_0 .var "result", 31 0;
E_00000207d99580f0/0 .event anyedge, v00000207d9a0e330_0, v00000207d9a0e3d0_0, v00000207d9a0d930_0, v00000207d9a0e470_0;
E_00000207d99580f0/1 .event anyedge, v00000207d9a0e5b0_0, v00000207d9a0eb50_0, v00000207d9a0b3b0_0, v00000207d9a0efb0_0;
E_00000207d99580f0/2 .event anyedge, v00000207d9a0ebf0_0, v00000207d9a0e510_0, v00000207d9a0e650_0, v00000207d9a0bef0_0;
E_00000207d99580f0/3 .event anyedge, v00000207d9a0e790_0, v00000207d9a0e6f0_0;
E_00000207d99580f0 .event/or E_00000207d99580f0/0, E_00000207d99580f0/1, E_00000207d99580f0/2, E_00000207d99580f0/3;
L_00000207d9a3eef0 .part v00000207d9a0e970_0, 0, 23;
L_00000207d9a3db90 .concat [ 23 1 0 0], L_00000207d9a3eef0, L_00000207d9a407b0;
L_00000207d9a3f350 .part v00000207d9a0ee70_0, 0, 23;
L_00000207d9a3d0f0 .concat [ 23 1 0 0], L_00000207d9a3f350, L_00000207d9a407f8;
L_00000207d9a3da50 .part v00000207d9a0e970_0, 23, 8;
L_00000207d9a3d9b0 .part v00000207d9a0ee70_0, 23, 8;
L_00000207d9a3d370 .part v00000207d9a0e970_0, 31, 1;
L_00000207d9a3dd70 .part v00000207d9a0ee70_0, 31, 1;
L_00000207d9a3d910 .part L_00000207d9a408d0, 0, 31;
L_00000207d9a3ef90 .concat [ 31 1 0 0], L_00000207d9a3d910, L_00000207d9a40840;
L_00000207d9a3f710 .part L_00000207d9a3f3f0, 0, 31;
L_00000207d9a3d5f0 .concat [ 31 1 0 0], L_00000207d9a3f710, L_00000207d9a40888;
S_00000207d9a08d80 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a08740;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a0e290_0 .net "A", 31 0, L_00000207d9a3ef90;  1 drivers
v00000207d9a0ec90_0 .net "B", 31 0, L_00000207d9a3d5f0;  1 drivers
v00000207d9a0e330_0 .var "result", 0 0;
E_00000207d99584b0 .event anyedge, v00000207d9a0e290_0, v00000207d9a0ec90_0, v00000207d9a0e330_0;
S_00000207d9a08100 .scope module, "A2" "ieee754_adder" 3 221, 3 61 0, S_00000207d9a08f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958430 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
L_00000207d9a40ba0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207d9a0b590_0 .net "A", 31 0, L_00000207d9a40ba0;  1 drivers
v00000207d9a0b8b0_0 .net "A_Exponent", 7 0, L_00000207d9a3ed10;  1 drivers
v00000207d9a0b450_0 .net "A_Mantissa", 23 0, L_00000207d9a3e6d0;  1 drivers
v00000207d9a0d250_0 .net "A_sign", 0 0, L_00000207d9a3ebd0;  1 drivers
v00000207d9a0bb30_0 .var "A_swap", 31 0;
v00000207d9a0b6d0_0 .net "B", 31 0, L_00000207d9a3f490;  1 drivers
v00000207d9a0c210_0 .net "B_Exponent", 7 0, L_00000207d9a3eb30;  1 drivers
v00000207d9a0c5d0_0 .net "B_Mantissa", 23 0, L_00000207d9a3dff0;  1 drivers
v00000207d9a0d1b0_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a0bf90_0 .net "B_sign", 0 0, L_00000207d9a3ec70;  1 drivers
v00000207d9a0c030_0 .var "B_swap", 31 0;
v00000207d9a0b1d0_0 .var "Exponent", 7 0;
v00000207d9a0b770_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a40a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0b4f0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40a80;  1 drivers
L_00000207d9a40b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a0b130_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a40b10;  1 drivers
v00000207d9a0c0d0_0 .net *"_ivl_23", 30 0, L_00000207d9a3e8b0;  1 drivers
L_00000207d9a40b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a0c670_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a40b58;  1 drivers
v00000207d9a0b270_0 .net *"_ivl_29", 30 0, L_00000207d9a3f170;  1 drivers
v00000207d9a0c710_0 .net *"_ivl_3", 22 0, L_00000207d9a3f0d0;  1 drivers
L_00000207d9a40ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0d570_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40ac8;  1 drivers
v00000207d9a0b950_0 .net *"_ivl_9", 22 0, L_00000207d9a3e810;  1 drivers
v00000207d9a0b9f0_0 .var "carry", 0 0;
v00000207d9a0cd50_0 .net "comp", 0 0, v00000207d9a0c170_0;  1 drivers
v00000207d9a0c7b0_0 .var "diff_Exponent", 7 0;
v00000207d9a0c2b0_0 .var/i "i", 31 0;
v00000207d9a0c990_0 .var "result", 31 0;
E_00000207d99579b0/0 .event anyedge, v00000207d9a0c170_0, v00000207d9a0b590_0, v00000207d9a0b6d0_0, v00000207d9a0b8b0_0;
E_00000207d99579b0/1 .event anyedge, v00000207d9a0c210_0, v00000207d9a0c5d0_0, v00000207d9a0c7b0_0, v00000207d9a0d250_0;
E_00000207d99579b0/2 .event anyedge, v00000207d9a0bf90_0, v00000207d9a0b450_0, v00000207d9a0d1b0_0, v00000207d9a0b9f0_0;
E_00000207d99579b0/3 .event anyedge, v00000207d9a0b770_0, v00000207d9a0b1d0_0;
E_00000207d99579b0 .event/or E_00000207d99579b0/0, E_00000207d99579b0/1, E_00000207d99579b0/2, E_00000207d99579b0/3;
L_00000207d9a3f0d0 .part v00000207d9a0bb30_0, 0, 23;
L_00000207d9a3e6d0 .concat [ 23 1 0 0], L_00000207d9a3f0d0, L_00000207d9a40a80;
L_00000207d9a3e810 .part v00000207d9a0c030_0, 0, 23;
L_00000207d9a3dff0 .concat [ 23 1 0 0], L_00000207d9a3e810, L_00000207d9a40ac8;
L_00000207d9a3ed10 .part v00000207d9a0bb30_0, 23, 8;
L_00000207d9a3eb30 .part v00000207d9a0c030_0, 23, 8;
L_00000207d9a3ebd0 .part v00000207d9a0bb30_0, 31, 1;
L_00000207d9a3ec70 .part v00000207d9a0c030_0, 31, 1;
L_00000207d9a3e8b0 .part L_00000207d9a40ba0, 0, 31;
L_00000207d9a3de10 .concat [ 31 1 0 0], L_00000207d9a3e8b0, L_00000207d9a40b10;
L_00000207d9a3f170 .part L_00000207d9a3f490, 0, 31;
L_00000207d9a3deb0 .concat [ 31 1 0 0], L_00000207d9a3f170, L_00000207d9a40b58;
S_00000207d9a103f0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a08100;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a0b630_0 .net "A", 31 0, L_00000207d9a3de10;  1 drivers
v00000207d9a0ccb0_0 .net "B", 31 0, L_00000207d9a3deb0;  1 drivers
v00000207d9a0c170_0 .var "result", 0 0;
E_00000207d9957870 .event anyedge, v00000207d9a0b630_0, v00000207d9a0ccb0_0, v00000207d9a0c170_0;
S_00000207d9a100d0 .scope module, "M1" "ieee754_multiplier" 3 201, 3 122 0, S_00000207d9a08f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958370 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a0c350_0 .net "A", 31 0, L_00000207d9a3daf0;  1 drivers
v00000207d9a0d4d0_0 .net "A_Exponent", 7 0, L_00000207d9a3bed0;  1 drivers
v00000207d9a0bc70_0 .net "A_Mantissa", 23 0, L_00000207d9a3b250;  1 drivers
v00000207d9a0c3f0_0 .net "A_sign", 0 0, L_00000207d9a3c0b0;  1 drivers
L_00000207d9a40768 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v00000207d9a0c490_0 .net "B", 31 0, L_00000207d9a40768;  1 drivers
v00000207d9a0d6b0_0 .net "B_Exponent", 7 0, L_00000207d9a3a8f0;  1 drivers
v00000207d9a0d750_0 .net "B_Mantissa", 23 0, L_00000207d9a3cfb0;  1 drivers
v00000207d9a0c850_0 .net "B_sign", 0 0, L_00000207d9a3c150;  1 drivers
v00000207d9a0d7f0_0 .var "Exponent", 7 0;
v00000207d9a0cdf0_0 .var "Mantissa", 22 0;
v00000207d9a0d890_0 .var "Sign", 0 0;
v00000207d9a0ba90_0 .var "Temp_Exponent", 8 0;
v00000207d9a0c8f0_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a40648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0bbd0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40648;  1 drivers
v00000207d9a0bd10_0 .net *"_ivl_3", 22 0, L_00000207d9a3b110;  1 drivers
L_00000207d9a40690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a0bdb0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40690;  1 drivers
v00000207d9a0ca30_0 .net *"_ivl_9", 22 0, L_00000207d9a3c790;  1 drivers
v00000207d9a0cad0_0 .net "result", 31 0, L_00000207d9a3c1f0;  alias, 1 drivers
E_00000207d9957bf0/0 .event anyedge, v00000207d9a0d4d0_0, v00000207d9a0d6b0_0, v00000207d9a0bc70_0, v00000207d9a0d750_0;
E_00000207d9957bf0/1 .event anyedge, v00000207d9a0c8f0_0, v00000207d9a0ba90_0, v00000207d9a0c3f0_0, v00000207d9a0c850_0;
E_00000207d9957bf0 .event/or E_00000207d9957bf0/0, E_00000207d9957bf0/1;
L_00000207d9a3b110 .part L_00000207d9a3daf0, 0, 23;
L_00000207d9a3b250 .concat [ 23 1 0 0], L_00000207d9a3b110, L_00000207d9a40648;
L_00000207d9a3c790 .part L_00000207d9a40768, 0, 23;
L_00000207d9a3cfb0 .concat [ 23 1 0 0], L_00000207d9a3c790, L_00000207d9a40690;
L_00000207d9a3bed0 .part L_00000207d9a3daf0, 23, 8;
L_00000207d9a3a8f0 .part L_00000207d9a40768, 23, 8;
L_00000207d9a3c0b0 .part L_00000207d9a3daf0, 31, 1;
L_00000207d9a3c150 .part L_00000207d9a40768, 31, 1;
L_00000207d9a3c1f0 .concat [ 23 8 1 0], v00000207d9a0cdf0_0, v00000207d9a0d7f0_0, v00000207d9a0d890_0;
S_00000207d9a108a0 .scope module, "M2" "ieee754_multiplier" 3 215, 3 122 0, S_00000207d9a08f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958070 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a0ce90_0 .net "A", 31 0, L_00000207d9a3f7b0;  1 drivers
v00000207d9a0cf30_0 .net "A_Exponent", 7 0, L_00000207d9a3dc30;  1 drivers
v00000207d9a0cfd0_0 .net "A_Mantissa", 23 0, L_00000207d9a3e9f0;  1 drivers
v00000207d9a0d070_0 .net "A_sign", 0 0, L_00000207d9a3d230;  1 drivers
v00000207d9a11290_0 .net "B", 31 0, v00000207d9a129b0_0;  1 drivers
v00000207d9a12190_0 .net "B_Exponent", 7 0, L_00000207d9a3f030;  1 drivers
v00000207d9a116f0_0 .net "B_Mantissa", 23 0, L_00000207d9a3e4f0;  1 drivers
v00000207d9a13090_0 .net "B_sign", 0 0, L_00000207d9a3d4b0;  1 drivers
v00000207d9a12050_0 .var "Exponent", 7 0;
v00000207d9a12f50_0 .var "Mantissa", 22 0;
v00000207d9a13310_0 .var "Sign", 0 0;
v00000207d9a11e70_0 .var "Temp_Exponent", 8 0;
v00000207d9a131d0_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a40960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a11330_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40960;  1 drivers
v00000207d9a11650_0 .net *"_ivl_3", 22 0, L_00000207d9a3d190;  1 drivers
L_00000207d9a409a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a12550_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a409a8;  1 drivers
v00000207d9a113d0_0 .net *"_ivl_9", 22 0, L_00000207d9a3f5d0;  1 drivers
v00000207d9a11f10_0 .net "result", 31 0, L_00000207d9a3e450;  alias, 1 drivers
E_00000207d99581b0/0 .event anyedge, v00000207d9a0cf30_0, v00000207d9a12190_0, v00000207d9a0cfd0_0, v00000207d9a116f0_0;
E_00000207d99581b0/1 .event anyedge, v00000207d9a131d0_0, v00000207d9a11e70_0, v00000207d9a0d070_0, v00000207d9a13090_0;
E_00000207d99581b0 .event/or E_00000207d99581b0/0, E_00000207d99581b0/1;
L_00000207d9a3d190 .part L_00000207d9a3f7b0, 0, 23;
L_00000207d9a3e9f0 .concat [ 23 1 0 0], L_00000207d9a3d190, L_00000207d9a40960;
L_00000207d9a3f5d0 .part v00000207d9a129b0_0, 0, 23;
L_00000207d9a3e4f0 .concat [ 23 1 0 0], L_00000207d9a3f5d0, L_00000207d9a409a8;
L_00000207d9a3dc30 .part L_00000207d9a3f7b0, 23, 8;
L_00000207d9a3f030 .part v00000207d9a129b0_0, 23, 8;
L_00000207d9a3d230 .part L_00000207d9a3f7b0, 31, 1;
L_00000207d9a3d4b0 .part v00000207d9a129b0_0, 31, 1;
L_00000207d9a3e450 .concat [ 23 8 1 0], v00000207d9a12f50_0, v00000207d9a12050_0, v00000207d9a13310_0;
S_00000207d9a10bc0 .scope module, "M3" "ieee754_multiplier" 3 228, 3 122 0, S_00000207d9a08f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9957fb0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a11fb0_0 .net "A", 31 0, v00000207d9a129b0_0;  alias, 1 drivers
v00000207d9a138b0_0 .net "A_Exponent", 7 0, L_00000207d9a3d7d0;  1 drivers
v00000207d9a124b0_0 .net "A_Mantissa", 23 0, L_00000207d9a3df50;  1 drivers
v00000207d9a13450_0 .net "A_sign", 0 0, L_00000207d9a3f670;  1 drivers
v00000207d9a12ff0_0 .net "B", 31 0, v00000207d9a0c990_0;  alias, 1 drivers
v00000207d9a11bf0_0 .net "B_Exponent", 7 0, L_00000207d9a3f530;  1 drivers
v00000207d9a111f0_0 .net "B_Mantissa", 23 0, L_00000207d9a3f2b0;  1 drivers
v00000207d9a13130_0 .net "B_sign", 0 0, L_00000207d9a3e950;  1 drivers
v00000207d9a11c90_0 .var "Exponent", 7 0;
v00000207d9a118d0_0 .var "Mantissa", 22 0;
v00000207d9a11470_0 .var "Sign", 0 0;
v00000207d9a12a50_0 .var "Temp_Exponent", 8 0;
v00000207d9a11150_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a40be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a120f0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40be8;  1 drivers
v00000207d9a11d30_0 .net *"_ivl_3", 22 0, L_00000207d9a3d730;  1 drivers
L_00000207d9a40c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a12cd0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40c30;  1 drivers
v00000207d9a11a10_0 .net *"_ivl_9", 22 0, L_00000207d9a3d410;  1 drivers
v00000207d9a11dd0_0 .net "result", 31 0, L_00000207d9a3d870;  alias, 1 drivers
E_00000207d9958730/0 .event anyedge, v00000207d9a138b0_0, v00000207d9a11bf0_0, v00000207d9a124b0_0, v00000207d9a111f0_0;
E_00000207d9958730/1 .event anyedge, v00000207d9a11150_0, v00000207d9a12a50_0, v00000207d9a13450_0, v00000207d9a13130_0;
E_00000207d9958730 .event/or E_00000207d9958730/0, E_00000207d9958730/1;
L_00000207d9a3d730 .part v00000207d9a129b0_0, 0, 23;
L_00000207d9a3df50 .concat [ 23 1 0 0], L_00000207d9a3d730, L_00000207d9a40be8;
L_00000207d9a3d410 .part v00000207d9a0c990_0, 0, 23;
L_00000207d9a3f2b0 .concat [ 23 1 0 0], L_00000207d9a3d410, L_00000207d9a40c30;
L_00000207d9a3d7d0 .part v00000207d9a129b0_0, 23, 8;
L_00000207d9a3f530 .part v00000207d9a0c990_0, 23, 8;
L_00000207d9a3f670 .part v00000207d9a129b0_0, 31, 1;
L_00000207d9a3e950 .part v00000207d9a0c990_0, 31, 1;
L_00000207d9a3d870 .concat [ 23 8 1 0], v00000207d9a118d0_0, v00000207d9a11c90_0, v00000207d9a11470_0;
S_00000207d9a0f770 .scope module, "M4" "ieee754_multiplier" 3 234, 3 122 0, S_00000207d9a08f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d99583b0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a11b50_0 .net "A", 31 0, L_00000207d9a3b610;  alias, 1 drivers
v00000207d9a11790_0 .net "A_Exponent", 7 0, L_00000207d9a3d550;  1 drivers
v00000207d9a125f0_0 .net "A_Mantissa", 23 0, L_00000207d9a3f850;  1 drivers
v00000207d9a13270_0 .net "A_sign", 0 0, L_00000207d9a3e130;  1 drivers
v00000207d9a13810_0 .net "B", 31 0, L_00000207d9a3fcb0;  1 drivers
v00000207d9a12230_0 .net "B_Exponent", 7 0, L_00000207d9a3e090;  1 drivers
v00000207d9a11510_0 .net "B_Mantissa", 23 0, L_00000207d9a3edb0;  1 drivers
v00000207d9a12730_0 .net "B_sign", 0 0, L_00000207d9a3e1d0;  1 drivers
v00000207d9a12af0_0 .var "Exponent", 7 0;
v00000207d9a122d0_0 .var "Mantissa", 22 0;
v00000207d9a13630_0 .var "Sign", 0 0;
v00000207d9a115b0_0 .var "Temp_Exponent", 8 0;
v00000207d9a12370_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a40c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a11830_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40c78;  1 drivers
v00000207d9a12690_0 .net *"_ivl_3", 22 0, L_00000207d9a3ea90;  1 drivers
L_00000207d9a40cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a13590_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40cc0;  1 drivers
v00000207d9a11970_0 .net *"_ivl_9", 22 0, L_00000207d9a3d2d0;  1 drivers
v00000207d9a12410_0 .net "result", 31 0, L_00000207d9a3e270;  alias, 1 drivers
E_00000207d99581f0/0 .event anyedge, v00000207d9a11790_0, v00000207d9a12230_0, v00000207d9a125f0_0, v00000207d9a11510_0;
E_00000207d99581f0/1 .event anyedge, v00000207d9a12370_0, v00000207d9a115b0_0, v00000207d9a13270_0, v00000207d9a12730_0;
E_00000207d99581f0 .event/or E_00000207d99581f0/0, E_00000207d99581f0/1;
L_00000207d9a3ea90 .part L_00000207d9a3b610, 0, 23;
L_00000207d9a3f850 .concat [ 23 1 0 0], L_00000207d9a3ea90, L_00000207d9a40c78;
L_00000207d9a3d2d0 .part L_00000207d9a3fcb0, 0, 23;
L_00000207d9a3edb0 .concat [ 23 1 0 0], L_00000207d9a3d2d0, L_00000207d9a40cc0;
L_00000207d9a3d550 .part L_00000207d9a3b610, 23, 8;
L_00000207d9a3e090 .part L_00000207d9a3fcb0, 23, 8;
L_00000207d9a3e130 .part L_00000207d9a3b610, 31, 1;
L_00000207d9a3e1d0 .part L_00000207d9a3fcb0, 31, 1;
L_00000207d9a3e270 .concat [ 23 8 1 0], v00000207d9a122d0_0, v00000207d9a12af0_0, v00000207d9a13630_0;
S_00000207d9a0f450 .scope module, "M1" "ieee754_multiplier" 3 318, 3 122 0, S_00000207d9a08420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958770 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a14710_0 .net "A", 31 0, v00000207d9a1c1e0_0;  alias, 1 drivers
v00000207d9a13d10_0 .net "A_Exponent", 7 0, L_00000207d9a3c5b0;  1 drivers
v00000207d9a143f0_0 .net "A_Mantissa", 23 0, L_00000207d9a3b070;  1 drivers
v00000207d9a147b0_0 .net "A_sign", 0 0, L_00000207d9a3ac10;  1 drivers
v00000207d9a14850_0 .net "B", 31 0, v00000207d9a152a0_0;  1 drivers
v00000207d9a148f0_0 .net "B_Exponent", 7 0, L_00000207d9a3b1b0;  1 drivers
v00000207d9a13ef0_0 .net "B_Mantissa", 23 0, L_00000207d9a3b890;  1 drivers
v00000207d9a14990_0 .net "B_sign", 0 0, L_00000207d9a3c8d0;  1 drivers
v00000207d9a14f30_0 .var "Exponent", 7 0;
v00000207d9a14a30_0 .var "Mantissa", 22 0;
v00000207d9a14fd0_0 .var "Sign", 0 0;
v00000207d9a14ad0_0 .var "Temp_Exponent", 8 0;
v00000207d9a13950_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a403c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a13a90_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a403c0;  1 drivers
v00000207d9a13bd0_0 .net *"_ivl_3", 22 0, L_00000207d9a3b430;  1 drivers
L_00000207d9a40408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a13c70_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40408;  1 drivers
v00000207d9a13db0_0 .net *"_ivl_9", 22 0, L_00000207d9a3ca10;  1 drivers
v00000207d9a176e0_0 .net "result", 31 0, L_00000207d9a3b610;  alias, 1 drivers
E_00000207d99579f0/0 .event anyedge, v00000207d9a13d10_0, v00000207d9a148f0_0, v00000207d9a143f0_0, v00000207d9a13ef0_0;
E_00000207d99579f0/1 .event anyedge, v00000207d9a13950_0, v00000207d9a14ad0_0, v00000207d9a147b0_0, v00000207d9a14990_0;
E_00000207d99579f0 .event/or E_00000207d99579f0/0, E_00000207d99579f0/1;
L_00000207d9a3b430 .part v00000207d9a1c1e0_0, 0, 23;
L_00000207d9a3b070 .concat [ 23 1 0 0], L_00000207d9a3b430, L_00000207d9a403c0;
L_00000207d9a3ca10 .part v00000207d9a152a0_0, 0, 23;
L_00000207d9a3b890 .concat [ 23 1 0 0], L_00000207d9a3ca10, L_00000207d9a40408;
L_00000207d9a3c5b0 .part v00000207d9a1c1e0_0, 23, 8;
L_00000207d9a3b1b0 .part v00000207d9a152a0_0, 23, 8;
L_00000207d9a3ac10 .part v00000207d9a1c1e0_0, 31, 1;
L_00000207d9a3c8d0 .part v00000207d9a152a0_0, 31, 1;
L_00000207d9a3b610 .concat [ 23 8 1 0], v00000207d9a14a30_0, v00000207d9a14f30_0, v00000207d9a14fd0_0;
S_00000207d9a10580 .scope module, "M2" "ieee754_multiplier" 3 330, 3 122 0, S_00000207d9a08420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d99585b0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a16880_0 .net "A", 31 0, v00000207d9a071c0_0;  alias, 1 drivers
v00000207d9a15660_0 .net "A_Exponent", 7 0, L_00000207d9a3cdd0;  1 drivers
v00000207d9a15980_0 .net "A_Mantissa", 23 0, L_00000207d9a3b750;  1 drivers
v00000207d9a16f60_0 .net "A_sign", 0 0, L_00000207d9a3bbb0;  1 drivers
v00000207d9a15f20_0 .net "B", 31 0, v00000207d9a15840_0;  1 drivers
v00000207d9a171e0_0 .net "B_Exponent", 7 0, L_00000207d9a3ce70;  1 drivers
v00000207d9a17460_0 .net "B_Mantissa", 23 0, L_00000207d9a3b930;  1 drivers
v00000207d9a16420_0 .net "B_sign", 0 0, L_00000207d9a3c6f0;  1 drivers
v00000207d9a17140_0 .var "Exponent", 7 0;
v00000207d9a17780_0 .var "Mantissa", 22 0;
v00000207d9a15e80_0 .var "Sign", 0 0;
v00000207d9a16560_0 .var "Temp_Exponent", 8 0;
v00000207d9a15fc0_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a405b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a164c0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a405b8;  1 drivers
v00000207d9a17280_0 .net *"_ivl_3", 22 0, L_00000207d9a3b7f0;  1 drivers
L_00000207d9a40600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a17000_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40600;  1 drivers
v00000207d9a15a20_0 .net *"_ivl_9", 22 0, L_00000207d9a3be30;  1 drivers
v00000207d9a15200_0 .net "result", 31 0, L_00000207d9a3afd0;  alias, 1 drivers
E_00000207d99587f0/0 .event anyedge, v00000207d9a15660_0, v00000207d9a171e0_0, v00000207d9a15980_0, v00000207d9a17460_0;
E_00000207d99587f0/1 .event anyedge, v00000207d9a15fc0_0, v00000207d9a16560_0, v00000207d9a16f60_0, v00000207d9a16420_0;
E_00000207d99587f0 .event/or E_00000207d99587f0/0, E_00000207d99587f0/1;
L_00000207d9a3b7f0 .part v00000207d9a071c0_0, 0, 23;
L_00000207d9a3b750 .concat [ 23 1 0 0], L_00000207d9a3b7f0, L_00000207d9a405b8;
L_00000207d9a3be30 .part v00000207d9a15840_0, 0, 23;
L_00000207d9a3b930 .concat [ 23 1 0 0], L_00000207d9a3be30, L_00000207d9a40600;
L_00000207d9a3cdd0 .part v00000207d9a071c0_0, 23, 8;
L_00000207d9a3ce70 .part v00000207d9a15840_0, 23, 8;
L_00000207d9a3bbb0 .part v00000207d9a071c0_0, 31, 1;
L_00000207d9a3c6f0 .part v00000207d9a15840_0, 31, 1;
L_00000207d9a3afd0 .concat [ 23 8 1 0], v00000207d9a17780_0, v00000207d9a17140_0, v00000207d9a15e80_0;
S_00000207d9a10710 .scope module, "M1" "ieee754_multiplier" 4 414, 3 122 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958230 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a162e0_0 .net "A", 31 0, o00000207d99b25b8;  alias, 0 drivers
v00000207d9a166a0_0 .net "A_Exponent", 7 0, L_00000207d9a9bd20;  1 drivers
v00000207d9a178c0_0 .net "A_Mantissa", 23 0, L_00000207d9a9b6e0;  1 drivers
v00000207d9a16100_0 .net "A_sign", 0 0, L_00000207d9a9bc80;  1 drivers
v00000207d9a15340_0 .net "B", 31 0, v00000207d9a1b060_0;  alias, 1 drivers
v00000207d9a16740_0 .net "B_Exponent", 7 0, L_00000207d9a9b780;  1 drivers
v00000207d9a161a0_0 .net "B_Mantissa", 23 0, L_00000207d9a9c540;  1 drivers
v00000207d9a16240_0 .net "B_sign", 0 0, L_00000207d9a9cc20;  1 drivers
v00000207d9a17320_0 .var "Exponent", 7 0;
v00000207d9a167e0_0 .var "Mantissa", 22 0;
v00000207d9a17500_0 .var "Sign", 0 0;
v00000207d9a153e0_0 .var "Temp_Exponent", 8 0;
v00000207d9a169c0_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a415c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a175a0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a415c0;  1 drivers
v00000207d9a15480_0 .net *"_ivl_3", 22 0, L_00000207d9a9cae0;  1 drivers
L_00000207d9a41608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a15520_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41608;  1 drivers
v00000207d9a16a60_0 .net *"_ivl_9", 22 0, L_00000207d9a9bbe0;  1 drivers
v00000207d9a16380_0 .net "result", 31 0, L_00000207d9a9ab00;  alias, 1 drivers
E_00000207d99578b0/0 .event anyedge, v00000207d9a166a0_0, v00000207d9a16740_0, v00000207d9a178c0_0, v00000207d9a161a0_0;
E_00000207d99578b0/1 .event anyedge, v00000207d9a169c0_0, v00000207d9a153e0_0, v00000207d9a16100_0, v00000207d9a16240_0;
E_00000207d99578b0 .event/or E_00000207d99578b0/0, E_00000207d99578b0/1;
L_00000207d9a9cae0 .part o00000207d99b25b8, 0, 23;
L_00000207d9a9b6e0 .concat [ 23 1 0 0], L_00000207d9a9cae0, L_00000207d9a415c0;
L_00000207d9a9bbe0 .part v00000207d9a1b060_0, 0, 23;
L_00000207d9a9c540 .concat [ 23 1 0 0], L_00000207d9a9bbe0, L_00000207d9a41608;
L_00000207d9a9bd20 .part o00000207d99b25b8, 23, 8;
L_00000207d9a9b780 .part v00000207d9a1b060_0, 23, 8;
L_00000207d9a9bc80 .part o00000207d99b25b8, 31, 1;
L_00000207d9a9cc20 .part v00000207d9a1b060_0, 31, 1;
L_00000207d9a9ab00 .concat [ 23 8 1 0], v00000207d9a167e0_0, v00000207d9a17320_0, v00000207d9a17500_0;
S_00000207d9a10260 .scope module, "M2" "ieee754_multiplier" 4 420, 3 122 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958030 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a16b00_0 .net "A", 31 0, L_00000207d9a9ab00;  alias, 1 drivers
v00000207d9a16ba0_0 .net "A_Exponent", 7 0, L_00000207d9a9ae20;  1 drivers
v00000207d9a16c40_0 .net "A_Mantissa", 23 0, L_00000207d9a9b3c0;  1 drivers
v00000207d9a16ce0_0 .net "A_sign", 0 0, L_00000207d9a9b0a0;  1 drivers
v00000207d9a16d80_0 .net "B", 31 0, o00000207d99b2a38;  alias, 0 drivers
v00000207d9a16e20_0 .net "B_Exponent", 7 0, L_00000207d9a9b280;  1 drivers
v00000207d9a16ec0_0 .net "B_Mantissa", 23 0, L_00000207d9a9cb80;  1 drivers
v00000207d9a17640_0 .net "B_sign", 0 0, L_00000207d9a9b320;  1 drivers
v00000207d9a196c0_0 .var "Exponent", 7 0;
v00000207d9a187c0_0 .var "Mantissa", 22 0;
v00000207d9a193a0_0 .var "Sign", 0 0;
v00000207d9a19b20_0 .var "Temp_Exponent", 8 0;
v00000207d9a19940_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a41650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a189a0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41650;  1 drivers
v00000207d9a18540_0 .net *"_ivl_3", 22 0, L_00000207d9a9b820;  1 drivers
L_00000207d9a41698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a199e0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41698;  1 drivers
v00000207d9a18a40_0 .net *"_ivl_9", 22 0, L_00000207d9a9aba0;  1 drivers
v00000207d9a18ae0_0 .net "result", 31 0, L_00000207d9a9c900;  alias, 1 drivers
E_00000207d9958470/0 .event anyedge, v00000207d9a16ba0_0, v00000207d9a16e20_0, v00000207d9a16c40_0, v00000207d9a16ec0_0;
E_00000207d9958470/1 .event anyedge, v00000207d9a19940_0, v00000207d9a19b20_0, v00000207d9a16ce0_0, v00000207d9a17640_0;
E_00000207d9958470 .event/or E_00000207d9958470/0, E_00000207d9958470/1;
L_00000207d9a9b820 .part L_00000207d9a9ab00, 0, 23;
L_00000207d9a9b3c0 .concat [ 23 1 0 0], L_00000207d9a9b820, L_00000207d9a41650;
L_00000207d9a9aba0 .part o00000207d99b2a38, 0, 23;
L_00000207d9a9cb80 .concat [ 23 1 0 0], L_00000207d9a9aba0, L_00000207d9a41698;
L_00000207d9a9ae20 .part L_00000207d9a9ab00, 23, 8;
L_00000207d9a9b280 .part o00000207d99b2a38, 23, 8;
L_00000207d9a9b0a0 .part L_00000207d9a9ab00, 31, 1;
L_00000207d9a9b320 .part o00000207d99b2a38, 31, 1;
L_00000207d9a9c900 .concat [ 23 8 1 0], v00000207d9a187c0_0, v00000207d9a196c0_0, v00000207d9a193a0_0;
S_00000207d9a0f130 .scope module, "Z" "Z" 4 384, 4 21 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000207d99585f0 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v00000207d9a1ae80_0 .net "A1_Z", 31 0, v00000207d9a18cc0_0;  1 drivers
v00000207d9a1bb00_0 .net "A2_OUT", 31 0, v00000207d9a1aa20_0;  1 drivers
v00000207d9a1b600_0 .net "M1_A1", 31 0, L_00000207d9a39310;  1 drivers
v00000207d9a1c640_0 .var "Z", 31 0;
v00000207d9a1a480_0 .net "bias", 31 0, v00000207d9a1aac0_0;  1 drivers
v00000207d9a1c280_0 .net "clock", 0 0, o00000207d99aebf8;  alias, 0 drivers
v00000207d9a1c000_0 .net "enable", 0 0, v00000207d9a1bba0_0;  1 drivers
v00000207d9a1ab60_0 .var "index", 31 0;
v00000207d9a1c820_0 .net "neuron_input", 31 0, v00000207d9a1b060_0;  alias, 1 drivers
L_00000207d9a40378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a1a200_0 .net "reset", 0 0, L_00000207d9a40378;  1 drivers
v00000207d9a1c1e0_0 .var "result", 31 0;
v00000207d9a1a7a0_0 .net "weight", 31 0, v00000207d9a1a5c0_0;  alias, 1 drivers
S_00000207d9a0f2c0 .scope module, "A1" "ieee754_adder" 4 44, 3 61 0, S_00000207d9a0f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958270 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a19440_0 .net "A", 31 0, v00000207d9a1c640_0;  1 drivers
v00000207d9a18f40_0 .net "A_Exponent", 7 0, L_00000207d9a3cab0;  1 drivers
v00000207d9a18680_0 .net "A_Mantissa", 23 0, L_00000207d9a3c510;  1 drivers
v00000207d9a19a80_0 .net "A_sign", 0 0, L_00000207d9a3b2f0;  1 drivers
v00000207d9a19bc0_0 .var "A_swap", 31 0;
v00000207d9a18180_0 .net "B", 31 0, L_00000207d9a39310;  alias, 1 drivers
v00000207d9a180e0_0 .net "B_Exponent", 7 0, L_00000207d9a3c3d0;  1 drivers
v00000207d9a17a00_0 .net "B_Mantissa", 23 0, L_00000207d9a3c970;  1 drivers
v00000207d9a18400_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a18220_0 .net "B_sign", 0 0, L_00000207d9a3aa30;  1 drivers
v00000207d9a18e00_0 .var "B_swap", 31 0;
v00000207d9a19260_0 .var "Exponent", 7 0;
v00000207d9a1a0c0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a40138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a18900_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40138;  1 drivers
L_00000207d9a401c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a18860_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a401c8;  1 drivers
v00000207d9a194e0_0 .net *"_ivl_23", 30 0, L_00000207d9a3cc90;  1 drivers
L_00000207d9a40210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a182c0_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a40210;  1 drivers
v00000207d9a184a0_0 .net *"_ivl_29", 30 0, L_00000207d9a3a990;  1 drivers
v00000207d9a19080_0 .net *"_ivl_3", 22 0, L_00000207d9a3ba70;  1 drivers
L_00000207d9a40180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a19300_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a40180;  1 drivers
v00000207d9a17960_0 .net *"_ivl_9", 22 0, L_00000207d9a3b570;  1 drivers
v00000207d9a18b80_0 .var "carry", 0 0;
v00000207d9a17e60_0 .net "comp", 0 0, v00000207d9a185e0_0;  1 drivers
v00000207d9a18c20_0 .var "diff_Exponent", 7 0;
v00000207d9a19580_0 .var/i "i", 31 0;
v00000207d9a18cc0_0 .var "result", 31 0;
E_00000207d99578f0/0 .event anyedge, v00000207d9a185e0_0, v00000207d9a19440_0, v00000207d9a18180_0, v00000207d9a18f40_0;
E_00000207d99578f0/1 .event anyedge, v00000207d9a180e0_0, v00000207d9a17a00_0, v00000207d9a18c20_0, v00000207d9a19a80_0;
E_00000207d99578f0/2 .event anyedge, v00000207d9a18220_0, v00000207d9a18680_0, v00000207d9a18400_0, v00000207d9a18b80_0;
E_00000207d99578f0/3 .event anyedge, v00000207d9a1a0c0_0, v00000207d9a19260_0;
E_00000207d99578f0 .event/or E_00000207d99578f0/0, E_00000207d99578f0/1, E_00000207d99578f0/2, E_00000207d99578f0/3;
L_00000207d9a3ba70 .part v00000207d9a19bc0_0, 0, 23;
L_00000207d9a3c510 .concat [ 23 1 0 0], L_00000207d9a3ba70, L_00000207d9a40138;
L_00000207d9a3b570 .part v00000207d9a18e00_0, 0, 23;
L_00000207d9a3c970 .concat [ 23 1 0 0], L_00000207d9a3b570, L_00000207d9a40180;
L_00000207d9a3cab0 .part v00000207d9a19bc0_0, 23, 8;
L_00000207d9a3c3d0 .part v00000207d9a18e00_0, 23, 8;
L_00000207d9a3b2f0 .part v00000207d9a19bc0_0, 31, 1;
L_00000207d9a3aa30 .part v00000207d9a18e00_0, 31, 1;
L_00000207d9a3cc90 .part v00000207d9a1c640_0, 0, 31;
L_00000207d9a3bb10 .concat [ 31 1 0 0], L_00000207d9a3cc90, L_00000207d9a401c8;
L_00000207d9a3a990 .part L_00000207d9a39310, 0, 31;
L_00000207d9a3cb50 .concat [ 31 1 0 0], L_00000207d9a3a990, L_00000207d9a40210;
S_00000207d9a10a30 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a0f2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a18720_0 .net "A", 31 0, L_00000207d9a3bb10;  1 drivers
v00000207d9a19c60_0 .net "B", 31 0, L_00000207d9a3cb50;  1 drivers
v00000207d9a185e0_0 .var "result", 0 0;
E_00000207d9957db0 .event anyedge, v00000207d9a18720_0, v00000207d9a19c60_0, v00000207d9a185e0_0;
S_00000207d9a0f900 .scope module, "A2" "ieee754_adder" 4 51, 3 61 0, S_00000207d9a0f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9957cf0 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a17d20_0 .net "A", 31 0, v00000207d9a1c640_0;  alias, 1 drivers
v00000207d9a17f00_0 .net "A_Exponent", 7 0, L_00000207d9a3cbf0;  1 drivers
v00000207d9a17aa0_0 .net "A_Mantissa", 23 0, L_00000207d9a3adf0;  1 drivers
v00000207d9a19e40_0 .net "A_sign", 0 0, L_00000207d9a3c470;  1 drivers
v00000207d9a17b40_0 .var "A_swap", 31 0;
v00000207d9a19d00_0 .net "B", 31 0, v00000207d9a1aac0_0;  alias, 1 drivers
v00000207d9a18360_0 .net "B_Exponent", 7 0, L_00000207d9a3b4d0;  1 drivers
v00000207d9a18fe0_0 .net "B_Mantissa", 23 0, L_00000207d9a3c830;  1 drivers
v00000207d9a17be0_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a19120_0 .net "B_sign", 0 0, L_00000207d9a3c330;  1 drivers
v00000207d9a191c0_0 .var "B_swap", 31 0;
v00000207d9a19620_0 .var "Exponent", 7 0;
v00000207d9a19760_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a40258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a19800_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a40258;  1 drivers
L_00000207d9a402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a17fa0_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a402e8;  1 drivers
v00000207d9a19da0_0 .net *"_ivl_23", 30 0, L_00000207d9a3d050;  1 drivers
L_00000207d9a40330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a19ee0_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a40330;  1 drivers
v00000207d9a198a0_0 .net *"_ivl_29", 30 0, L_00000207d9a3ab70;  1 drivers
v00000207d9a19f80_0 .net *"_ivl_3", 22 0, L_00000207d9a3c010;  1 drivers
L_00000207d9a402a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a17c80_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a402a0;  1 drivers
v00000207d9a17dc0_0 .net *"_ivl_9", 22 0, L_00000207d9a3aad0;  1 drivers
v00000207d9a18040_0 .var "carry", 0 0;
v00000207d9a1aca0_0 .net "comp", 0 0, v00000207d9a1a020_0;  1 drivers
v00000207d9a1b240_0 .var "diff_Exponent", 7 0;
v00000207d9a1ad40_0 .var/i "i", 31 0;
v00000207d9a1aa20_0 .var "result", 31 0;
E_00000207d99582b0/0 .event anyedge, v00000207d9a1a020_0, v00000207d9a19440_0, v00000207d9a19d00_0, v00000207d9a17f00_0;
E_00000207d99582b0/1 .event anyedge, v00000207d9a18360_0, v00000207d9a18fe0_0, v00000207d9a1b240_0, v00000207d9a19e40_0;
E_00000207d99582b0/2 .event anyedge, v00000207d9a19120_0, v00000207d9a17aa0_0, v00000207d9a17be0_0, v00000207d9a18040_0;
E_00000207d99582b0/3 .event anyedge, v00000207d9a19760_0, v00000207d9a19620_0;
E_00000207d99582b0 .event/or E_00000207d99582b0/0, E_00000207d99582b0/1, E_00000207d99582b0/2, E_00000207d99582b0/3;
L_00000207d9a3c010 .part v00000207d9a17b40_0, 0, 23;
L_00000207d9a3adf0 .concat [ 23 1 0 0], L_00000207d9a3c010, L_00000207d9a40258;
L_00000207d9a3aad0 .part v00000207d9a191c0_0, 0, 23;
L_00000207d9a3c830 .concat [ 23 1 0 0], L_00000207d9a3aad0, L_00000207d9a402a0;
L_00000207d9a3cbf0 .part v00000207d9a17b40_0, 23, 8;
L_00000207d9a3b4d0 .part v00000207d9a191c0_0, 23, 8;
L_00000207d9a3c470 .part v00000207d9a17b40_0, 31, 1;
L_00000207d9a3c330 .part v00000207d9a191c0_0, 31, 1;
L_00000207d9a3d050 .part v00000207d9a1c640_0, 0, 31;
L_00000207d9a3bc50 .concat [ 31 1 0 0], L_00000207d9a3d050, L_00000207d9a402e8;
L_00000207d9a3ab70 .part v00000207d9a1aac0_0, 0, 31;
L_00000207d9a3b390 .concat [ 31 1 0 0], L_00000207d9a3ab70, L_00000207d9a40330;
S_00000207d9a10ee0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a0f900;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a18d60_0 .net "A", 31 0, L_00000207d9a3bc50;  1 drivers
v00000207d9a18ea0_0 .net "B", 31 0, L_00000207d9a3b390;  1 drivers
v00000207d9a1a020_0 .var "result", 0 0;
E_00000207d9957930 .event anyedge, v00000207d9a18d60_0, v00000207d9a18ea0_0, v00000207d9a1a020_0;
S_00000207d9a10d50 .scope module, "M1" "ieee754_multiplier" 4 37, 3 122 0, S_00000207d9a0f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958530 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a1c140_0 .net "A", 31 0, v00000207d9a1a5c0_0;  alias, 1 drivers
v00000207d9a1b4c0_0 .net "A_Exponent", 7 0, L_00000207d9a39e50;  1 drivers
v00000207d9a1a2a0_0 .net "A_Mantissa", 23 0, L_00000207d9a394f0;  1 drivers
v00000207d9a1b1a0_0 .net "A_sign", 0 0, L_00000207d9a38c30;  1 drivers
v00000207d9a1a660_0 .net "B", 31 0, v00000207d9a1b060_0;  alias, 1 drivers
v00000207d9a1b920_0 .net "B_Exponent", 7 0, L_00000207d9a3a7b0;  1 drivers
v00000207d9a1ade0_0 .net "B_Mantissa", 23 0, L_00000207d9a39950;  1 drivers
v00000207d9a1bf60_0 .net "B_sign", 0 0, L_00000207d9a391d0;  1 drivers
v00000207d9a1c0a0_0 .var "Exponent", 7 0;
v00000207d9a1a8e0_0 .var "Mantissa", 22 0;
v00000207d9a1c500_0 .var "Sign", 0 0;
v00000207d9a1a340_0 .var "Temp_Exponent", 8 0;
v00000207d9a1a700_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a400a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a1b560_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a400a8;  1 drivers
v00000207d9a1a3e0_0 .net *"_ivl_3", 22 0, L_00000207d9a39a90;  1 drivers
L_00000207d9a400f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a1c320_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a400f0;  1 drivers
v00000207d9a1c3c0_0 .net *"_ivl_9", 22 0, L_00000207d9a39db0;  1 drivers
v00000207d9a1a160_0 .net "result", 31 0, L_00000207d9a39310;  alias, 1 drivers
E_00000207d9957e30/0 .event anyedge, v00000207d9a1b4c0_0, v00000207d9a1b920_0, v00000207d9a1a2a0_0, v00000207d9a1ade0_0;
E_00000207d9957e30/1 .event anyedge, v00000207d9a1a700_0, v00000207d9a1a340_0, v00000207d9a1b1a0_0, v00000207d9a1bf60_0;
E_00000207d9957e30 .event/or E_00000207d9957e30/0, E_00000207d9957e30/1;
L_00000207d9a39a90 .part v00000207d9a1a5c0_0, 0, 23;
L_00000207d9a394f0 .concat [ 23 1 0 0], L_00000207d9a39a90, L_00000207d9a400a8;
L_00000207d9a39db0 .part v00000207d9a1b060_0, 0, 23;
L_00000207d9a39950 .concat [ 23 1 0 0], L_00000207d9a39db0, L_00000207d9a400f0;
L_00000207d9a39e50 .part v00000207d9a1a5c0_0, 23, 8;
L_00000207d9a3a7b0 .part v00000207d9a1b060_0, 23, 8;
L_00000207d9a38c30 .part v00000207d9a1a5c0_0, 31, 1;
L_00000207d9a391d0 .part v00000207d9a1b060_0, 31, 1;
L_00000207d9a39310 .concat [ 23 8 1 0], v00000207d9a1a8e0_0, v00000207d9a1c0a0_0, v00000207d9a1c500_0;
S_00000207d9a0fa90 .scope module, "mem" "memory_parametrized" 4 374, 2 33 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000207d9957d70 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v00000207d9a1b6a0_0 .net "address", 1 0, v00000207d9a1c780_0;  1 drivers
v00000207d9a1a520_0 .net "clock", 0 0, o00000207d99aebf8;  alias, 0 drivers
v00000207d9a1af20_0 .var/i "i", 31 0;
v00000207d9a1c460 .array "mem", 3 0, 31 0;
v00000207d9a1a5c0_0 .var "read_data", 31 0;
o00000207d99b3f68 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9a1b740_0 .net "reset", 0 0, o00000207d99b3f68;  0 drivers
v00000207d9a1afc0_0 .net "write_data", 31 0, v00000207d9a00c30_0;  alias, 1 drivers
v00000207d9a1a840_0 .net "write_enable", 0 0, v00000207d9a1ce60_0;  1 drivers
E_00000207d9957ef0 .event anyedge, v00000207d9a1b6a0_0;
S_00000207d9a0f5e0 .scope module, "mux" "multiplexer_parametrized" 4 366, 2 1 0, S_00000207d999b680;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000207d95aadc0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_00000207d95aadf8 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v00000207d9a1ac00_0 .net "in", 127 0, o00000207d99b40e8;  alias, 0 drivers
v00000207d9a1b060_0 .var "out", 31 0;
v00000207d9a1c5a0_0 .net "sel", 1 0, v00000207d9a1c780_0;  alias, 1 drivers
E_00000207d9957eb0 .event anyedge, v00000207d9a1b6a0_0, v00000207d9a1ac00_0;
S_00000207d99a66d0 .scope module, "softmax_sum" "softmax_sum" 4 302;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "input_data";
    .port_info 1 /OUTPUT 32 "output_data";
P_00000207d99534f0 .param/l "NUM_INPUTS" 0 4 302, +C4<00000000000000000000000000000100>;
v00000207d9a1eb10_0 .net "A1_A2", 31 0, v00000207d9a1eed0_0;  1 drivers
v00000207d9a1d5d0_0 .net "A1_A3", 31 0, v00000207d9a1ea70_0;  1 drivers
o00000207d99b5228 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000207d9a1d670_0 .net "input_data", 127 0, o00000207d99b5228;  0 drivers
v00000207d9a1f010_0 .var "output_data", 31 0;
E_00000207d9958330 .event anyedge, v00000207d9a1ea70_0;
L_00000207d9a9cea0 .part o00000207d99b5228, 0, 32;
L_00000207d9a9b140 .part o00000207d99b5228, 32, 32;
L_00000207d9a9dda0 .part o00000207d99b5228, 64, 32;
S_00000207d9a0fc20 .scope module, "A1" "ieee754_adder" 4 311, 3 61 0, S_00000207d99a66d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9957f70 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a1d990_0 .net "A", 31 0, L_00000207d9a9cea0;  1 drivers
v00000207d9a1dcb0_0 .net "A_Exponent", 7 0, L_00000207d9a9be60;  1 drivers
v00000207d9a1df30_0 .net "A_Mantissa", 23 0, L_00000207d9a9ace0;  1 drivers
v00000207d9a1e070_0 .net "A_sign", 0 0, L_00000207d9a9bf00;  1 drivers
v00000207d9a1f1f0_0 .var "A_swap", 31 0;
v00000207d9a1ebb0_0 .net "B", 31 0, L_00000207d9a9b140;  1 drivers
v00000207d9a1f510_0 .net "B_Exponent", 7 0, L_00000207d9a9ad80;  1 drivers
v00000207d9a1ec50_0 .net "B_Mantissa", 23 0, L_00000207d9a9cd60;  1 drivers
v00000207d9a1e4d0_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a1d2b0_0 .net "B_sign", 0 0, L_00000207d9a9b500;  1 drivers
v00000207d9a1f290_0 .var "B_swap", 31 0;
v00000207d9a1f5b0_0 .var "Exponent", 7 0;
v00000207d9a1e2f0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a41800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a1ecf0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41800;  1 drivers
L_00000207d9a41890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a1ed90_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41890;  1 drivers
v00000207d9a1f330_0 .net *"_ivl_23", 30 0, L_00000207d9a9cf40;  1 drivers
L_00000207d9a418d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a1e110_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a418d8;  1 drivers
v00000207d9a1e1b0_0 .net *"_ivl_29", 30 0, L_00000207d9a9af60;  1 drivers
v00000207d9a1ee30_0 .net *"_ivl_3", 22 0, L_00000207d9a9c860;  1 drivers
L_00000207d9a41848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a1e250_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41848;  1 drivers
v00000207d9a1dd50_0 .net *"_ivl_9", 22 0, L_00000207d9a9ba00;  1 drivers
v00000207d9a1e890_0 .var "carry", 0 0;
v00000207d9a1ddf0_0 .net "comp", 0 0, v00000207d9a1cc80_0;  1 drivers
v00000207d9a1da30_0 .var "diff_Exponent", 7 0;
v00000207d9a1e610_0 .var/i "i", 31 0;
v00000207d9a1eed0_0 .var "result", 31 0;
E_00000207d9958130/0 .event anyedge, v00000207d9a1cc80_0, v00000207d9a1d990_0, v00000207d9a1ebb0_0, v00000207d9a1dcb0_0;
E_00000207d9958130/1 .event anyedge, v00000207d9a1f510_0, v00000207d9a1ec50_0, v00000207d9a1da30_0, v00000207d9a1e070_0;
E_00000207d9958130/2 .event anyedge, v00000207d9a1d2b0_0, v00000207d9a1df30_0, v00000207d9a1e4d0_0, v00000207d9a1e890_0;
E_00000207d9958130/3 .event anyedge, v00000207d9a1e2f0_0, v00000207d9a1f5b0_0;
E_00000207d9958130 .event/or E_00000207d9958130/0, E_00000207d9958130/1, E_00000207d9958130/2, E_00000207d9958130/3;
L_00000207d9a9c860 .part v00000207d9a1f1f0_0, 0, 23;
L_00000207d9a9ace0 .concat [ 23 1 0 0], L_00000207d9a9c860, L_00000207d9a41800;
L_00000207d9a9ba00 .part v00000207d9a1f290_0, 0, 23;
L_00000207d9a9cd60 .concat [ 23 1 0 0], L_00000207d9a9ba00, L_00000207d9a41848;
L_00000207d9a9be60 .part v00000207d9a1f1f0_0, 23, 8;
L_00000207d9a9ad80 .part v00000207d9a1f290_0, 23, 8;
L_00000207d9a9bf00 .part v00000207d9a1f1f0_0, 31, 1;
L_00000207d9a9b500 .part v00000207d9a1f290_0, 31, 1;
L_00000207d9a9cf40 .part L_00000207d9a9cea0, 0, 31;
L_00000207d9a9aec0 .concat [ 31 1 0 0], L_00000207d9a9cf40, L_00000207d9a41890;
L_00000207d9a9af60 .part L_00000207d9a9b140, 0, 31;
L_00000207d9a9ce00 .concat [ 31 1 0 0], L_00000207d9a9af60, L_00000207d9a418d8;
S_00000207d9a0fdb0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a1caa0_0 .net "A", 31 0, L_00000207d9a9aec0;  1 drivers
v00000207d9a1cbe0_0 .net "B", 31 0, L_00000207d9a9ce00;  1 drivers
v00000207d9a1cc80_0 .var "result", 0 0;
E_00000207d99596b0 .event anyedge, v00000207d9a1caa0_0, v00000207d9a1cbe0_0, v00000207d9a1cc80_0;
S_00000207d9a0ff40 .scope module, "A2" "ieee754_adder" 4 316, 3 61 0, S_00000207d99a66d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958f30 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a1f3d0_0 .net "A", 31 0, v00000207d9a1eed0_0;  alias, 1 drivers
v00000207d9a1d210_0 .net "A_Exponent", 7 0, L_00000207d9a9f240;  1 drivers
v00000207d9a1f650_0 .net "A_Mantissa", 23 0, L_00000207d9a9c0e0;  1 drivers
v00000207d9a1f6f0_0 .net "A_sign", 0 0, L_00000207d9a9e7a0;  1 drivers
v00000207d9a1d530_0 .var "A_swap", 31 0;
v00000207d9a1e570_0 .net "B", 31 0, L_00000207d9a9dda0;  1 drivers
v00000207d9a1e390_0 .net "B_Exponent", 7 0, L_00000207d9a9ed40;  1 drivers
v00000207d9a1e9d0_0 .net "B_Mantissa", 23 0, L_00000207d9a9c2c0;  1 drivers
v00000207d9a1d710_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a1e6b0_0 .net "B_sign", 0 0, L_00000207d9a9e700;  1 drivers
v00000207d9a1f790_0 .var "B_swap", 31 0;
v00000207d9a1f830_0 .var "Exponent", 7 0;
v00000207d9a1e7f0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a41920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a1d850_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41920;  1 drivers
L_00000207d9a419b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a1de90_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a419b0;  1 drivers
v00000207d9a1e930_0 .net *"_ivl_23", 30 0, L_00000207d9a9de40;  1 drivers
L_00000207d9a419f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a1dfd0_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a419f8;  1 drivers
v00000207d9a1dad0_0 .net *"_ivl_29", 30 0, L_00000207d9a9d940;  1 drivers
v00000207d9a1ef70_0 .net *"_ivl_3", 22 0, L_00000207d9a9b1e0;  1 drivers
L_00000207d9a41968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a1f8d0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41968;  1 drivers
v00000207d9a1d170_0 .net *"_ivl_9", 22 0, L_00000207d9a9c220;  1 drivers
v00000207d9a1e430_0 .var "carry", 0 0;
v00000207d9a1f470_0 .net "comp", 0 0, v00000207d9a1f0b0_0;  1 drivers
v00000207d9a1d3f0_0 .var "diff_Exponent", 7 0;
v00000207d9a1d490_0 .var/i "i", 31 0;
v00000207d9a1ea70_0 .var "result", 31 0;
E_00000207d9959530/0 .event anyedge, v00000207d9a1f0b0_0, v00000207d9a1eed0_0, v00000207d9a1e570_0, v00000207d9a1d210_0;
E_00000207d9959530/1 .event anyedge, v00000207d9a1e390_0, v00000207d9a1e9d0_0, v00000207d9a1d3f0_0, v00000207d9a1f6f0_0;
E_00000207d9959530/2 .event anyedge, v00000207d9a1e6b0_0, v00000207d9a1f650_0, v00000207d9a1d710_0, v00000207d9a1e430_0;
E_00000207d9959530/3 .event anyedge, v00000207d9a1e7f0_0, v00000207d9a1f830_0;
E_00000207d9959530 .event/or E_00000207d9959530/0, E_00000207d9959530/1, E_00000207d9959530/2, E_00000207d9959530/3;
L_00000207d9a9b1e0 .part v00000207d9a1d530_0, 0, 23;
L_00000207d9a9c0e0 .concat [ 23 1 0 0], L_00000207d9a9b1e0, L_00000207d9a41920;
L_00000207d9a9c220 .part v00000207d9a1f790_0, 0, 23;
L_00000207d9a9c2c0 .concat [ 23 1 0 0], L_00000207d9a9c220, L_00000207d9a41968;
L_00000207d9a9f240 .part v00000207d9a1d530_0, 23, 8;
L_00000207d9a9ed40 .part v00000207d9a1f790_0, 23, 8;
L_00000207d9a9e7a0 .part v00000207d9a1d530_0, 31, 1;
L_00000207d9a9e700 .part v00000207d9a1f790_0, 31, 1;
L_00000207d9a9de40 .part v00000207d9a1eed0_0, 0, 31;
L_00000207d9a9e840 .concat [ 31 1 0 0], L_00000207d9a9de40, L_00000207d9a419b0;
L_00000207d9a9d940 .part L_00000207d9a9dda0, 0, 31;
L_00000207d9a9dc60 .concat [ 31 1 0 0], L_00000207d9a9d940, L_00000207d9a419f8;
S_00000207d9a25170 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a0ff40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a1e750_0 .net "A", 31 0, L_00000207d9a9e840;  1 drivers
v00000207d9a1d350_0 .net "B", 31 0, L_00000207d9a9dc60;  1 drivers
v00000207d9a1f0b0_0 .var "result", 0 0;
E_00000207d99589f0 .event anyedge, v00000207d9a1e750_0, v00000207d9a1d350_0, v00000207d9a1f0b0_0;
S_00000207d995f770 .scope module, "tb_hidden_neuron" "tb_hidden_neuron" 5 3;
 .timescale -9 -12;
P_00000207d9953130 .param/l "NUM_INPUTS" 0 5 6, +C4<00000000000000000000000000000100>;
v00000207d9a3a850_0 .net "a", 31 0, v00000207d9a39130_0;  1 drivers
v00000207d9a39450_0 .var "alpha", 31 0;
v00000207d9a3a710_0 .var "clock", 0 0;
v00000207d9a3a030_0 .var "deltafunction_value", 31 0;
v00000207d9a38a50_0 .var "inputdata", 127 0;
v00000207d9a38550_0 .var "neuron_enable", 0 0;
v00000207d9a38730_0 .var "neuron_state", 1 0;
v00000207d9a38b90_0 .net "weight", 31 0, v00000207d9a3a490_0;  1 drivers
v00000207d9a38af0_0 .var "weight_memory_address", 1 0;
S_00000207d9a26a70 .scope module, "uut" "hidden_neuron" 5 23, 4 108 0, S_00000207d995f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "neuron_enable";
    .port_info 2 /INPUT 128 "inputdata";
    .port_info 3 /INPUT 32 "alpha";
    .port_info 4 /INPUT 32 "deltafunction_value";
    .port_info 5 /INPUT 2 "weight_memory_address";
    .port_info 6 /INPUT 2 "neuron_state";
    .port_info 7 /OUTPUT 32 "weight";
    .port_info 8 /OUTPUT 32 "a";
P_00000207d99595b0 .param/l "NUM_INPUTS" 0 4 108, +C4<00000000000000000000000000000100>;
v00000207d9a38eb0_0 .net "A1_MEM", 31 0, v00000207d9a20cd0_0;  1 drivers
v00000207d9a3a170_0 .net "M1_M2", 31 0, L_00000207d9a9f6a0;  1 drivers
v00000207d9a39b30_0 .net "M2_A1", 31 0, L_00000207d9a9d6c0;  1 drivers
v00000207d9a398b0_0 .net "MEM_OUT", 31 0, v00000207d9a39630_0;  1 drivers
v00000207d9a38370_0 .net "MUX_OUT", 31 0, v00000207d9a3a530_0;  1 drivers
v00000207d9a38cd0_0 .net "RELU_OUT", 31 0, v00000207d9a39d10_0;  1 drivers
v00000207d9a3a210_0 .net "Z_RELU", 31 0, v00000207d9a39810_0;  1 drivers
v00000207d9a39130_0 .var "a", 31 0;
v00000207d9a3a670_0 .net "alpha", 31 0, v00000207d9a39450_0;  1 drivers
v00000207d9a39bd0_0 .var "bias", 31 0;
v00000207d9a39c70_0 .net "clock", 0 0, v00000207d9a3a710_0;  1 drivers
v00000207d9a39ef0_0 .var "data_counter", 1 0;
v00000207d9a3a2b0_0 .net "deltafunction_value", 31 0, v00000207d9a3a030_0;  1 drivers
v00000207d9a38870_0 .var "enable_Z", 0 0;
v00000207d9a3a350_0 .net "inputdata", 127 0, v00000207d9a38a50_0;  1 drivers
v00000207d9a382d0_0 .var "neuron_backpropagation_state", 1 0;
v00000207d9a38690_0 .var "neuron_deltafunction_state", 1 0;
v00000207d9a38910_0 .net "neuron_enable", 0 0, v00000207d9a38550_0;  1 drivers
v00000207d9a384b0_0 .var "neuron_feedfoward_state", 1 0;
v00000207d9a3a3f0_0 .net "neuron_state", 1 0, v00000207d9a38730_0;  1 drivers
v00000207d9a3a490_0 .var "weight", 31 0;
v00000207d9a3a5d0_0 .net "weight_memory_address", 1 0, v00000207d9a38af0_0;  1 drivers
v00000207d9a389b0_0 .var "write_enable", 0 0;
v00000207d9a393b0_0 .var/i "z_counter", 31 0;
S_00000207d9a26d90 .scope module, "A1" "ieee754_adder" 4 183, 3 61 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d99588b0 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a1dc10_0 .net "A", 31 0, v00000207d9a39630_0;  alias, 1 drivers
v00000207d9a20730_0 .net "A_Exponent", 7 0, L_00000207d9a9fba0;  1 drivers
v00000207d9a1fbf0_0 .net "A_Mantissa", 23 0, L_00000207d9a9d760;  1 drivers
v00000207d9a21a90_0 .net "A_sign", 0 0, L_00000207d9a9fa60;  1 drivers
v00000207d9a1fb50_0 .var "A_swap", 31 0;
v00000207d9a22030_0 .net "B", 31 0, L_00000207d9a9d6c0;  alias, 1 drivers
v00000207d9a207d0_0 .net "B_Exponent", 7 0, L_00000207d9a9fc40;  1 drivers
v00000207d9a21770_0 .net "B_Mantissa", 23 0, L_00000207d9a9dbc0;  1 drivers
v00000207d9a1ff10_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a20e10_0 .net "B_sign", 0 0, L_00000207d9a9fb00;  1 drivers
v00000207d9a216d0_0 .var "B_swap", 31 0;
v00000207d9a21b30_0 .var "Exponent", 7 0;
v00000207d9a1fdd0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a41e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a21950_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41e78;  1 drivers
L_00000207d9a41f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a20b90_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41f08;  1 drivers
v00000207d9a20eb0_0 .net *"_ivl_23", 30 0, L_00000207d9a9fec0;  1 drivers
L_00000207d9a41f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a21810_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a41f50;  1 drivers
v00000207d9a211d0_0 .net *"_ivl_29", 30 0, L_00000207d9a9ff60;  1 drivers
v00000207d9a20870_0 .net *"_ivl_3", 22 0, L_00000207d9a9db20;  1 drivers
L_00000207d9a41ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a218b0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41ec0;  1 drivers
v00000207d9a219f0_0 .net *"_ivl_9", 22 0, L_00000207d9a9d800;  1 drivers
v00000207d9a20d70_0 .var "carry", 0 0;
v00000207d9a21c70_0 .net "comp", 0 0, v00000207d9a1db70_0;  1 drivers
v00000207d9a21d10_0 .var "diff_Exponent", 7 0;
v00000207d9a21450_0 .var/i "i", 31 0;
v00000207d9a20cd0_0 .var "result", 31 0;
E_00000207d9958b70/0 .event anyedge, v00000207d9a1db70_0, v00000207d9a1dc10_0, v00000207d9a22030_0, v00000207d9a20730_0;
E_00000207d9958b70/1 .event anyedge, v00000207d9a207d0_0, v00000207d9a21770_0, v00000207d9a21d10_0, v00000207d9a21a90_0;
E_00000207d9958b70/2 .event anyedge, v00000207d9a20e10_0, v00000207d9a1fbf0_0, v00000207d9a1ff10_0, v00000207d9a20d70_0;
E_00000207d9958b70/3 .event anyedge, v00000207d9a1fdd0_0, v00000207d9a21b30_0;
E_00000207d9958b70 .event/or E_00000207d9958b70/0, E_00000207d9958b70/1, E_00000207d9958b70/2, E_00000207d9958b70/3;
L_00000207d9a9db20 .part v00000207d9a1fb50_0, 0, 23;
L_00000207d9a9d760 .concat [ 23 1 0 0], L_00000207d9a9db20, L_00000207d9a41e78;
L_00000207d9a9d800 .part v00000207d9a216d0_0, 0, 23;
L_00000207d9a9dbc0 .concat [ 23 1 0 0], L_00000207d9a9d800, L_00000207d9a41ec0;
L_00000207d9a9fba0 .part v00000207d9a1fb50_0, 23, 8;
L_00000207d9a9fc40 .part v00000207d9a216d0_0, 23, 8;
L_00000207d9a9fa60 .part v00000207d9a1fb50_0, 31, 1;
L_00000207d9a9fb00 .part v00000207d9a216d0_0, 31, 1;
L_00000207d9a9fec0 .part v00000207d9a39630_0, 0, 31;
L_00000207d9a9fce0 .concat [ 31 1 0 0], L_00000207d9a9fec0, L_00000207d9a41f08;
L_00000207d9a9ff60 .part L_00000207d9a9d6c0, 0, 31;
L_00000207d9a9fd80 .concat [ 31 1 0 0], L_00000207d9a9ff60, L_00000207d9a41f50;
S_00000207d9a25490 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a26d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a1d8f0_0 .net "A", 31 0, L_00000207d9a9fce0;  1 drivers
v00000207d9a1f150_0 .net "B", 31 0, L_00000207d9a9fd80;  1 drivers
v00000207d9a1db70_0 .var "result", 0 0;
E_00000207d99595f0 .event anyedge, v00000207d9a1d8f0_0, v00000207d9a1f150_0, v00000207d9a1db70_0;
S_00000207d9a25df0 .scope module, "M1" "ieee754_multiplier" 4 171, 3 122 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958a70 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a1fa10_0 .net "A", 31 0, v00000207d9a39450_0;  alias, 1 drivers
v00000207d9a21bd0_0 .net "A_Exponent", 7 0, L_00000207d9a9f2e0;  1 drivers
v00000207d9a220d0_0 .net "A_Mantissa", 23 0, L_00000207d9a9e660;  1 drivers
v00000207d9a1fab0_0 .net "A_sign", 0 0, L_00000207d9a9f560;  1 drivers
v00000207d9a20910_0 .net "B", 31 0, v00000207d9a3a530_0;  alias, 1 drivers
v00000207d9a20f50_0 .net "B_Exponent", 7 0, L_00000207d9a9f880;  1 drivers
v00000207d9a1fc90_0 .net "B_Mantissa", 23 0, L_00000207d9a9e020;  1 drivers
v00000207d9a21db0_0 .net "B_sign", 0 0, L_00000207d9a9e0c0;  1 drivers
v00000207d9a21e50_0 .var "Exponent", 7 0;
v00000207d9a21ef0_0 .var "Mantissa", 22 0;
v00000207d9a20050_0 .var "Sign", 0 0;
v00000207d9a20c30_0 .var "Temp_Exponent", 8 0;
v00000207d9a205f0_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a41d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a21f90_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41d58;  1 drivers
v00000207d9a20690_0 .net *"_ivl_3", 22 0, L_00000207d9a9d300;  1 drivers
L_00000207d9a41da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a20ff0_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41da0;  1 drivers
v00000207d9a1f970_0 .net *"_ivl_9", 22 0, L_00000207d9a9f060;  1 drivers
v00000207d9a20af0_0 .net "result", 31 0, L_00000207d9a9f6a0;  alias, 1 drivers
E_00000207d99593f0/0 .event anyedge, v00000207d9a21bd0_0, v00000207d9a20f50_0, v00000207d9a220d0_0, v00000207d9a1fc90_0;
E_00000207d99593f0/1 .event anyedge, v00000207d9a205f0_0, v00000207d9a20c30_0, v00000207d9a1fab0_0, v00000207d9a21db0_0;
E_00000207d99593f0 .event/or E_00000207d99593f0/0, E_00000207d99593f0/1;
L_00000207d9a9d300 .part v00000207d9a39450_0, 0, 23;
L_00000207d9a9e660 .concat [ 23 1 0 0], L_00000207d9a9d300, L_00000207d9a41d58;
L_00000207d9a9f060 .part v00000207d9a3a530_0, 0, 23;
L_00000207d9a9e020 .concat [ 23 1 0 0], L_00000207d9a9f060, L_00000207d9a41da0;
L_00000207d9a9f2e0 .part v00000207d9a39450_0, 23, 8;
L_00000207d9a9f880 .part v00000207d9a3a530_0, 23, 8;
L_00000207d9a9f560 .part v00000207d9a39450_0, 31, 1;
L_00000207d9a9e0c0 .part v00000207d9a3a530_0, 31, 1;
L_00000207d9a9f6a0 .concat [ 23 8 1 0], v00000207d9a21ef0_0, v00000207d9a21e50_0, v00000207d9a20050_0;
S_00000207d9a25940 .scope module, "M2" "ieee754_multiplier" 4 177, 3 122 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958b30 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a20370_0 .net "A", 31 0, L_00000207d9a9f6a0;  alias, 1 drivers
v00000207d9a1fd30_0 .net "A_Exponent", 7 0, L_00000207d9a9e340;  1 drivers
v00000207d9a1fe70_0 .net "A_Mantissa", 23 0, L_00000207d9a9e160;  1 drivers
v00000207d9a209b0_0 .net "A_sign", 0 0, L_00000207d9a9e3e0;  1 drivers
v00000207d9a1ffb0_0 .net "B", 31 0, v00000207d9a3a030_0;  alias, 1 drivers
v00000207d9a214f0_0 .net "B_Exponent", 7 0, L_00000207d9a9d580;  1 drivers
v00000207d9a20230_0 .net "B_Mantissa", 23 0, L_00000207d9a9d4e0;  1 drivers
v00000207d9a202d0_0 .net "B_sign", 0 0, L_00000207d9a9d620;  1 drivers
v00000207d9a200f0_0 .var "Exponent", 7 0;
v00000207d9a20a50_0 .var "Mantissa", 22 0;
v00000207d9a20190_0 .var "Sign", 0 0;
v00000207d9a21090_0 .var "Temp_Exponent", 8 0;
v00000207d9a20410_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a41de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a204b0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41de8;  1 drivers
v00000207d9a21130_0 .net *"_ivl_3", 22 0, L_00000207d9a9d3a0;  1 drivers
L_00000207d9a41e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a20550_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41e30;  1 drivers
v00000207d9a21270_0 .net *"_ivl_9", 22 0, L_00000207d9a9da80;  1 drivers
v00000207d9a21310_0 .net "result", 31 0, L_00000207d9a9d6c0;  alias, 1 drivers
E_00000207d9958c70/0 .event anyedge, v00000207d9a1fd30_0, v00000207d9a214f0_0, v00000207d9a1fe70_0, v00000207d9a20230_0;
E_00000207d9958c70/1 .event anyedge, v00000207d9a20410_0, v00000207d9a21090_0, v00000207d9a209b0_0, v00000207d9a202d0_0;
E_00000207d9958c70 .event/or E_00000207d9958c70/0, E_00000207d9958c70/1;
L_00000207d9a9d3a0 .part L_00000207d9a9f6a0, 0, 23;
L_00000207d9a9e160 .concat [ 23 1 0 0], L_00000207d9a9d3a0, L_00000207d9a41de8;
L_00000207d9a9da80 .part v00000207d9a3a030_0, 0, 23;
L_00000207d9a9d4e0 .concat [ 23 1 0 0], L_00000207d9a9da80, L_00000207d9a41e30;
L_00000207d9a9e340 .part L_00000207d9a9f6a0, 23, 8;
L_00000207d9a9d580 .part v00000207d9a3a030_0, 23, 8;
L_00000207d9a9e3e0 .part L_00000207d9a9f6a0, 31, 1;
L_00000207d9a9d620 .part v00000207d9a3a030_0, 31, 1;
L_00000207d9a9d6c0 .concat [ 23 8 1 0], v00000207d9a20a50_0, v00000207d9a200f0_0, v00000207d9a20190_0;
S_00000207d9a25300 .scope module, "Z" "Z" 4 154, 4 21 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "neuron_input";
    .port_info 4 /INPUT 32 "weight";
    .port_info 5 /INPUT 32 "bias";
    .port_info 6 /OUTPUT 32 "result";
P_00000207d9958870 .param/l "NUM_INPUTS" 0 4 21, +C4<00000000000000000000000000000100>;
v00000207d9a24b50_0 .net "A1_Z", 31 0, v00000207d9a223f0_0;  1 drivers
v00000207d9a24f10_0 .net "A2_OUT", 31 0, v00000207d9a23c50_0;  1 drivers
v00000207d9a24d30_0 .net "M1_A1", 31 0, L_00000207d9a9eca0;  1 drivers
v00000207d9a38410_0 .var "Z", 31 0;
v00000207d9a3a0d0_0 .net "bias", 31 0, v00000207d9a39bd0_0;  1 drivers
v00000207d9a38e10_0 .net "clock", 0 0, v00000207d9a3a710_0;  alias, 1 drivers
v00000207d9a387d0_0 .net "enable", 0 0, v00000207d9a38870_0;  1 drivers
v00000207d9a39590_0 .var "index", 31 0;
v00000207d9a39f90_0 .net "neuron_input", 31 0, v00000207d9a3a530_0;  alias, 1 drivers
L_00000207d9a41d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a396d0_0 .net "reset", 0 0, L_00000207d9a41d10;  1 drivers
v00000207d9a39810_0 .var "result", 31 0;
v00000207d9a385f0_0 .net "weight", 31 0, v00000207d9a39630_0;  alias, 1 drivers
E_00000207d9959230 .event posedge, v00000207d9a38e10_0;
S_00000207d9a25620 .scope module, "A1" "ieee754_adder" 4 44, 3 61 0, S_00000207d9a25300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d99594f0 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a23cf0_0 .net "A", 31 0, v00000207d9a38410_0;  1 drivers
v00000207d9a24790_0 .net "A_Exponent", 7 0, L_00000207d9a9f380;  1 drivers
v00000207d9a245b0_0 .net "A_Mantissa", 23 0, L_00000207d9a9f4c0;  1 drivers
v00000207d9a23f70_0 .net "A_sign", 0 0, L_00000207d9a9d9e0;  1 drivers
v00000207d9a236b0_0 .var "A_swap", 31 0;
v00000207d9a23570_0 .net "B", 31 0, L_00000207d9a9eca0;  alias, 1 drivers
v00000207d9a222b0_0 .net "B_Exponent", 7 0, L_00000207d9a9e200;  1 drivers
v00000207d9a24330_0 .net "B_Mantissa", 23 0, L_00000207d9a9d260;  1 drivers
v00000207d9a243d0_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a22170_0 .net "B_sign", 0 0, L_00000207d9a9e8e0;  1 drivers
v00000207d9a22850_0 .var "B_swap", 31 0;
v00000207d9a22d50_0 .var "Exponent", 7 0;
v00000207d9a227b0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a41ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a23b10_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41ad0;  1 drivers
L_00000207d9a41b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a24010_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41b60;  1 drivers
v00000207d9a248d0_0 .net *"_ivl_23", 30 0, L_00000207d9a9eac0;  1 drivers
L_00000207d9a41ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a22e90_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a41ba8;  1 drivers
v00000207d9a241f0_0 .net *"_ivl_29", 30 0, L_00000207d9a9e5c0;  1 drivers
v00000207d9a240b0_0 .net *"_ivl_3", 22 0, L_00000207d9a9dee0;  1 drivers
L_00000207d9a41b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a22990_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41b18;  1 drivers
v00000207d9a228f0_0 .net *"_ivl_9", 22 0, L_00000207d9a9f600;  1 drivers
v00000207d9a22210_0 .var "carry", 0 0;
v00000207d9a24150_0 .net "comp", 0 0, v00000207d9a21590_0;  1 drivers
v00000207d9a22cb0_0 .var "diff_Exponent", 7 0;
v00000207d9a22a30_0 .var/i "i", 31 0;
v00000207d9a223f0_0 .var "result", 31 0;
E_00000207d9958e30/0 .event anyedge, v00000207d9a21590_0, v00000207d9a23cf0_0, v00000207d9a23570_0, v00000207d9a24790_0;
E_00000207d9958e30/1 .event anyedge, v00000207d9a222b0_0, v00000207d9a24330_0, v00000207d9a22cb0_0, v00000207d9a23f70_0;
E_00000207d9958e30/2 .event anyedge, v00000207d9a22170_0, v00000207d9a245b0_0, v00000207d9a243d0_0, v00000207d9a22210_0;
E_00000207d9958e30/3 .event anyedge, v00000207d9a227b0_0, v00000207d9a22d50_0;
E_00000207d9958e30 .event/or E_00000207d9958e30/0, E_00000207d9958e30/1, E_00000207d9958e30/2, E_00000207d9958e30/3;
L_00000207d9a9dee0 .part v00000207d9a236b0_0, 0, 23;
L_00000207d9a9f4c0 .concat [ 23 1 0 0], L_00000207d9a9dee0, L_00000207d9a41ad0;
L_00000207d9a9f600 .part v00000207d9a22850_0, 0, 23;
L_00000207d9a9d260 .concat [ 23 1 0 0], L_00000207d9a9f600, L_00000207d9a41b18;
L_00000207d9a9f380 .part v00000207d9a236b0_0, 23, 8;
L_00000207d9a9e200 .part v00000207d9a22850_0, 23, 8;
L_00000207d9a9d9e0 .part v00000207d9a236b0_0, 31, 1;
L_00000207d9a9e8e0 .part v00000207d9a22850_0, 31, 1;
L_00000207d9a9eac0 .part v00000207d9a38410_0, 0, 31;
L_00000207d9a9ef20 .concat [ 31 1 0 0], L_00000207d9a9eac0, L_00000207d9a41b60;
L_00000207d9a9e5c0 .part L_00000207d9a9eca0, 0, 31;
L_00000207d9a9f420 .concat [ 31 1 0 0], L_00000207d9a9e5c0, L_00000207d9a41ba8;
S_00000207d9a257b0 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a25620;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a21630_0 .net "A", 31 0, L_00000207d9a9ef20;  1 drivers
v00000207d9a213b0_0 .net "B", 31 0, L_00000207d9a9f420;  1 drivers
v00000207d9a21590_0 .var "result", 0 0;
E_00000207d9959470 .event anyedge, v00000207d9a21630_0, v00000207d9a213b0_0, v00000207d9a21590_0;
S_00000207d9a25ad0 .scope module, "A2" "ieee754_adder" 4 51, 3 61 0, S_00000207d9a25300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958ab0 .param/l "XLEN" 0 3 61, +C4<00000000000000000000000000100000>;
v00000207d9a246f0_0 .net "A", 31 0, v00000207d9a38410_0;  alias, 1 drivers
v00000207d9a23250_0 .net "A_Exponent", 7 0, L_00000207d9a9d120;  1 drivers
v00000207d9a22fd0_0 .net "A_Mantissa", 23 0, L_00000207d9a9d1c0;  1 drivers
v00000207d9a24470_0 .net "A_sign", 0 0, L_00000207d9a9ede0;  1 drivers
v00000207d9a237f0_0 .var "A_swap", 31 0;
v00000207d9a22530_0 .net "B", 31 0, v00000207d9a39bd0_0;  alias, 1 drivers
v00000207d9a23750_0 .net "B_Exponent", 7 0, L_00000207d9a9dd00;  1 drivers
v00000207d9a22df0_0 .net "B_Mantissa", 23 0, L_00000207d9a9ee80;  1 drivers
v00000207d9a23070_0 .var "B_shifted_mantissa", 23 0;
v00000207d9a23110_0 .net "B_sign", 0 0, L_00000207d9a9ea20;  1 drivers
v00000207d9a23890_0 .var "B_swap", 31 0;
v00000207d9a24510_0 .var "Exponent", 7 0;
v00000207d9a22ad0_0 .var "Temp_Mantissa", 23 0;
L_00000207d9a41bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a231b0_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41bf0;  1 drivers
L_00000207d9a41c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a22350_0 .net/2u *"_ivl_20", 0 0, L_00000207d9a41c80;  1 drivers
v00000207d9a24650_0 .net *"_ivl_23", 30 0, L_00000207d9a9efc0;  1 drivers
L_00000207d9a41cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000207d9a232f0_0 .net/2u *"_ivl_26", 0 0, L_00000207d9a41cc8;  1 drivers
v00000207d9a23930_0 .net *"_ivl_29", 30 0, L_00000207d9a9d440;  1 drivers
v00000207d9a23390_0 .net *"_ivl_3", 22 0, L_00000207d9a9f7e0;  1 drivers
L_00000207d9a41c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a23e30_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41c38;  1 drivers
v00000207d9a239d0_0 .net *"_ivl_9", 22 0, L_00000207d9a9d8a0;  1 drivers
v00000207d9a23a70_0 .var "carry", 0 0;
v00000207d9a24830_0 .net "comp", 0 0, v00000207d9a23d90_0;  1 drivers
v00000207d9a225d0_0 .var "diff_Exponent", 7 0;
v00000207d9a23bb0_0 .var/i "i", 31 0;
v00000207d9a23c50_0 .var "result", 31 0;
E_00000207d9958bb0/0 .event anyedge, v00000207d9a23d90_0, v00000207d9a23cf0_0, v00000207d9a22530_0, v00000207d9a23250_0;
E_00000207d9958bb0/1 .event anyedge, v00000207d9a23750_0, v00000207d9a22df0_0, v00000207d9a225d0_0, v00000207d9a24470_0;
E_00000207d9958bb0/2 .event anyedge, v00000207d9a23110_0, v00000207d9a22fd0_0, v00000207d9a23070_0, v00000207d9a23a70_0;
E_00000207d9958bb0/3 .event anyedge, v00000207d9a22ad0_0, v00000207d9a24510_0;
E_00000207d9958bb0 .event/or E_00000207d9958bb0/0, E_00000207d9958bb0/1, E_00000207d9958bb0/2, E_00000207d9958bb0/3;
L_00000207d9a9f7e0 .part v00000207d9a237f0_0, 0, 23;
L_00000207d9a9d1c0 .concat [ 23 1 0 0], L_00000207d9a9f7e0, L_00000207d9a41bf0;
L_00000207d9a9d8a0 .part v00000207d9a23890_0, 0, 23;
L_00000207d9a9ee80 .concat [ 23 1 0 0], L_00000207d9a9d8a0, L_00000207d9a41c38;
L_00000207d9a9d120 .part v00000207d9a237f0_0, 23, 8;
L_00000207d9a9dd00 .part v00000207d9a23890_0, 23, 8;
L_00000207d9a9ede0 .part v00000207d9a237f0_0, 31, 1;
L_00000207d9a9ea20 .part v00000207d9a23890_0, 31, 1;
L_00000207d9a9efc0 .part v00000207d9a38410_0, 0, 31;
L_00000207d9a9df80 .concat [ 31 1 0 0], L_00000207d9a9efc0, L_00000207d9a41c80;
L_00000207d9a9d440 .part v00000207d9a39bd0_0, 0, 31;
L_00000207d9a9f100 .concat [ 31 1 0 0], L_00000207d9a9d440, L_00000207d9a41cc8;
S_00000207d9a25c60 .scope module, "comp_abs" "ieee754_compare" 3 84, 3 35 0, S_00000207d9a25ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v00000207d9a22f30_0 .net "A", 31 0, L_00000207d9a9df80;  1 drivers
v00000207d9a23610_0 .net "B", 31 0, L_00000207d9a9f100;  1 drivers
v00000207d9a23d90_0 .var "result", 0 0;
E_00000207d9959170 .event anyedge, v00000207d9a22f30_0, v00000207d9a23610_0, v00000207d9a23d90_0;
S_00000207d9a25f80 .scope module, "M1" "ieee754_multiplier" 4 37, 3 122 0, S_00000207d9a25300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_00000207d9958cb0 .param/l "XLEN" 0 3 122, +C4<00000000000000000000000000100000>;
v00000207d9a23ed0_0 .net "A", 31 0, v00000207d9a39630_0;  alias, 1 drivers
v00000207d9a22490_0 .net "A_Exponent", 7 0, L_00000207d9a9e980;  1 drivers
v00000207d9a23430_0 .net "A_Mantissa", 23 0, L_00000207d9a9e520;  1 drivers
v00000207d9a24290_0 .net "A_sign", 0 0, L_00000207d9a9e2a0;  1 drivers
v00000207d9a22670_0 .net "B", 31 0, v00000207d9a3a530_0;  alias, 1 drivers
v00000207d9a22710_0 .net "B_Exponent", 7 0, L_00000207d9a9f740;  1 drivers
v00000207d9a234d0_0 .net "B_Mantissa", 23 0, L_00000207d9a9e480;  1 drivers
v00000207d9a22b70_0 .net "B_sign", 0 0, L_00000207d9a9eb60;  1 drivers
v00000207d9a22c10_0 .var "Exponent", 7 0;
v00000207d9a24bf0_0 .var "Mantissa", 22 0;
v00000207d9a25050_0 .var "Sign", 0 0;
v00000207d9a24dd0_0 .var "Temp_Exponent", 8 0;
v00000207d9a24e70_0 .var "Temp_Mantissa", 47 0;
L_00000207d9a41a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a24970_0 .net/2u *"_ivl_0", 0 0, L_00000207d9a41a40;  1 drivers
v00000207d9a24fb0_0 .net *"_ivl_3", 22 0, L_00000207d9a9f1a0;  1 drivers
L_00000207d9a41a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000207d9a24c90_0 .net/2u *"_ivl_6", 0 0, L_00000207d9a41a88;  1 drivers
v00000207d9a24a10_0 .net *"_ivl_9", 22 0, L_00000207d9a9ec00;  1 drivers
v00000207d9a24ab0_0 .net "result", 31 0, L_00000207d9a9eca0;  alias, 1 drivers
E_00000207d9959730/0 .event anyedge, v00000207d9a22490_0, v00000207d9a22710_0, v00000207d9a23430_0, v00000207d9a234d0_0;
E_00000207d9959730/1 .event anyedge, v00000207d9a24e70_0, v00000207d9a24dd0_0, v00000207d9a24290_0, v00000207d9a22b70_0;
E_00000207d9959730 .event/or E_00000207d9959730/0, E_00000207d9959730/1;
L_00000207d9a9f1a0 .part v00000207d9a39630_0, 0, 23;
L_00000207d9a9e520 .concat [ 23 1 0 0], L_00000207d9a9f1a0, L_00000207d9a41a40;
L_00000207d9a9ec00 .part v00000207d9a3a530_0, 0, 23;
L_00000207d9a9e480 .concat [ 23 1 0 0], L_00000207d9a9ec00, L_00000207d9a41a88;
L_00000207d9a9e980 .part v00000207d9a39630_0, 23, 8;
L_00000207d9a9f740 .part v00000207d9a3a530_0, 23, 8;
L_00000207d9a9e2a0 .part v00000207d9a39630_0, 31, 1;
L_00000207d9a9eb60 .part v00000207d9a3a530_0, 31, 1;
L_00000207d9a9eca0 .concat [ 23 8 1 0], v00000207d9a24bf0_0, v00000207d9a22c10_0, v00000207d9a25050_0;
S_00000207d9a26110 .scope module, "mem" "memory_parametrized" 4 144, 2 33 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 2 "address";
    .port_info 5 /OUTPUT 32 "read_data";
P_00000207d9959770 .param/l "WORDS" 0 2 34, +C4<00000000000000000000000000000100>;
v00000207d9a38d70_0 .net "address", 1 0, v00000207d9a39ef0_0;  1 drivers
v00000207d9a380f0_0 .net "clock", 0 0, v00000207d9a3a710_0;  alias, 1 drivers
v00000207d9a38f50_0 .var/i "i", 31 0;
v00000207d9a38ff0 .array "mem", 3 0, 31 0;
v00000207d9a39630_0 .var "read_data", 31 0;
o00000207d99b7358 .functor BUFZ 1, C4<z>; HiZ drive
v00000207d9a38190_0 .net "reset", 0 0, o00000207d99b7358;  0 drivers
v00000207d9a39090_0 .net "write_data", 31 0, v00000207d9a20cd0_0;  alias, 1 drivers
v00000207d9a38230_0 .net "write_enable", 0 0, v00000207d9a389b0_0;  1 drivers
E_00000207d99590f0 .event anyedge, v00000207d9a38d70_0;
S_00000207d9a262a0 .scope module, "mux" "multiplexer_parametrized" 4 136, 2 1 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 128 "in";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 32 "out";
P_00000207d95a9fc0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_00000207d95a9ff8 .param/l "NUM_INPUTS" 0 2 2, +C4<00000000000000000000000000000100>;
v00000207d9a399f0_0 .net "in", 127 0, v00000207d9a38a50_0;  alias, 1 drivers
v00000207d9a3a530_0 .var "out", 31 0;
v00000207d9a39770_0 .net "sel", 1 0, v00000207d9a39ef0_0;  alias, 1 drivers
E_00000207d99597b0 .event anyedge, v00000207d9a38d70_0, v00000207d9a399f0_0;
S_00000207d9a26430 .scope module, "relu" "relu" 4 164, 4 1 0, S_00000207d9a26a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Z";
    .port_info 1 /OUTPUT 32 "a";
v00000207d9a39270_0 .net "Z", 31 0, v00000207d9a39810_0;  alias, 1 drivers
v00000207d9a39d10_0 .var "a", 31 0;
E_00000207d9958cf0 .event anyedge, v00000207d9a39810_0;
    .scope S_00000207d98ebf90;
T_0 ;
    %wait E_00000207d99535b0;
    %load/vec4 v00000207d99766d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000207d9974d30_0, 0, 7;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000207d9892b90;
T_1 ;
    %wait E_00000207d9952c30;
    %load/vec4 v00000207d9976090_0;
    %parti/s 1, 31, 6;
    %store/vec4 v00000207d9975410_0, 0, 1;
    %load/vec4 v00000207d9976090_0;
    %parti/s 8, 23, 6;
    %subi 127, 0, 8;
    %store/vec4 v00000207d9974e70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000207d9976090_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9975370_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9975050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9975eb0_0, 0, 32;
    %load/vec4 v00000207d9974e70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000207d9975050_0, 4, 8;
    %load/vec4 v00000207d9975370_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000207d9975eb0_0, 4, 24;
    %load/vec4 v00000207d9974e70_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v00000207d9975370_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000207d9974e70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000207d9975050_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000207d9974e70_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v00000207d9975370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v00000207d9974e70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v00000207d9975eb0_0, 0, 32;
    %load/vec4 v00000207d9975eb0_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v00000207d9974e70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000207d9975eb0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000207d9975370_0;
    %pad/u 32;
    %load/vec4 v00000207d9974e70_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000207d9975eb0_0, 0, 32;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000207d9998f20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9976770_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000207d9998f20;
T_3 ;
    %wait E_00000207d99536f0;
    %load/vec4 v00000207d9975ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000207d9976270_0;
    %store/vec4 v00000207d9976770_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000207d99a4430;
T_4 ;
    %wait E_00000207d99537f0;
    %load/vec4 v00000207d9974c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207d99750f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000207d99768b0_0;
    %assign/vec4 v00000207d99750f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207d9a0f5e0;
T_5 ;
    %wait E_00000207d9957eb0;
    %load/vec4 v00000207d9a1ac00_0;
    %load/vec4 v00000207d9a1c5a0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000207d9a1b060_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000207d9a0fa90;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1af20_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000207d9a1af20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000207d9a1af20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d9a1c460, 0, 4;
    %load/vec4 v00000207d9a1af20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1af20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000207d9a0fa90;
T_7 ;
    %wait E_00000207d9952a30;
    %load/vec4 v00000207d9a1b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1af20_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000207d9a1af20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207d9a1af20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d9a1c460, 0, 4;
    %load/vec4 v00000207d9a1af20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1af20_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000207d9a1a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000207d9a1afc0_0;
    %load/vec4 v00000207d9a1b6a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d9a1c460, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000207d9a0fa90;
T_8 ;
    %wait E_00000207d9957ef0;
    %load/vec4 v00000207d9a1a840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000207d9a1b6a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000207d9a1c460, 4;
    %assign/vec4 v00000207d9a1a5c0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000207d9a10d50;
T_9 ;
    %wait E_00000207d9957e30;
    %load/vec4 v00000207d9a1b4c0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a1b920_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a1a340_0, 0, 9;
    %load/vec4 v00000207d9a1a2a0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a1ade0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a1a700_0, 0, 48;
    %load/vec4 v00000207d9a1a700_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000207d9a1a700_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a1a8e0_0, 0, 23;
    %load/vec4 v00000207d9a1a340_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a1a340_0, 0, 9;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000207d9a1a700_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a1a8e0_0, 0, 23;
T_9.1 ;
    %load/vec4 v00000207d9a1a340_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a1c0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a1a8e0_0, 0, 23;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000207d9a1a340_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a1c0a0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a1a8e0_0, 0, 23;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000207d9a1a340_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a1c0a0_0, 0, 8;
T_9.5 ;
T_9.3 ;
    %load/vec4 v00000207d9a1b1a0_0;
    %load/vec4 v00000207d9a1bf60_0;
    %xor;
    %store/vec4 v00000207d9a1c500_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000207d9a10a30;
T_10 ;
    %wait E_00000207d9957db0;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a19c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a185e0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a19c60_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000207d9a19c60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v00000207d9a185e0_0, 0, 1;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v00000207d9a185e0_0;
    %inv;
    %store/vec4 v00000207d9a185e0_0, 0, 1;
T_10.6 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000207d9a19c60_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v00000207d9a185e0_0, 0, 1;
    %load/vec4 v00000207d9a18720_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v00000207d9a185e0_0;
    %inv;
    %store/vec4 v00000207d9a185e0_0, 0, 1;
T_10.10 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000207d9a0f2c0;
T_11 ;
    %wait E_00000207d99578f0;
    %load/vec4 v00000207d9a17e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v00000207d9a19440_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v00000207d9a18180_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v00000207d9a19bc0_0, 0, 32;
    %load/vec4 v00000207d9a17e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v00000207d9a18180_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v00000207d9a19440_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v00000207d9a18e00_0, 0, 32;
    %load/vec4 v00000207d9a18f40_0;
    %load/vec4 v00000207d9a180e0_0;
    %sub;
    %store/vec4 v00000207d9a18c20_0, 0, 8;
    %load/vec4 v00000207d9a17a00_0;
    %ix/getv 4, v00000207d9a18c20_0;
    %shiftr 4;
    %store/vec4 v00000207d9a18400_0, 0, 24;
    %load/vec4 v00000207d9a19a80_0;
    %load/vec4 v00000207d9a18220_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %load/vec4 v00000207d9a18680_0;
    %pad/u 25;
    %load/vec4 v00000207d9a18400_0;
    %pad/u 25;
    %add;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v00000207d9a18680_0;
    %pad/u 25;
    %load/vec4 v00000207d9a18400_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a1a0c0_0, 0, 24;
    %store/vec4 v00000207d9a18b80_0, 0, 1;
    %load/vec4 v00000207d9a18f40_0;
    %store/vec4 v00000207d9a19260_0, 0, 8;
    %load/vec4 v00000207d9a18b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v00000207d9a1a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a1a0c0_0, 0, 24;
    %load/vec4 v00000207d9a19260_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %load/vec4 v00000207d9a19260_0;
    %addi 1, 0, 8;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v00000207d9a19260_0, 0, 8;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000207d9a1a0c0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a1a0c0_0, 0, 24;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a19580_0, 0, 32;
T_11.12 ;
    %load/vec4 v00000207d9a1a0c0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_11.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a19260_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_11.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.14, 9;
    %load/vec4 v00000207d9a19580_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_11.14;
    %flag_set/vec4 8;
    %jmp/0xz T_11.13, 8;
    %load/vec4 v00000207d9a1a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a1a0c0_0, 0, 24;
    %load/vec4 v00000207d9a19260_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a19260_0, 0, 8;
    %load/vec4 v00000207d9a19580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a19580_0, 0, 32;
    %jmp T_11.12;
T_11.13 ;
T_11.11 ;
T_11.7 ;
    %load/vec4 v00000207d9a19a80_0;
    %load/vec4 v00000207d9a19260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a1a0c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a18cc0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000207d9a10ee0;
T_12 ;
    %wait E_00000207d9957930;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a18ea0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a1a020_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a18ea0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v00000207d9a18ea0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %store/vec4 v00000207d9a1a020_0, 0, 1;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v00000207d9a1a020_0;
    %inv;
    %store/vec4 v00000207d9a1a020_0, 0, 1;
T_12.6 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000207d9a18ea0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.9, 8;
T_12.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.9, 8;
 ; End of false expr.
    %blend;
T_12.9;
    %store/vec4 v00000207d9a1a020_0, 0, 1;
    %load/vec4 v00000207d9a18d60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v00000207d9a1a020_0;
    %inv;
    %store/vec4 v00000207d9a1a020_0, 0, 1;
T_12.10 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000207d9a0f900;
T_13 ;
    %wait E_00000207d99582b0;
    %load/vec4 v00000207d9a1aca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v00000207d9a17d20_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v00000207d9a19d00_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v00000207d9a17b40_0, 0, 32;
    %load/vec4 v00000207d9a1aca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.2, 8;
    %load/vec4 v00000207d9a19d00_0;
    %jmp/1 T_13.3, 8;
T_13.2 ; End of true expr.
    %load/vec4 v00000207d9a17d20_0;
    %jmp/0 T_13.3, 8;
 ; End of false expr.
    %blend;
T_13.3;
    %store/vec4 v00000207d9a191c0_0, 0, 32;
    %load/vec4 v00000207d9a17f00_0;
    %load/vec4 v00000207d9a18360_0;
    %sub;
    %store/vec4 v00000207d9a1b240_0, 0, 8;
    %load/vec4 v00000207d9a18fe0_0;
    %ix/getv 4, v00000207d9a1b240_0;
    %shiftr 4;
    %store/vec4 v00000207d9a17be0_0, 0, 24;
    %load/vec4 v00000207d9a19e40_0;
    %load/vec4 v00000207d9a19120_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_13.4, 8;
    %load/vec4 v00000207d9a17aa0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a17be0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_13.5, 8;
T_13.4 ; End of true expr.
    %load/vec4 v00000207d9a17aa0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a17be0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_13.5, 8;
 ; End of false expr.
    %blend;
T_13.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a19760_0, 0, 24;
    %store/vec4 v00000207d9a18040_0, 0, 1;
    %load/vec4 v00000207d9a17f00_0;
    %store/vec4 v00000207d9a19620_0, 0, 8;
    %load/vec4 v00000207d9a18040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v00000207d9a19760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a19760_0, 0, 24;
    %load/vec4 v00000207d9a19620_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_13.8, 8;
    %load/vec4 v00000207d9a19620_0;
    %addi 1, 0, 8;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %store/vec4 v00000207d9a19620_0, 0, 8;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v00000207d9a19760_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a19760_0, 0, 24;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1ad40_0, 0, 32;
T_13.12 ;
    %load/vec4 v00000207d9a19760_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_13.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a19620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_13.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v00000207d9a1ad40_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz T_13.13, 8;
    %load/vec4 v00000207d9a19760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a19760_0, 0, 24;
    %load/vec4 v00000207d9a19620_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a19620_0, 0, 8;
    %load/vec4 v00000207d9a1ad40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1ad40_0, 0, 32;
    %jmp T_13.12;
T_13.13 ;
T_13.11 ;
T_13.7 ;
    %load/vec4 v00000207d9a19e40_0;
    %load/vec4 v00000207d9a19620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a19760_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a1aa20_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000207d9a0f130;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1c640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1ab60_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_00000207d9a0f130;
T_15 ;
    %wait E_00000207d9952a30;
    %load/vec4 v00000207d9a1a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1c640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1ab60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1c1e0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000207d9a1c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000207d9a1ab60_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v00000207d9a1ae80_0;
    %store/vec4 v00000207d9a1c640_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000207d9a1ab60_0, v00000207d9a1b600_0, v00000207d9a1ae80_0, v00000207d9a1c640_0, v00000207d9a1bb00_0 {0 0 0};
    %load/vec4 v00000207d9a1ab60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1ab60_0, 0, 32;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v00000207d9a1ab60_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v00000207d9a1bb00_0;
    %store/vec4 v00000207d9a1c1e0_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v00000207d9a1ab60_0, v00000207d9a1c640_0, v00000207d9a1a480_0, v00000207d9a1c1e0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1c640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1ab60_0, 0, 32;
T_15.6 ;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000207d9a0f450;
T_16 ;
    %wait E_00000207d99579f0;
    %load/vec4 v00000207d9a13d10_0;
    %pad/u 9;
    %load/vec4 v00000207d9a148f0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a14ad0_0, 0, 9;
    %load/vec4 v00000207d9a143f0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a13ef0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a13950_0, 0, 48;
    %load/vec4 v00000207d9a13950_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000207d9a13950_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a14a30_0, 0, 23;
    %load/vec4 v00000207d9a14ad0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a14ad0_0, 0, 9;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000207d9a13950_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a14a30_0, 0, 23;
T_16.1 ;
    %load/vec4 v00000207d9a14ad0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a14f30_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a14a30_0, 0, 23;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000207d9a14ad0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_16.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a14f30_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a14a30_0, 0, 23;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v00000207d9a14ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a14f30_0, 0, 8;
T_16.5 ;
T_16.3 ;
    %load/vec4 v00000207d9a147b0_0;
    %load/vec4 v00000207d9a14990_0;
    %xor;
    %store/vec4 v00000207d9a14fd0_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000207d9a08bf0;
T_17 ;
    %wait E_00000207d99586b0;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a074e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a07f80_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a074e0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v00000207d9a074e0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %store/vec4 v00000207d9a07f80_0, 0, 1;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v00000207d9a07f80_0;
    %inv;
    %store/vec4 v00000207d9a07f80_0, 0, 1;
T_17.6 ;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v00000207d9a074e0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_17.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %store/vec4 v00000207d9a07f80_0, 0, 1;
    %load/vec4 v00000207d9a07080_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v00000207d9a07f80_0;
    %inv;
    %store/vec4 v00000207d9a07f80_0, 0, 1;
T_17.10 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000207d9a085b0;
T_18 ;
    %wait E_00000207d99576b0;
    %load/vec4 v00000207d9a07a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v00000207d9a07bc0_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v00000207d9a07620_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v00000207d9a06b80_0, 0, 32;
    %load/vec4 v00000207d9a07a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v00000207d9a07620_0;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %load/vec4 v00000207d9a07bc0_0;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %store/vec4 v00000207d9a07120_0, 0, 32;
    %load/vec4 v00000207d9a07940_0;
    %load/vec4 v00000207d9a06f40_0;
    %sub;
    %store/vec4 v00000207d9a06ea0_0, 0, 8;
    %load/vec4 v00000207d9a06900_0;
    %ix/getv 4, v00000207d9a06ea0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a076c0_0, 0, 24;
    %load/vec4 v00000207d9a06cc0_0;
    %load/vec4 v00000207d9a07ee0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_18.4, 8;
    %load/vec4 v00000207d9a07580_0;
    %pad/u 25;
    %load/vec4 v00000207d9a076c0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_18.5, 8;
T_18.4 ; End of true expr.
    %load/vec4 v00000207d9a07580_0;
    %pad/u 25;
    %load/vec4 v00000207d9a076c0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_18.5, 8;
 ; End of false expr.
    %blend;
T_18.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a07440_0, 0, 24;
    %store/vec4 v00000207d9a073a0_0, 0, 1;
    %load/vec4 v00000207d9a07940_0;
    %store/vec4 v00000207d9a07760_0, 0, 8;
    %load/vec4 v00000207d9a073a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v00000207d9a07440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a07440_0, 0, 24;
    %load/vec4 v00000207d9a07760_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_18.8, 8;
    %load/vec4 v00000207d9a07760_0;
    %addi 1, 0, 8;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %store/vec4 v00000207d9a07760_0, 0, 8;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v00000207d9a07440_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_18.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a07440_0, 0, 24;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a07800_0, 0, 32;
T_18.12 ;
    %load/vec4 v00000207d9a07440_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_18.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a07760_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_18.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.14, 9;
    %load/vec4 v00000207d9a07800_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.14;
    %flag_set/vec4 8;
    %jmp/0xz T_18.13, 8;
    %load/vec4 v00000207d9a07440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a07440_0, 0, 24;
    %load/vec4 v00000207d9a07760_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a07760_0, 0, 8;
    %load/vec4 v00000207d9a07800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a07800_0, 0, 32;
    %jmp T_18.12;
T_18.13 ;
T_18.11 ;
T_18.7 ;
    %load/vec4 v00000207d9a06cc0_0;
    %load/vec4 v00000207d9a07760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a07440_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a071c0_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000207d9a10580;
T_19 ;
    %wait E_00000207d99587f0;
    %load/vec4 v00000207d9a15660_0;
    %pad/u 9;
    %load/vec4 v00000207d9a171e0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a16560_0, 0, 9;
    %load/vec4 v00000207d9a15980_0;
    %pad/u 48;
    %load/vec4 v00000207d9a17460_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a15fc0_0, 0, 48;
    %load/vec4 v00000207d9a15fc0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v00000207d9a15fc0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a17780_0, 0, 23;
    %load/vec4 v00000207d9a16560_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a16560_0, 0, 9;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000207d9a15fc0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a17780_0, 0, 23;
T_19.1 ;
    %load/vec4 v00000207d9a16560_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a17140_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a17780_0, 0, 23;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v00000207d9a16560_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_19.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a17140_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a17780_0, 0, 23;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v00000207d9a16560_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a17140_0, 0, 8;
T_19.5 ;
T_19.3 ;
    %load/vec4 v00000207d9a16f60_0;
    %load/vec4 v00000207d9a16420_0;
    %xor;
    %store/vec4 v00000207d9a15e80_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000207d9a100d0;
T_20 ;
    %wait E_00000207d9957bf0;
    %load/vec4 v00000207d9a0d4d0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a0d6b0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a0ba90_0, 0, 9;
    %load/vec4 v00000207d9a0bc70_0;
    %pad/u 48;
    %load/vec4 v00000207d9a0d750_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a0c8f0_0, 0, 48;
    %load/vec4 v00000207d9a0c8f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v00000207d9a0c8f0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a0cdf0_0, 0, 23;
    %load/vec4 v00000207d9a0ba90_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a0ba90_0, 0, 9;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000207d9a0c8f0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a0cdf0_0, 0, 23;
T_20.1 ;
    %load/vec4 v00000207d9a0ba90_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a0d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a0cdf0_0, 0, 23;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v00000207d9a0ba90_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_20.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a0d7f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a0cdf0_0, 0, 23;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v00000207d9a0ba90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a0d7f0_0, 0, 8;
T_20.5 ;
T_20.3 ;
    %load/vec4 v00000207d9a0c3f0_0;
    %load/vec4 v00000207d9a0c850_0;
    %xor;
    %store/vec4 v00000207d9a0d890_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000207d9a08d80;
T_21 ;
    %wait E_00000207d99584b0;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a0ec90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a0e330_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a0ec90_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v00000207d9a0ec90_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %store/vec4 v00000207d9a0e330_0, 0, 1;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v00000207d9a0e330_0;
    %inv;
    %store/vec4 v00000207d9a0e330_0, 0, 1;
T_21.6 ;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000207d9a0ec90_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.9, 8;
T_21.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.9, 8;
 ; End of false expr.
    %blend;
T_21.9;
    %store/vec4 v00000207d9a0e330_0, 0, 1;
    %load/vec4 v00000207d9a0e290_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %load/vec4 v00000207d9a0e330_0;
    %inv;
    %store/vec4 v00000207d9a0e330_0, 0, 1;
T_21.10 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000207d9a08740;
T_22 ;
    %wait E_00000207d99580f0;
    %load/vec4 v00000207d9a0be50_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v00000207d9a0e3d0_0;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v00000207d9a0d930_0;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v00000207d9a0e970_0, 0, 32;
    %load/vec4 v00000207d9a0be50_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.2, 8;
    %load/vec4 v00000207d9a0d930_0;
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %load/vec4 v00000207d9a0e3d0_0;
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %store/vec4 v00000207d9a0ee70_0, 0, 32;
    %load/vec4 v00000207d9a0e470_0;
    %load/vec4 v00000207d9a0e5b0_0;
    %sub;
    %store/vec4 v00000207d9a0b3b0_0, 0, 8;
    %load/vec4 v00000207d9a0eb50_0;
    %ix/getv 4, v00000207d9a0b3b0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a0e650_0, 0, 24;
    %load/vec4 v00000207d9a0efb0_0;
    %load/vec4 v00000207d9a0ebf0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_22.4, 8;
    %load/vec4 v00000207d9a0e510_0;
    %pad/u 25;
    %load/vec4 v00000207d9a0e650_0;
    %pad/u 25;
    %add;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %load/vec4 v00000207d9a0e510_0;
    %pad/u 25;
    %load/vec4 v00000207d9a0e650_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a0e790_0, 0, 24;
    %store/vec4 v00000207d9a0bef0_0, 0, 1;
    %load/vec4 v00000207d9a0e470_0;
    %store/vec4 v00000207d9a0e6f0_0, 0, 8;
    %load/vec4 v00000207d9a0bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v00000207d9a0e790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a0e790_0, 0, 24;
    %load/vec4 v00000207d9a0e6f0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_22.8, 8;
    %load/vec4 v00000207d9a0e6f0_0;
    %addi 1, 0, 8;
    %jmp/1 T_22.9, 8;
T_22.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_22.9, 8;
 ; End of false expr.
    %blend;
T_22.9;
    %store/vec4 v00000207d9a0e6f0_0, 0, 8;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v00000207d9a0e790_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_22.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a0e790_0, 0, 24;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a0d430_0, 0, 32;
T_22.12 ;
    %load/vec4 v00000207d9a0e790_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_22.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a0e6f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_22.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.14, 9;
    %load/vec4 v00000207d9a0d430_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz T_22.13, 8;
    %load/vec4 v00000207d9a0e790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a0e790_0, 0, 24;
    %load/vec4 v00000207d9a0e6f0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a0e6f0_0, 0, 8;
    %load/vec4 v00000207d9a0d430_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a0d430_0, 0, 32;
    %jmp T_22.12;
T_22.13 ;
T_22.11 ;
T_22.7 ;
    %load/vec4 v00000207d9a0efb0_0;
    %load/vec4 v00000207d9a0e6f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a0e790_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a0b310_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000207d9a108a0;
T_23 ;
    %wait E_00000207d99581b0;
    %load/vec4 v00000207d9a0cf30_0;
    %pad/u 9;
    %load/vec4 v00000207d9a12190_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a11e70_0, 0, 9;
    %load/vec4 v00000207d9a0cfd0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a116f0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a131d0_0, 0, 48;
    %load/vec4 v00000207d9a131d0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000207d9a131d0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a12f50_0, 0, 23;
    %load/vec4 v00000207d9a11e70_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a11e70_0, 0, 9;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000207d9a131d0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a12f50_0, 0, 23;
T_23.1 ;
    %load/vec4 v00000207d9a11e70_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a12050_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a12f50_0, 0, 23;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000207d9a11e70_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_23.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a12050_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a12f50_0, 0, 23;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v00000207d9a11e70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a12050_0, 0, 8;
T_23.5 ;
T_23.3 ;
    %load/vec4 v00000207d9a0d070_0;
    %load/vec4 v00000207d9a13090_0;
    %xor;
    %store/vec4 v00000207d9a13310_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000207d9a103f0;
T_24 ;
    %wait E_00000207d9957870;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a0ccb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a0c170_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a0ccb0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v00000207d9a0ccb0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_24.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.5, 8;
T_24.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.5, 8;
 ; End of false expr.
    %blend;
T_24.5;
    %store/vec4 v00000207d9a0c170_0, 0, 1;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v00000207d9a0c170_0;
    %inv;
    %store/vec4 v00000207d9a0c170_0, 0, 1;
T_24.6 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000207d9a0ccb0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %store/vec4 v00000207d9a0c170_0, 0, 1;
    %load/vec4 v00000207d9a0b630_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v00000207d9a0c170_0;
    %inv;
    %store/vec4 v00000207d9a0c170_0, 0, 1;
T_24.10 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000207d9a08100;
T_25 ;
    %wait E_00000207d99579b0;
    %load/vec4 v00000207d9a0cd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v00000207d9a0b590_0;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v00000207d9a0b6d0_0;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v00000207d9a0bb30_0, 0, 32;
    %load/vec4 v00000207d9a0cd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.2, 8;
    %load/vec4 v00000207d9a0b6d0_0;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %load/vec4 v00000207d9a0b590_0;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v00000207d9a0c030_0, 0, 32;
    %load/vec4 v00000207d9a0b8b0_0;
    %load/vec4 v00000207d9a0c210_0;
    %sub;
    %store/vec4 v00000207d9a0c7b0_0, 0, 8;
    %load/vec4 v00000207d9a0c5d0_0;
    %ix/getv 4, v00000207d9a0c7b0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a0d1b0_0, 0, 24;
    %load/vec4 v00000207d9a0d250_0;
    %load/vec4 v00000207d9a0bf90_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %load/vec4 v00000207d9a0b450_0;
    %pad/u 25;
    %load/vec4 v00000207d9a0d1b0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %load/vec4 v00000207d9a0b450_0;
    %pad/u 25;
    %load/vec4 v00000207d9a0d1b0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a0b770_0, 0, 24;
    %store/vec4 v00000207d9a0b9f0_0, 0, 1;
    %load/vec4 v00000207d9a0b8b0_0;
    %store/vec4 v00000207d9a0b1d0_0, 0, 8;
    %load/vec4 v00000207d9a0b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v00000207d9a0b770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a0b770_0, 0, 24;
    %load/vec4 v00000207d9a0b1d0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_25.8, 8;
    %load/vec4 v00000207d9a0b1d0_0;
    %addi 1, 0, 8;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %store/vec4 v00000207d9a0b1d0_0, 0, 8;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v00000207d9a0b770_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a0b770_0, 0, 24;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a0c2b0_0, 0, 32;
T_25.12 ;
    %load/vec4 v00000207d9a0b770_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_25.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a0b1d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_25.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.14, 9;
    %load/vec4 v00000207d9a0c2b0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_25.14;
    %flag_set/vec4 8;
    %jmp/0xz T_25.13, 8;
    %load/vec4 v00000207d9a0b770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a0b770_0, 0, 24;
    %load/vec4 v00000207d9a0b1d0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a0b1d0_0, 0, 8;
    %load/vec4 v00000207d9a0c2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a0c2b0_0, 0, 32;
    %jmp T_25.12;
T_25.13 ;
T_25.11 ;
T_25.7 ;
    %load/vec4 v00000207d9a0d250_0;
    %load/vec4 v00000207d9a0b1d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a0b770_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a0c990_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000207d9a10bc0;
T_26 ;
    %wait E_00000207d9958730;
    %load/vec4 v00000207d9a138b0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a11bf0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a12a50_0, 0, 9;
    %load/vec4 v00000207d9a124b0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a111f0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a11150_0, 0, 48;
    %load/vec4 v00000207d9a11150_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v00000207d9a11150_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a118d0_0, 0, 23;
    %load/vec4 v00000207d9a12a50_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a12a50_0, 0, 9;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000207d9a11150_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a118d0_0, 0, 23;
T_26.1 ;
    %load/vec4 v00000207d9a12a50_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a11c90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a118d0_0, 0, 23;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v00000207d9a12a50_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a11c90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a118d0_0, 0, 23;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v00000207d9a12a50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a11c90_0, 0, 8;
T_26.5 ;
T_26.3 ;
    %load/vec4 v00000207d9a13450_0;
    %load/vec4 v00000207d9a13130_0;
    %xor;
    %store/vec4 v00000207d9a11470_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000207d9a0f770;
T_27 ;
    %wait E_00000207d99581f0;
    %load/vec4 v00000207d9a11790_0;
    %pad/u 9;
    %load/vec4 v00000207d9a12230_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a115b0_0, 0, 9;
    %load/vec4 v00000207d9a125f0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a11510_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a12370_0, 0, 48;
    %load/vec4 v00000207d9a12370_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v00000207d9a12370_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a122d0_0, 0, 23;
    %load/vec4 v00000207d9a115b0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a115b0_0, 0, 9;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000207d9a12370_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a122d0_0, 0, 23;
T_27.1 ;
    %load/vec4 v00000207d9a115b0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a12af0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a122d0_0, 0, 23;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v00000207d9a115b0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_27.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a12af0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a122d0_0, 0, 23;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v00000207d9a115b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a12af0_0, 0, 8;
T_27.5 ;
T_27.3 ;
    %load/vec4 v00000207d9a13270_0;
    %load/vec4 v00000207d9a12730_0;
    %xor;
    %store/vec4 v00000207d9a13630_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000207d9a08f10;
T_28 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a14df0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a14350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a13e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a14670_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_00000207d9a08f10;
T_29 ;
    %wait E_00000207d9952a30;
    %load/vec4 v00000207d9a127d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a14670_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a14df0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a14350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a13e50_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000207d9a139f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v00000207d9a14df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a14df0_0, 0, 3;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207d9a14df0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a14350_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000207d9a13e50_0, 0, 32;
    %jmp T_29.8;
T_29.5 ;
    %load/vec4 v00000207d9a11ab0_0;
    %store/vec4 v00000207d9a129b0_0, 0, 32;
    %load/vec4 v00000207d9a14df0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000207d9a14df0_0, 0, 3;
    %load/vec4 v00000207d9a13e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a13e50_0, 0, 32;
    %jmp T_29.8;
T_29.6 ;
    %load/vec4 v00000207d9a14350_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_29.9, 5;
    %load/vec4 v00000207d9a12910_0;
    %store/vec4 v00000207d9a129b0_0, 0, 32;
    %load/vec4 v00000207d9a13e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a13e50_0, 0, 32;
    %jmp T_29.10;
T_29.9 ;
    %load/vec4 v00000207d9a136d0_0;
    %store/vec4 v00000207d9a14670_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a14df0_0, 0, 3;
    %load/vec4 v00000207d9a13e50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a13e50_0, 0, 32;
T_29.10 ;
    %load/vec4 v00000207d9a14350_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a14350_0, 0, 32;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000207d9a088d0;
T_30 ;
    %wait E_00000207d9957970;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a06e00_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a078a0_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a06e00_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v00000207d9a06e00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.5, 8;
T_30.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.5, 8;
 ; End of false expr.
    %blend;
T_30.5;
    %store/vec4 v00000207d9a078a0_0, 0, 1;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v00000207d9a078a0_0;
    %inv;
    %store/vec4 v00000207d9a078a0_0, 0, 1;
T_30.6 ;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v00000207d9a06e00_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_30.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %store/vec4 v00000207d9a078a0_0, 0, 1;
    %load/vec4 v00000207d9a07260_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v00000207d9a078a0_0;
    %inv;
    %store/vec4 v00000207d9a078a0_0, 0, 1;
T_30.10 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000207d9a08a60;
T_31 ;
    %wait E_00000207d99587b0;
    %load/vec4 v00000207d9a0e0b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %load/vec4 v00000207d9a07b20_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v00000207d9a0da70_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v00000207d9a07e40_0, 0, 32;
    %load/vec4 v00000207d9a0e0b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v00000207d9a0da70_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v00000207d9a07b20_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v00000207d9a0ea10_0, 0, 32;
    %load/vec4 v00000207d9a07c60_0;
    %load/vec4 v00000207d9a0ed30_0;
    %sub;
    %store/vec4 v00000207d9a0dcf0_0, 0, 8;
    %load/vec4 v00000207d9a0d9d0_0;
    %ix/getv 4, v00000207d9a0dcf0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a0df70_0, 0, 24;
    %load/vec4 v00000207d9a07da0_0;
    %load/vec4 v00000207d9a0e150_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_31.4, 8;
    %load/vec4 v00000207d9a07d00_0;
    %pad/u 25;
    %load/vec4 v00000207d9a0df70_0;
    %pad/u 25;
    %add;
    %jmp/1 T_31.5, 8;
T_31.4 ; End of true expr.
    %load/vec4 v00000207d9a07d00_0;
    %pad/u 25;
    %load/vec4 v00000207d9a0df70_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_31.5, 8;
 ; End of false expr.
    %blend;
T_31.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a0dd90_0, 0, 24;
    %store/vec4 v00000207d9a0dc50_0, 0, 1;
    %load/vec4 v00000207d9a07c60_0;
    %store/vec4 v00000207d9a0e010_0, 0, 8;
    %load/vec4 v00000207d9a0dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v00000207d9a0dd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a0dd90_0, 0, 24;
    %load/vec4 v00000207d9a0e010_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %load/vec4 v00000207d9a0e010_0;
    %addi 1, 0, 8;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v00000207d9a0e010_0, 0, 8;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v00000207d9a0dd90_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_31.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a0dd90_0, 0, 24;
    %jmp T_31.11;
T_31.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a0eab0_0, 0, 32;
T_31.12 ;
    %load/vec4 v00000207d9a0dd90_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_31.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a0e010_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_31.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.14, 9;
    %load/vec4 v00000207d9a0eab0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_31.14;
    %flag_set/vec4 8;
    %jmp/0xz T_31.13, 8;
    %load/vec4 v00000207d9a0dd90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a0dd90_0, 0, 24;
    %load/vec4 v00000207d9a0e010_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a0e010_0, 0, 8;
    %load/vec4 v00000207d9a0eab0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a0eab0_0, 0, 32;
    %jmp T_31.12;
T_31.13 ;
T_31.11 ;
T_31.7 ;
    %load/vec4 v00000207d9a07da0_0;
    %load/vec4 v00000207d9a0e010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a0dd90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a0e1f0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000207d9a08420;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a15c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a16920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a170a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a152a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15de0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a15840_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_00000207d9a08420;
T_33 ;
    %wait E_00000207d9952a30;
    %load/vec4 v00000207d9a155c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a15c00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a16920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a170a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a152a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15de0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a15840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15d40_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000207d9a16060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %vpi_call 3 472 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
    %jmp T_33.8;
T_33.2 ;
    %vpi_call 3 383 "$display", "State %d: A = %h ", v00000207d9a16060_0, v00000207d9a15700_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a170a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a152a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a15de0_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a15840_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a15c00_0, 0, 32;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v00000207d9a158e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %vpi_call 3 397 "$display", "State: %d Clock: %d", v00000207d9a16060_0, v00000207d9a158e0_0 {0 0 0};
    %vpi_call 3 398 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000207d9a16060_0, v00000207d9a15700_0, v00000207d9a152a0_0, v00000207d9a157a0_0 {0 0 0};
    %vpi_call 3 399 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000207d9a16060_0, 32'b00111111100000000000000000000000, v00000207d9a15de0_0, v00000207d9a16600_0 {0 0 0};
    %vpi_call 3 400 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000207d9a16060_0, v00000207d9a16600_0, v00000207d9a15840_0, v00000207d9a15ac0_0 {0 0 0};
    %vpi_call 3 401 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000207d9a16060_0, v00000207d9a157a0_0, v00000207d9a15ac0_0, v00000207d9a15160_0 {0 0 0};
    %vpi_call 3 402 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000207d9a16060_0, v00000207d9a15160_0, v00000207d9a15c00_0, v00000207d9a173c0_0 {0 0 0};
    %load/vec4 v00000207d9a16060_0;
    %addi 1, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a15ca0_0, 0, 1;
    %jmp T_33.8;
T_33.4 ;
    %vpi_call 3 413 "$display", "clock: %d\012", v00000207d9a158e0_0 {0 0 0};
    %vpi_call 3 414 "$display", "DEBUG: index_fatorial = %d, ITER = %d", v00000207d9a15b60_0, P_00000207d9957070 {0 0 0};
    %load/vec4 v00000207d9a15b60_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.9, 5;
    %vpi_call 3 416 "$display", "DEBUG: index_fatorial <= ITER, continuing loop" {0 0 0};
    %load/vec4 v00000207d9a170a0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_33.11, 5;
    %vpi_call 3 420 "$display", "index_division: %d\012", v00000207d9a170a0_0 {0 0 0};
    %load/vec4 v00000207d9a158e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %load/vec4 v00000207d9a170a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a170a0_0, 0, 32;
    %jmp T_33.12;
T_33.11 ;
    %vpi_call 3 425 "$display", "DEBUG: index_division >= ITER*2, incrementing index_fatorial" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a15ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a170a0_0, 0, 32;
    %load/vec4 v00000207d9a15b60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a15b60_0, 0, 32;
    %vpi_call 3 435 "$display", "DEBUG: index_fatorial incremented to %d", v00000207d9a15b60_0 {0 0 0};
    %load/vec4 v00000207d9a158e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %load/vec4 v00000207d9a16060_0;
    %addi 1, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
T_33.12 ;
    %jmp T_33.10;
T_33.9 ;
    %vpi_call 3 441 "$display", "DEBUG: index_fatorial > ITER, computation complete!" {0 0 0};
    %load/vec4 v00000207d9a158e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a158e0_0, 0, 32;
    %load/vec4 v00000207d9a173c0_0;
    %store/vec4 v00000207d9a15d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a16920_0, 0, 1;
    %load/vec4 v00000207d9a158e0_0;
    %addi 1, 0, 32;
    %vpi_call 3 445 "$display", "State %d: clk = %d", v00000207d9a16060_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
T_33.10 ;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v00000207d9a157a0_0;
    %store/vec4 v00000207d9a152a0_0, 0, 32;
    %load/vec4 v00000207d9a16600_0;
    %store/vec4 v00000207d9a15de0_0, 0, 32;
    %load/vec4 v00000207d9a15ac0_0;
    %store/vec4 v00000207d9a15840_0, 0, 32;
    %load/vec4 v00000207d9a173c0_0;
    %store/vec4 v00000207d9a15c00_0, 0, 32;
    %vpi_call 3 456 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v00000207d9a16060_0, v00000207d9a15700_0, v00000207d9a152a0_0, v00000207d9a157a0_0 {0 0 0};
    %vpi_call 3 457 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v00000207d9a16060_0, 32'b00111111100000000000000000000000, v00000207d9a15de0_0, v00000207d9a16600_0 {0 0 0};
    %vpi_call 3 458 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v00000207d9a16060_0, v00000207d9a16600_0, v00000207d9a15840_0, v00000207d9a15ac0_0 {0 0 0};
    %vpi_call 3 459 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v00000207d9a16060_0, v00000207d9a157a0_0, v00000207d9a15ac0_0, v00000207d9a15160_0 {0 0 0};
    %vpi_call 3 460 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v00000207d9a16060_0, v00000207d9a15160_0, v00000207d9a15c00_0, v00000207d9a173c0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207d9a16060_0, 0, 3;
    %jmp T_33.8;
T_33.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a16920_0, 0, 1;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %load/vec4 v00000207d9a16920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.15, 9;
    %load/vec4 v00000207d9a16060_0;
    %pushi/vec4 2, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a16920_0, 0, 1;
T_33.13 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000207d963a760;
T_34 ;
    %wait E_00000207d9956af0;
    %load/vec4 v00000207d9a01450_0;
    %pad/u 9;
    %load/vec4 v00000207d9a03610_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a02f30_0, 0, 9;
    %load/vec4 v00000207d9a01f90_0;
    %pad/u 48;
    %load/vec4 v00000207d9a03070_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a028f0_0, 0, 48;
    %load/vec4 v00000207d9a028f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v00000207d9a028f0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a036b0_0, 0, 23;
    %load/vec4 v00000207d9a02f30_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a02f30_0, 0, 9;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000207d9a028f0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a036b0_0, 0, 23;
T_34.1 ;
    %load/vec4 v00000207d9a02f30_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a03a70_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a036b0_0, 0, 23;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v00000207d9a02f30_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_34.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a03a70_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a036b0_0, 0, 23;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v00000207d9a02f30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a03a70_0, 0, 8;
T_34.5 ;
T_34.3 ;
    %load/vec4 v00000207d9a02030_0;
    %load/vec4 v00000207d9a03930_0;
    %xor;
    %store/vec4 v00000207d9a02e90_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00000207d95bfed0;
T_35 ;
    %wait E_00000207d9953d30;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a005f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a027b0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a005f0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v00000207d9a005f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %store/vec4 v00000207d9a027b0_0, 0, 1;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v00000207d9a027b0_0;
    %inv;
    %store/vec4 v00000207d9a027b0_0, 0, 1;
T_35.6 ;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v00000207d9a005f0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_35.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_35.9, 8;
T_35.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_35.9, 8;
 ; End of false expr.
    %blend;
T_35.9;
    %store/vec4 v00000207d9a027b0_0, 0, 1;
    %load/vec4 v00000207d9a004b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %load/vec4 v00000207d9a027b0_0;
    %inv;
    %store/vec4 v00000207d9a027b0_0, 0, 1;
T_35.10 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000207d95e6030;
T_36 ;
    %wait E_00000207d9953a70;
    %load/vec4 v00000207d9a01e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %load/vec4 v00000207d9a014f0_0;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v00000207d9a00e10_0;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v00000207d9a00230_0, 0, 32;
    %load/vec4 v00000207d9a01e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.2, 8;
    %load/vec4 v00000207d9a00e10_0;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %load/vec4 v00000207d9a014f0_0;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %store/vec4 v00000207d9a02210_0, 0, 32;
    %load/vec4 v00000207d9a01590_0;
    %load/vec4 v00000207d9a016d0_0;
    %sub;
    %store/vec4 v00000207d9a01310_0, 0, 8;
    %load/vec4 v00000207d9a011d0_0;
    %ix/getv 4, v00000207d9a01310_0;
    %shiftr 4;
    %store/vec4 v00000207d9a01950_0, 0, 24;
    %load/vec4 v00000207d9a00190_0;
    %load/vec4 v00000207d9a01770_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_36.4, 8;
    %load/vec4 v00000207d9a01630_0;
    %pad/u 25;
    %load/vec4 v00000207d9a01950_0;
    %pad/u 25;
    %add;
    %jmp/1 T_36.5, 8;
T_36.4 ; End of true expr.
    %load/vec4 v00000207d9a01630_0;
    %pad/u 25;
    %load/vec4 v00000207d9a01950_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_36.5, 8;
 ; End of false expr.
    %blend;
T_36.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a025d0_0, 0, 24;
    %store/vec4 v00000207d9a02710_0, 0, 1;
    %load/vec4 v00000207d9a01590_0;
    %store/vec4 v00000207d9a02530_0, 0, 8;
    %load/vec4 v00000207d9a02710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v00000207d9a025d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a025d0_0, 0, 24;
    %load/vec4 v00000207d9a02530_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_36.8, 8;
    %load/vec4 v00000207d9a02530_0;
    %addi 1, 0, 8;
    %jmp/1 T_36.9, 8;
T_36.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_36.9, 8;
 ; End of false expr.
    %blend;
T_36.9;
    %store/vec4 v00000207d9a02530_0, 0, 8;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v00000207d9a025d0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_36.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a025d0_0, 0, 24;
    %jmp T_36.11;
T_36.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a023f0_0, 0, 32;
T_36.12 ;
    %load/vec4 v00000207d9a025d0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_36.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a02530_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_36.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.14, 9;
    %load/vec4 v00000207d9a023f0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.14;
    %flag_set/vec4 8;
    %jmp/0xz T_36.13, 8;
    %load/vec4 v00000207d9a025d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a025d0_0, 0, 24;
    %load/vec4 v00000207d9a02530_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a02530_0, 0, 8;
    %load/vec4 v00000207d9a023f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a023f0_0, 0, 32;
    %jmp T_36.12;
T_36.13 ;
T_36.11 ;
T_36.7 ;
    %load/vec4 v00000207d9a00190_0;
    %load/vec4 v00000207d9a02530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a025d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a02490_0, 0, 32;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000207d96380c0;
T_37 ;
    %wait E_00000207d9956eb0;
    %load/vec4 v00000207d9a02fd0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a03570_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a03cf0_0, 0, 9;
    %load/vec4 v00000207d9a03b10_0;
    %pad/u 48;
    %load/vec4 v00000207d9a03430_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a03e30_0, 0, 48;
    %load/vec4 v00000207d9a03e30_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v00000207d9a03e30_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a02ad0_0, 0, 23;
    %load/vec4 v00000207d9a03cf0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a03cf0_0, 0, 9;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000207d9a03e30_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a02ad0_0, 0, 23;
T_37.1 ;
    %load/vec4 v00000207d9a03cf0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a03bb0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a02ad0_0, 0, 23;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v00000207d9a03cf0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_37.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a03bb0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a02ad0_0, 0, 23;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v00000207d9a03cf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a03bb0_0, 0, 8;
T_37.5 ;
T_37.3 ;
    %load/vec4 v00000207d9a02a30_0;
    %load/vec4 v00000207d9a02990_0;
    %xor;
    %store/vec4 v00000207d9a03c50_0, 0, 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000207d963a5d0;
T_38 ;
    %wait E_00000207d9954a30;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a022b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a00f50_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a022b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_38.2, 4;
    %load/vec4 v00000207d9a022b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_38.5, 8;
T_38.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_38.5, 8;
 ; End of false expr.
    %blend;
T_38.5;
    %store/vec4 v00000207d9a00f50_0, 0, 1;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v00000207d9a00f50_0;
    %inv;
    %store/vec4 v00000207d9a00f50_0, 0, 1;
T_38.6 ;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v00000207d9a022b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_38.9, 8;
T_38.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_38.9, 8;
 ; End of false expr.
    %blend;
T_38.9;
    %store/vec4 v00000207d9a00f50_0, 0, 1;
    %load/vec4 v00000207d9a02850_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %load/vec4 v00000207d9a00f50_0;
    %inv;
    %store/vec4 v00000207d9a00f50_0, 0, 1;
T_38.10 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000207d95c0060;
T_39 ;
    %wait E_00000207d9953f70;
    %load/vec4 v00000207d9a00af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %load/vec4 v00000207d9a002d0_0;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v00000207d9a00370_0;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v00000207d9a02350_0, 0, 32;
    %load/vec4 v00000207d9a00af0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.2, 8;
    %load/vec4 v00000207d9a00370_0;
    %jmp/1 T_39.3, 8;
T_39.2 ; End of true expr.
    %load/vec4 v00000207d9a002d0_0;
    %jmp/0 T_39.3, 8;
 ; End of false expr.
    %blend;
T_39.3;
    %store/vec4 v00000207d9a01b30_0, 0, 32;
    %load/vec4 v00000207d9a01a90_0;
    %load/vec4 v00000207d9a00410_0;
    %sub;
    %store/vec4 v00000207d9a00b90_0, 0, 8;
    %load/vec4 v00000207d9a00910_0;
    %ix/getv 4, v00000207d9a00b90_0;
    %shiftr 4;
    %store/vec4 v00000207d9a01bd0_0, 0, 24;
    %load/vec4 v00000207d9a00ff0_0;
    %load/vec4 v00000207d9a01090_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_39.4, 8;
    %load/vec4 v00000207d9a000f0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a01bd0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_39.5, 8;
T_39.4 ; End of true expr.
    %load/vec4 v00000207d9a000f0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a01bd0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_39.5, 8;
 ; End of false expr.
    %blend;
T_39.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a00cd0_0, 0, 24;
    %store/vec4 v00000207d9a00690_0, 0, 1;
    %load/vec4 v00000207d9a01a90_0;
    %store/vec4 v00000207d9a00870_0, 0, 8;
    %load/vec4 v00000207d9a00690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v00000207d9a00cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a00cd0_0, 0, 24;
    %load/vec4 v00000207d9a00870_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_39.8, 8;
    %load/vec4 v00000207d9a00870_0;
    %addi 1, 0, 8;
    %jmp/1 T_39.9, 8;
T_39.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_39.9, 8;
 ; End of false expr.
    %blend;
T_39.9;
    %store/vec4 v00000207d9a00870_0, 0, 8;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v00000207d9a00cd0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_39.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a00cd0_0, 0, 24;
    %jmp T_39.11;
T_39.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a01130_0, 0, 32;
T_39.12 ;
    %load/vec4 v00000207d9a00cd0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_39.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a00870_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_39.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.14, 9;
    %load/vec4 v00000207d9a01130_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.14;
    %flag_set/vec4 8;
    %jmp/0xz T_39.13, 8;
    %load/vec4 v00000207d9a00cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a00cd0_0, 0, 24;
    %load/vec4 v00000207d9a00870_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a00870_0, 0, 8;
    %load/vec4 v00000207d9a01130_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a01130_0, 0, 32;
    %jmp T_39.12;
T_39.13 ;
T_39.11 ;
T_39.7 ;
    %load/vec4 v00000207d9a00ff0_0;
    %load/vec4 v00000207d9a00870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a00cd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a01270_0, 0, 32;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000207d9638250;
T_40 ;
    %wait E_00000207d9956f70;
    %load/vec4 v00000207d9a02d50_0;
    %pad/u 9;
    %load/vec4 v00000207d9a02df0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a04e20_0, 0, 9;
    %load/vec4 v00000207d9a03d90_0;
    %pad/u 48;
    %load/vec4 v00000207d9a046a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a06180_0, 0, 48;
    %load/vec4 v00000207d9a06180_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v00000207d9a06180_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a05f00_0, 0, 23;
    %load/vec4 v00000207d9a04e20_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a04e20_0, 0, 9;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v00000207d9a06180_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a05f00_0, 0, 23;
T_40.1 ;
    %load/vec4 v00000207d9a04e20_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a05000_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a05f00_0, 0, 23;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v00000207d9a04e20_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_40.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a05000_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a05f00_0, 0, 23;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v00000207d9a04e20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a05000_0, 0, 8;
T_40.5 ;
T_40.3 ;
    %load/vec4 v00000207d9a03390_0;
    %load/vec4 v00000207d9a06040_0;
    %xor;
    %store/vec4 v00000207d9a062c0_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000207d9a08290;
T_41 ;
    %wait E_00000207d9956f30;
    %load/vec4 v00000207d9a06400_0;
    %pad/u 9;
    %load/vec4 v00000207d9a06220_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a065e0_0, 0, 9;
    %load/vec4 v00000207d9a060e0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a04740_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a04920_0, 0, 48;
    %load/vec4 v00000207d9a04920_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v00000207d9a04920_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a05b40_0, 0, 23;
    %load/vec4 v00000207d9a065e0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a065e0_0, 0, 9;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000207d9a04920_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a05b40_0, 0, 23;
T_41.1 ;
    %load/vec4 v00000207d9a065e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_41.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a06360_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a05b40_0, 0, 23;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v00000207d9a065e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_41.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a06360_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a05b40_0, 0, 23;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v00000207d9a065e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a06360_0, 0, 8;
T_41.5 ;
T_41.3 ;
    %load/vec4 v00000207d9a05460_0;
    %load/vec4 v00000207d9a064a0_0;
    %xor;
    %store/vec4 v00000207d9a06540_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000207d95e5ea0;
T_42 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a05780_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05dc0_0, 0, 32;
    %end;
    .thread T_42;
    .scope S_00000207d95e5ea0;
T_43 ;
    %wait E_00000207d9952a30;
    %load/vec4 v00000207d9a04100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05dc0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a05780_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05280_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v00000207d9a05820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v00000207d9a05780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a05780_0, 0, 3;
    %jmp T_43.8;
T_43.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207d9a05780_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a05aa0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000207d9a05280_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v00000207d9a053c0_0;
    %store/vec4 v00000207d9a04380_0, 0, 32;
    %load/vec4 v00000207d9a05780_0;
    %addi 1, 0, 3;
    %store/vec4 v00000207d9a05780_0, 0, 3;
    %load/vec4 v00000207d9a05280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a05280_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v00000207d9a05aa0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_43.9, 5;
    %load/vec4 v00000207d9a05c80_0;
    %store/vec4 v00000207d9a04380_0, 0, 32;
    %load/vec4 v00000207d9a05280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a05280_0, 0, 32;
    %jmp T_43.10;
T_43.9 ;
    %load/vec4 v00000207d9a041a0_0;
    %store/vec4 v00000207d9a05dc0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207d9a05780_0, 0, 3;
    %load/vec4 v00000207d9a05280_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a05280_0, 0, 32;
T_43.10 ;
    %load/vec4 v00000207d9a05aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a05aa0_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000207d9a10710;
T_44 ;
    %wait E_00000207d99578b0;
    %load/vec4 v00000207d9a166a0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a16740_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a153e0_0, 0, 9;
    %load/vec4 v00000207d9a178c0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a161a0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a169c0_0, 0, 48;
    %load/vec4 v00000207d9a169c0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v00000207d9a169c0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a167e0_0, 0, 23;
    %load/vec4 v00000207d9a153e0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a153e0_0, 0, 9;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v00000207d9a169c0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a167e0_0, 0, 23;
T_44.1 ;
    %load/vec4 v00000207d9a153e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_44.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a17320_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a167e0_0, 0, 23;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v00000207d9a153e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_44.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a17320_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a167e0_0, 0, 23;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v00000207d9a153e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a17320_0, 0, 8;
T_44.5 ;
T_44.3 ;
    %load/vec4 v00000207d9a16100_0;
    %load/vec4 v00000207d9a16240_0;
    %xor;
    %store/vec4 v00000207d9a17500_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000207d9a10260;
T_45 ;
    %wait E_00000207d9958470;
    %load/vec4 v00000207d9a16ba0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a16e20_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a19b20_0, 0, 9;
    %load/vec4 v00000207d9a16c40_0;
    %pad/u 48;
    %load/vec4 v00000207d9a16ec0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a19940_0, 0, 48;
    %load/vec4 v00000207d9a19940_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000207d9a19940_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a187c0_0, 0, 23;
    %load/vec4 v00000207d9a19b20_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a19b20_0, 0, 9;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v00000207d9a19940_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a187c0_0, 0, 23;
T_45.1 ;
    %load/vec4 v00000207d9a19b20_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a196c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a187c0_0, 0, 23;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v00000207d9a19b20_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_45.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a196c0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a187c0_0, 0, 23;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v00000207d9a19b20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a196c0_0, 0, 8;
T_45.5 ;
T_45.3 ;
    %load/vec4 v00000207d9a16ce0_0;
    %load/vec4 v00000207d9a17640_0;
    %xor;
    %store/vec4 v00000207d9a193a0_0, 0, 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000207d95e30e0;
T_46 ;
    %wait E_00000207d9952d70;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9976590_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9975190_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9976590_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_46.2, 4;
    %load/vec4 v00000207d9976590_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_46.5, 8;
T_46.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_46.5, 8;
 ; End of false expr.
    %blend;
T_46.5;
    %store/vec4 v00000207d9975190_0, 0, 1;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v00000207d9975190_0;
    %inv;
    %store/vec4 v00000207d9975190_0, 0, 1;
T_46.6 ;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v00000207d9976590_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_46.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_46.9, 8;
T_46.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_46.9, 8;
 ; End of false expr.
    %blend;
T_46.9;
    %store/vec4 v00000207d9975190_0, 0, 1;
    %load/vec4 v00000207d99759b0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v00000207d9975190_0;
    %inv;
    %store/vec4 v00000207d9975190_0, 0, 1;
T_46.10 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000207d95e2f50;
T_47 ;
    %wait E_00000207d99528b0;
    %load/vec4 v00000207d992db60_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %load/vec4 v00000207d9975af0_0;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v00000207d9975f50_0;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v00000207d9975230_0, 0, 32;
    %load/vec4 v00000207d992db60_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.2, 8;
    %load/vec4 v00000207d9975f50_0;
    %jmp/1 T_47.3, 8;
T_47.2 ; End of true expr.
    %load/vec4 v00000207d9975af0_0;
    %jmp/0 T_47.3, 8;
 ; End of false expr.
    %blend;
T_47.3;
    %store/vec4 v00000207d9974f10_0, 0, 32;
    %load/vec4 v00000207d9976310_0;
    %load/vec4 v00000207d99754b0_0;
    %sub;
    %store/vec4 v00000207d992cda0_0, 0, 8;
    %load/vec4 v00000207d9975910_0;
    %ix/getv 4, v00000207d992cda0_0;
    %shiftr 4;
    %store/vec4 v00000207d9976130_0, 0, 24;
    %load/vec4 v00000207d9976b30_0;
    %load/vec4 v00000207d99761d0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_47.4, 8;
    %load/vec4 v00000207d9974dd0_0;
    %pad/u 25;
    %load/vec4 v00000207d9976130_0;
    %pad/u 25;
    %add;
    %jmp/1 T_47.5, 8;
T_47.4 ; End of true expr.
    %load/vec4 v00000207d9974dd0_0;
    %pad/u 25;
    %load/vec4 v00000207d9976130_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_47.5, 8;
 ; End of false expr.
    %blend;
T_47.5;
    %split/vec4 24;
    %store/vec4 v00000207d99769f0_0, 0, 24;
    %store/vec4 v00000207d98c23b0_0, 0, 1;
    %load/vec4 v00000207d9976310_0;
    %store/vec4 v00000207d9976950_0, 0, 8;
    %load/vec4 v00000207d98c23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.6, 8;
    %load/vec4 v00000207d99769f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d99769f0_0, 0, 24;
    %load/vec4 v00000207d9976950_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_47.8, 8;
    %load/vec4 v00000207d9976950_0;
    %addi 1, 0, 8;
    %jmp/1 T_47.9, 8;
T_47.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_47.9, 8;
 ; End of false expr.
    %blend;
T_47.9;
    %store/vec4 v00000207d9976950_0, 0, 8;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v00000207d99769f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_47.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d99769f0_0, 0, 24;
    %jmp T_47.11;
T_47.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9886b00_0, 0, 32;
T_47.12 ;
    %load/vec4 v00000207d99769f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_47.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9976950_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_47.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.14, 9;
    %load/vec4 v00000207d9886b00_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_47.14;
    %flag_set/vec4 8;
    %jmp/0xz T_47.13, 8;
    %load/vec4 v00000207d99769f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d99769f0_0, 0, 24;
    %load/vec4 v00000207d9976950_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9976950_0, 0, 8;
    %load/vec4 v00000207d9886b00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9886b00_0, 0, 32;
    %jmp T_47.12;
T_47.13 ;
T_47.11 ;
T_47.7 ;
    %load/vec4 v00000207d9976b30_0;
    %load/vec4 v00000207d9976950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d99769f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a00c30_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000207d999b680;
T_48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1aac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1cf00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a1ce60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1ca00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a1bba0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_00000207d999b680;
T_49 ;
    %wait E_00000207d9952a30;
    %load/vec4 v00000207d9a1cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v00000207d9a1d040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %vpi_call 4 535 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_49.7;
T_49.2 ;
    %load/vec4 v00000207d9a1cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.11, 6;
    %vpi_call 4 489 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
    %jmp T_49.13;
T_49.8 ;
    %vpi_call 4 454 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 456 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000207d9a1cdc0_0, v00000207d9a1b420_0, v00000207d9a1b380_0, v00000207d9a1b100_0, v00000207d9a1c6e0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1c780_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1cfa0_0, 0, 32;
    %jmp T_49.13;
T_49.9 ;
    %vpi_call 4 464 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000207d9a1cdc0_0, v00000207d9a1b420_0, v00000207d9a1b380_0, v00000207d9a1b100_0, v00000207d9a1c6e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a1bba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
    %jmp T_49.13;
T_49.10 ;
    %vpi_call 4 472 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | E1_D1 = %h | D1_OUT = %h", v00000207d9a1cdc0_0, v00000207d9a1cfa0_0, v00000207d9a1b420_0, v00000207d9a1b380_0, v00000207d9a1b100_0, v00000207d9a1c6e0_0 {0 0 0};
    %load/vec4 v00000207d9a1cfa0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_49.14, 5;
    %load/vec4 v00000207d9a1cfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1cfa0_0, 0, 32;
    %load/vec4 v00000207d9a1c780_0;
    %addi 1, 0, 2;
    %store/vec4 v00000207d9a1c780_0, 0, 2;
    %jmp T_49.15;
T_49.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a1bba0_0, 0, 1;
    %load/vec4 v00000207d9a1cdc0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
T_49.15 ;
    %jmp T_49.13;
T_49.11 ;
    %load/vec4 v00000207d9a1c6e0_0;
    %store/vec4 v00000207d9a1b7e0_0, 0, 32;
    %vpi_call 4 485 "$display", "State: %d | D1_OUT = %h | a = %h ", v00000207d9a1cdc0_0, v00000207d9a1c6e0_0, v00000207d9a1b7e0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
    %jmp T_49.13;
T_49.13 ;
    %pop/vec4 1;
    %jmp T_49.7;
T_49.3 ;
    %load/vec4 v00000207d9a1ca00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.17, 6;
    %vpi_call 4 506 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_49.19;
T_49.16 ;
    %load/vec4 v00000207d9a1c960_0;
    %store/vec4 v00000207d9a1c780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a1ca00_0, 0, 2;
    %jmp T_49.19;
T_49.17 ;
    %load/vec4 v00000207d9a1b380_0;
    %store/vec4 v00000207d9a1cf00_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1ca00_0, 0, 2;
    %jmp T_49.19;
T_49.19 ;
    %pop/vec4 1;
    %jmp T_49.7;
T_49.4 ;
    %load/vec4 v00000207d9a1cb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.21, 6;
    %vpi_call 4 522 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_49.23;
T_49.20 ;
    %load/vec4 v00000207d9a1c960_0;
    %store/vec4 v00000207d9a1c780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a1cb40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a1ce60_0, 0, 1;
    %jmp T_49.23;
T_49.21 ;
    %load/vec4 v00000207d9a1b380_0;
    %store/vec4 v00000207d9a1cf00_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cb40_0, 0, 2;
    %jmp T_49.23;
T_49.23 ;
    %pop/vec4 1;
    %jmp T_49.7;
T_49.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cdc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1ca00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a1cb40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a1ce60_0, 0, 1;
    %jmp T_49.7;
T_49.7 ;
    %pop/vec4 1;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_00000207d9a0fdb0;
T_50 ;
    %wait E_00000207d99596b0;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a1cbe0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a1cc80_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a1cbe0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_50.2, 4;
    %load/vec4 v00000207d9a1cbe0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_50.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_50.5, 8;
T_50.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_50.5, 8;
 ; End of false expr.
    %blend;
T_50.5;
    %store/vec4 v00000207d9a1cc80_0, 0, 1;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v00000207d9a1cc80_0;
    %inv;
    %store/vec4 v00000207d9a1cc80_0, 0, 1;
T_50.6 ;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v00000207d9a1cbe0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_50.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_50.9, 8;
T_50.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_50.9, 8;
 ; End of false expr.
    %blend;
T_50.9;
    %store/vec4 v00000207d9a1cc80_0, 0, 1;
    %load/vec4 v00000207d9a1caa0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v00000207d9a1cc80_0;
    %inv;
    %store/vec4 v00000207d9a1cc80_0, 0, 1;
T_50.10 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000207d9a0fc20;
T_51 ;
    %wait E_00000207d9958130;
    %load/vec4 v00000207d9a1ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %load/vec4 v00000207d9a1d990_0;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v00000207d9a1ebb0_0;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v00000207d9a1f1f0_0, 0, 32;
    %load/vec4 v00000207d9a1ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.2, 8;
    %load/vec4 v00000207d9a1ebb0_0;
    %jmp/1 T_51.3, 8;
T_51.2 ; End of true expr.
    %load/vec4 v00000207d9a1d990_0;
    %jmp/0 T_51.3, 8;
 ; End of false expr.
    %blend;
T_51.3;
    %store/vec4 v00000207d9a1f290_0, 0, 32;
    %load/vec4 v00000207d9a1dcb0_0;
    %load/vec4 v00000207d9a1f510_0;
    %sub;
    %store/vec4 v00000207d9a1da30_0, 0, 8;
    %load/vec4 v00000207d9a1ec50_0;
    %ix/getv 4, v00000207d9a1da30_0;
    %shiftr 4;
    %store/vec4 v00000207d9a1e4d0_0, 0, 24;
    %load/vec4 v00000207d9a1e070_0;
    %load/vec4 v00000207d9a1d2b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_51.4, 8;
    %load/vec4 v00000207d9a1df30_0;
    %pad/u 25;
    %load/vec4 v00000207d9a1e4d0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_51.5, 8;
T_51.4 ; End of true expr.
    %load/vec4 v00000207d9a1df30_0;
    %pad/u 25;
    %load/vec4 v00000207d9a1e4d0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_51.5, 8;
 ; End of false expr.
    %blend;
T_51.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a1e2f0_0, 0, 24;
    %store/vec4 v00000207d9a1e890_0, 0, 1;
    %load/vec4 v00000207d9a1dcb0_0;
    %store/vec4 v00000207d9a1f5b0_0, 0, 8;
    %load/vec4 v00000207d9a1e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v00000207d9a1e2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a1e2f0_0, 0, 24;
    %load/vec4 v00000207d9a1f5b0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_51.8, 8;
    %load/vec4 v00000207d9a1f5b0_0;
    %addi 1, 0, 8;
    %jmp/1 T_51.9, 8;
T_51.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_51.9, 8;
 ; End of false expr.
    %blend;
T_51.9;
    %store/vec4 v00000207d9a1f5b0_0, 0, 8;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v00000207d9a1e2f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_51.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a1e2f0_0, 0, 24;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1e610_0, 0, 32;
T_51.12 ;
    %load/vec4 v00000207d9a1e2f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_51.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a1f5b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_51.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.14, 9;
    %load/vec4 v00000207d9a1e610_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_51.14;
    %flag_set/vec4 8;
    %jmp/0xz T_51.13, 8;
    %load/vec4 v00000207d9a1e2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a1e2f0_0, 0, 24;
    %load/vec4 v00000207d9a1f5b0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a1f5b0_0, 0, 8;
    %load/vec4 v00000207d9a1e610_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1e610_0, 0, 32;
    %jmp T_51.12;
T_51.13 ;
T_51.11 ;
T_51.7 ;
    %load/vec4 v00000207d9a1e070_0;
    %load/vec4 v00000207d9a1f5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a1e2f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a1eed0_0, 0, 32;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_00000207d9a25170;
T_52 ;
    %wait E_00000207d99589f0;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a1d350_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a1f0b0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a1d350_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_52.2, 4;
    %load/vec4 v00000207d9a1d350_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_52.5, 8;
T_52.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_52.5, 8;
 ; End of false expr.
    %blend;
T_52.5;
    %store/vec4 v00000207d9a1f0b0_0, 0, 1;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v00000207d9a1f0b0_0;
    %inv;
    %store/vec4 v00000207d9a1f0b0_0, 0, 1;
T_52.6 ;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v00000207d9a1d350_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_52.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_52.9, 8;
T_52.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_52.9, 8;
 ; End of false expr.
    %blend;
T_52.9;
    %store/vec4 v00000207d9a1f0b0_0, 0, 1;
    %load/vec4 v00000207d9a1e750_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v00000207d9a1f0b0_0;
    %inv;
    %store/vec4 v00000207d9a1f0b0_0, 0, 1;
T_52.10 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000207d9a0ff40;
T_53 ;
    %wait E_00000207d9959530;
    %load/vec4 v00000207d9a1f470_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %load/vec4 v00000207d9a1f3d0_0;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v00000207d9a1e570_0;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v00000207d9a1d530_0, 0, 32;
    %load/vec4 v00000207d9a1f470_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.2, 8;
    %load/vec4 v00000207d9a1e570_0;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %load/vec4 v00000207d9a1f3d0_0;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v00000207d9a1f790_0, 0, 32;
    %load/vec4 v00000207d9a1d210_0;
    %load/vec4 v00000207d9a1e390_0;
    %sub;
    %store/vec4 v00000207d9a1d3f0_0, 0, 8;
    %load/vec4 v00000207d9a1e9d0_0;
    %ix/getv 4, v00000207d9a1d3f0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a1d710_0, 0, 24;
    %load/vec4 v00000207d9a1f6f0_0;
    %load/vec4 v00000207d9a1e6b0_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_53.4, 8;
    %load/vec4 v00000207d9a1f650_0;
    %pad/u 25;
    %load/vec4 v00000207d9a1d710_0;
    %pad/u 25;
    %add;
    %jmp/1 T_53.5, 8;
T_53.4 ; End of true expr.
    %load/vec4 v00000207d9a1f650_0;
    %pad/u 25;
    %load/vec4 v00000207d9a1d710_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_53.5, 8;
 ; End of false expr.
    %blend;
T_53.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a1e7f0_0, 0, 24;
    %store/vec4 v00000207d9a1e430_0, 0, 1;
    %load/vec4 v00000207d9a1d210_0;
    %store/vec4 v00000207d9a1f830_0, 0, 8;
    %load/vec4 v00000207d9a1e430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v00000207d9a1e7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a1e7f0_0, 0, 24;
    %load/vec4 v00000207d9a1f830_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_53.8, 8;
    %load/vec4 v00000207d9a1f830_0;
    %addi 1, 0, 8;
    %jmp/1 T_53.9, 8;
T_53.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_53.9, 8;
 ; End of false expr.
    %blend;
T_53.9;
    %store/vec4 v00000207d9a1f830_0, 0, 8;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v00000207d9a1e7f0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_53.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a1e7f0_0, 0, 24;
    %jmp T_53.11;
T_53.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1d490_0, 0, 32;
T_53.12 ;
    %load/vec4 v00000207d9a1e7f0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_53.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a1f830_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_53.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.14, 9;
    %load/vec4 v00000207d9a1d490_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_53.14;
    %flag_set/vec4 8;
    %jmp/0xz T_53.13, 8;
    %load/vec4 v00000207d9a1e7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a1e7f0_0, 0, 24;
    %load/vec4 v00000207d9a1f830_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a1f830_0, 0, 8;
    %load/vec4 v00000207d9a1d490_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a1d490_0, 0, 32;
    %jmp T_53.12;
T_53.13 ;
T_53.11 ;
T_53.7 ;
    %load/vec4 v00000207d9a1f6f0_0;
    %load/vec4 v00000207d9a1f830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a1e7f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a1ea70_0, 0, 32;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000207d99a66d0;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a1f010_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_00000207d99a66d0;
T_55 ;
    %wait E_00000207d9958330;
    %load/vec4 v00000207d9a1d5d0_0;
    %store/vec4 v00000207d9a1f010_0, 0, 32;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00000207d9a262a0;
T_56 ;
    %wait E_00000207d99597b0;
    %load/vec4 v00000207d9a399f0_0;
    %load/vec4 v00000207d9a39770_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %store/vec4 v00000207d9a3a530_0, 0, 32;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00000207d9a26110;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a38f50_0, 0, 32;
T_57.0 ;
    %load/vec4 v00000207d9a38f50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 1056964608, 0, 32;
    %ix/getv/s 3, v00000207d9a38f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d9a38ff0, 0, 4;
    %load/vec4 v00000207d9a38f50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a38f50_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_00000207d9a26110;
T_58 ;
    %wait E_00000207d9959230;
    %load/vec4 v00000207d9a38190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a38f50_0, 0, 32;
T_58.2 ;
    %load/vec4 v00000207d9a38f50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_58.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207d9a38f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d9a38ff0, 0, 4;
    %load/vec4 v00000207d9a38f50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a38f50_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000207d9a38230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v00000207d9a39090_0;
    %load/vec4 v00000207d9a38d70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207d9a38ff0, 0, 4;
T_58.4 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000207d9a26110;
T_59 ;
    %wait E_00000207d99590f0;
    %load/vec4 v00000207d9a38230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v00000207d9a38d70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000207d9a38ff0, 4;
    %assign/vec4 v00000207d9a39630_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_00000207d9a25f80;
T_60 ;
    %wait E_00000207d9959730;
    %load/vec4 v00000207d9a22490_0;
    %pad/u 9;
    %load/vec4 v00000207d9a22710_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a24dd0_0, 0, 9;
    %load/vec4 v00000207d9a23430_0;
    %pad/u 48;
    %load/vec4 v00000207d9a234d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a24e70_0, 0, 48;
    %load/vec4 v00000207d9a24e70_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v00000207d9a24e70_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a24bf0_0, 0, 23;
    %load/vec4 v00000207d9a24dd0_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a24dd0_0, 0, 9;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v00000207d9a24e70_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a24bf0_0, 0, 23;
T_60.1 ;
    %load/vec4 v00000207d9a24dd0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_60.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a22c10_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a24bf0_0, 0, 23;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v00000207d9a24dd0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_60.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a22c10_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a24bf0_0, 0, 23;
    %jmp T_60.5;
T_60.4 ;
    %load/vec4 v00000207d9a24dd0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a22c10_0, 0, 8;
T_60.5 ;
T_60.3 ;
    %load/vec4 v00000207d9a24290_0;
    %load/vec4 v00000207d9a22b70_0;
    %xor;
    %store/vec4 v00000207d9a25050_0, 0, 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00000207d9a257b0;
T_61 ;
    %wait E_00000207d9959470;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a213b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_61.0, 4;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a21590_0, 0, 1;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a213b0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_61.2, 4;
    %load/vec4 v00000207d9a213b0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_61.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %store/vec4 v00000207d9a21590_0, 0, 1;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %load/vec4 v00000207d9a21590_0;
    %inv;
    %store/vec4 v00000207d9a21590_0, 0, 1;
T_61.6 ;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v00000207d9a213b0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_61.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.9, 8;
T_61.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.9, 8;
 ; End of false expr.
    %blend;
T_61.9;
    %store/vec4 v00000207d9a21590_0, 0, 1;
    %load/vec4 v00000207d9a21630_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.10, 8;
    %load/vec4 v00000207d9a21590_0;
    %inv;
    %store/vec4 v00000207d9a21590_0, 0, 1;
T_61.10 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00000207d9a25620;
T_62 ;
    %wait E_00000207d9958e30;
    %load/vec4 v00000207d9a24150_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %load/vec4 v00000207d9a23cf0_0;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v00000207d9a23570_0;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v00000207d9a236b0_0, 0, 32;
    %load/vec4 v00000207d9a24150_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.2, 8;
    %load/vec4 v00000207d9a23570_0;
    %jmp/1 T_62.3, 8;
T_62.2 ; End of true expr.
    %load/vec4 v00000207d9a23cf0_0;
    %jmp/0 T_62.3, 8;
 ; End of false expr.
    %blend;
T_62.3;
    %store/vec4 v00000207d9a22850_0, 0, 32;
    %load/vec4 v00000207d9a24790_0;
    %load/vec4 v00000207d9a222b0_0;
    %sub;
    %store/vec4 v00000207d9a22cb0_0, 0, 8;
    %load/vec4 v00000207d9a24330_0;
    %ix/getv 4, v00000207d9a22cb0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a243d0_0, 0, 24;
    %load/vec4 v00000207d9a23f70_0;
    %load/vec4 v00000207d9a22170_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_62.4, 8;
    %load/vec4 v00000207d9a245b0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a243d0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_62.5, 8;
T_62.4 ; End of true expr.
    %load/vec4 v00000207d9a245b0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a243d0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_62.5, 8;
 ; End of false expr.
    %blend;
T_62.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a227b0_0, 0, 24;
    %store/vec4 v00000207d9a22210_0, 0, 1;
    %load/vec4 v00000207d9a24790_0;
    %store/vec4 v00000207d9a22d50_0, 0, 8;
    %load/vec4 v00000207d9a22210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.6, 8;
    %load/vec4 v00000207d9a227b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a227b0_0, 0, 24;
    %load/vec4 v00000207d9a22d50_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_62.8, 8;
    %load/vec4 v00000207d9a22d50_0;
    %addi 1, 0, 8;
    %jmp/1 T_62.9, 8;
T_62.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_62.9, 8;
 ; End of false expr.
    %blend;
T_62.9;
    %store/vec4 v00000207d9a22d50_0, 0, 8;
    %jmp T_62.7;
T_62.6 ;
    %load/vec4 v00000207d9a227b0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_62.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a227b0_0, 0, 24;
    %jmp T_62.11;
T_62.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a22a30_0, 0, 32;
T_62.12 ;
    %load/vec4 v00000207d9a227b0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_62.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a22d50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_62.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.14, 9;
    %load/vec4 v00000207d9a22a30_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_62.14;
    %flag_set/vec4 8;
    %jmp/0xz T_62.13, 8;
    %load/vec4 v00000207d9a227b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a227b0_0, 0, 24;
    %load/vec4 v00000207d9a22d50_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a22d50_0, 0, 8;
    %load/vec4 v00000207d9a22a30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a22a30_0, 0, 32;
    %jmp T_62.12;
T_62.13 ;
T_62.11 ;
T_62.7 ;
    %load/vec4 v00000207d9a23f70_0;
    %load/vec4 v00000207d9a22d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a227b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a223f0_0, 0, 32;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_00000207d9a25c60;
T_63 ;
    %wait E_00000207d9959170;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a23610_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_63.0, 4;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a23d90_0, 0, 1;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a23610_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_63.2, 4;
    %load/vec4 v00000207d9a23610_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_63.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %store/vec4 v00000207d9a23d90_0, 0, 1;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v00000207d9a23d90_0;
    %inv;
    %store/vec4 v00000207d9a23d90_0, 0, 1;
T_63.6 ;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v00000207d9a23610_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_63.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_63.9, 8;
T_63.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_63.9, 8;
 ; End of false expr.
    %blend;
T_63.9;
    %store/vec4 v00000207d9a23d90_0, 0, 1;
    %load/vec4 v00000207d9a22f30_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.10, 8;
    %load/vec4 v00000207d9a23d90_0;
    %inv;
    %store/vec4 v00000207d9a23d90_0, 0, 1;
T_63.10 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_00000207d9a25ad0;
T_64 ;
    %wait E_00000207d9958bb0;
    %load/vec4 v00000207d9a24830_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %load/vec4 v00000207d9a246f0_0;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v00000207d9a22530_0;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v00000207d9a237f0_0, 0, 32;
    %load/vec4 v00000207d9a24830_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.2, 8;
    %load/vec4 v00000207d9a22530_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v00000207d9a246f0_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v00000207d9a23890_0, 0, 32;
    %load/vec4 v00000207d9a23250_0;
    %load/vec4 v00000207d9a23750_0;
    %sub;
    %store/vec4 v00000207d9a225d0_0, 0, 8;
    %load/vec4 v00000207d9a22df0_0;
    %ix/getv 4, v00000207d9a225d0_0;
    %shiftr 4;
    %store/vec4 v00000207d9a23070_0, 0, 24;
    %load/vec4 v00000207d9a24470_0;
    %load/vec4 v00000207d9a23110_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_64.4, 8;
    %load/vec4 v00000207d9a22fd0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a23070_0;
    %pad/u 25;
    %add;
    %jmp/1 T_64.5, 8;
T_64.4 ; End of true expr.
    %load/vec4 v00000207d9a22fd0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a23070_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_64.5, 8;
 ; End of false expr.
    %blend;
T_64.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a22ad0_0, 0, 24;
    %store/vec4 v00000207d9a23a70_0, 0, 1;
    %load/vec4 v00000207d9a23250_0;
    %store/vec4 v00000207d9a24510_0, 0, 8;
    %load/vec4 v00000207d9a23a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %load/vec4 v00000207d9a22ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a22ad0_0, 0, 24;
    %load/vec4 v00000207d9a24510_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_64.8, 8;
    %load/vec4 v00000207d9a24510_0;
    %addi 1, 0, 8;
    %jmp/1 T_64.9, 8;
T_64.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_64.9, 8;
 ; End of false expr.
    %blend;
T_64.9;
    %store/vec4 v00000207d9a24510_0, 0, 8;
    %jmp T_64.7;
T_64.6 ;
    %load/vec4 v00000207d9a22ad0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_64.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a22ad0_0, 0, 24;
    %jmp T_64.11;
T_64.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a23bb0_0, 0, 32;
T_64.12 ;
    %load/vec4 v00000207d9a22ad0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_64.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a24510_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_64.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.14, 9;
    %load/vec4 v00000207d9a23bb0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_64.14;
    %flag_set/vec4 8;
    %jmp/0xz T_64.13, 8;
    %load/vec4 v00000207d9a22ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a22ad0_0, 0, 24;
    %load/vec4 v00000207d9a24510_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a24510_0, 0, 8;
    %load/vec4 v00000207d9a23bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a23bb0_0, 0, 32;
    %jmp T_64.12;
T_64.13 ;
T_64.11 ;
T_64.7 ;
    %load/vec4 v00000207d9a24470_0;
    %load/vec4 v00000207d9a24510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a22ad0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a23c50_0, 0, 32;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_00000207d9a25300;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a38410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39590_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_00000207d9a25300;
T_66 ;
    %wait E_00000207d9959230;
    %load/vec4 v00000207d9a396d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a38410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39810_0, 0, 32;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v00000207d9a387d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v00000207d9a39590_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_66.4, 5;
    %load/vec4 v00000207d9a24b50_0;
    %store/vec4 v00000207d9a38410_0, 0, 32;
    %vpi_call 4 72 "$display", "Index: %d | M1_A1 = %h | A1_Z = %h | Z = %h | A2_OUT = %h", v00000207d9a39590_0, v00000207d9a24d30_0, v00000207d9a24b50_0, v00000207d9a38410_0, v00000207d9a24f10_0 {0 0 0};
    %load/vec4 v00000207d9a39590_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a39590_0, 0, 32;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v00000207d9a39590_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_66.6, 4;
    %load/vec4 v00000207d9a24f10_0;
    %store/vec4 v00000207d9a39810_0, 0, 32;
    %vpi_call 4 78 "$display", "Index: %d | Final Z = %h | Bias = %h | result = %h", v00000207d9a39590_0, v00000207d9a38410_0, v00000207d9a3a0d0_0, v00000207d9a39810_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a38410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39590_0, 0, 32;
T_66.6 ;
T_66.5 ;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_00000207d9a26430;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39d10_0, 0, 32;
    %end;
    .thread T_67;
    .scope S_00000207d9a26430;
T_68 ;
    %wait E_00000207d9958cf0;
    %load/vec4 v00000207d9a39270_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39d10_0, 0, 32;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v00000207d9a39270_0;
    %store/vec4 v00000207d9a39d10_0, 0, 32;
T_68.1 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000207d9a25df0;
T_69 ;
    %wait E_00000207d99593f0;
    %load/vec4 v00000207d9a21bd0_0;
    %pad/u 9;
    %load/vec4 v00000207d9a20f50_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a20c30_0, 0, 9;
    %load/vec4 v00000207d9a220d0_0;
    %pad/u 48;
    %load/vec4 v00000207d9a1fc90_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a205f0_0, 0, 48;
    %load/vec4 v00000207d9a205f0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v00000207d9a205f0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a21ef0_0, 0, 23;
    %load/vec4 v00000207d9a20c30_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a20c30_0, 0, 9;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v00000207d9a205f0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a21ef0_0, 0, 23;
T_69.1 ;
    %load/vec4 v00000207d9a20c30_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_69.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a21e50_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a21ef0_0, 0, 23;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v00000207d9a20c30_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_69.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a21e50_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a21ef0_0, 0, 23;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v00000207d9a20c30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a21e50_0, 0, 8;
T_69.5 ;
T_69.3 ;
    %load/vec4 v00000207d9a1fab0_0;
    %load/vec4 v00000207d9a21db0_0;
    %xor;
    %store/vec4 v00000207d9a20050_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000207d9a25940;
T_70 ;
    %wait E_00000207d9958c70;
    %load/vec4 v00000207d9a1fd30_0;
    %pad/u 9;
    %load/vec4 v00000207d9a214f0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v00000207d9a21090_0, 0, 9;
    %load/vec4 v00000207d9a1fe70_0;
    %pad/u 48;
    %load/vec4 v00000207d9a20230_0;
    %pad/u 48;
    %mul;
    %store/vec4 v00000207d9a20410_0, 0, 48;
    %load/vec4 v00000207d9a20410_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v00000207d9a20410_0;
    %parti/s 23, 24, 6;
    %store/vec4 v00000207d9a20a50_0, 0, 23;
    %load/vec4 v00000207d9a21090_0;
    %addi 1, 0, 9;
    %store/vec4 v00000207d9a21090_0, 0, 9;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v00000207d9a20410_0;
    %parti/s 23, 23, 6;
    %store/vec4 v00000207d9a20a50_0, 0, 23;
T_70.1 ;
    %load/vec4 v00000207d9a21090_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_70.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000207d9a200f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a20a50_0, 0, 23;
    %jmp T_70.3;
T_70.2 ;
    %load/vec4 v00000207d9a21090_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_70.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000207d9a200f0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000207d9a20a50_0, 0, 23;
    %jmp T_70.5;
T_70.4 ;
    %load/vec4 v00000207d9a21090_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207d9a200f0_0, 0, 8;
T_70.5 ;
T_70.3 ;
    %load/vec4 v00000207d9a209b0_0;
    %load/vec4 v00000207d9a202d0_0;
    %xor;
    %store/vec4 v00000207d9a20190_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000207d9a25490;
T_71 ;
    %wait E_00000207d99595f0;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000207d9a1f150_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_71.0, 4;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v00000207d9a1db70_0, 0, 1;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a1f150_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_71.2, 4;
    %load/vec4 v00000207d9a1f150_0;
    %parti/s 8, 23, 6;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_71.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %store/vec4 v00000207d9a1db70_0, 0, 1;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v00000207d9a1db70_0;
    %inv;
    %store/vec4 v00000207d9a1db70_0, 0, 1;
T_71.6 ;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v00000207d9a1f150_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_71.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_71.9, 8;
T_71.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_71.9, 8;
 ; End of false expr.
    %blend;
T_71.9;
    %store/vec4 v00000207d9a1db70_0, 0, 1;
    %load/vec4 v00000207d9a1d8f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %load/vec4 v00000207d9a1db70_0;
    %inv;
    %store/vec4 v00000207d9a1db70_0, 0, 1;
T_71.10 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000207d9a26d90;
T_72 ;
    %wait E_00000207d9958b70;
    %load/vec4 v00000207d9a21c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %load/vec4 v00000207d9a1dc10_0;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v00000207d9a22030_0;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v00000207d9a1fb50_0, 0, 32;
    %load/vec4 v00000207d9a21c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v00000207d9a22030_0;
    %jmp/1 T_72.3, 8;
T_72.2 ; End of true expr.
    %load/vec4 v00000207d9a1dc10_0;
    %jmp/0 T_72.3, 8;
 ; End of false expr.
    %blend;
T_72.3;
    %store/vec4 v00000207d9a216d0_0, 0, 32;
    %load/vec4 v00000207d9a20730_0;
    %load/vec4 v00000207d9a207d0_0;
    %sub;
    %store/vec4 v00000207d9a21d10_0, 0, 8;
    %load/vec4 v00000207d9a21770_0;
    %ix/getv 4, v00000207d9a21d10_0;
    %shiftr 4;
    %store/vec4 v00000207d9a1ff10_0, 0, 24;
    %load/vec4 v00000207d9a21a90_0;
    %load/vec4 v00000207d9a20e10_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v00000207d9a1fbf0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a1ff10_0;
    %pad/u 25;
    %add;
    %jmp/1 T_72.5, 8;
T_72.4 ; End of true expr.
    %load/vec4 v00000207d9a1fbf0_0;
    %pad/u 25;
    %load/vec4 v00000207d9a1ff10_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_72.5, 8;
 ; End of false expr.
    %blend;
T_72.5;
    %split/vec4 24;
    %store/vec4 v00000207d9a1fdd0_0, 0, 24;
    %store/vec4 v00000207d9a20d70_0, 0, 1;
    %load/vec4 v00000207d9a20730_0;
    %store/vec4 v00000207d9a21b30_0, 0, 8;
    %load/vec4 v00000207d9a20d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.6, 8;
    %load/vec4 v00000207d9a1fdd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000207d9a1fdd0_0, 0, 24;
    %load/vec4 v00000207d9a21b30_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_72.8, 8;
    %load/vec4 v00000207d9a21b30_0;
    %addi 1, 0, 8;
    %jmp/1 T_72.9, 8;
T_72.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_72.9, 8;
 ; End of false expr.
    %blend;
T_72.9;
    %store/vec4 v00000207d9a21b30_0, 0, 8;
    %jmp T_72.7;
T_72.6 ;
    %load/vec4 v00000207d9a1fdd0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_72.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000207d9a1fdd0_0, 0, 24;
    %jmp T_72.11;
T_72.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a21450_0, 0, 32;
T_72.12 ;
    %load/vec4 v00000207d9a1fdd0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_72.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000207d9a21b30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_72.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.14, 9;
    %load/vec4 v00000207d9a21450_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_72.14;
    %flag_set/vec4 8;
    %jmp/0xz T_72.13, 8;
    %load/vec4 v00000207d9a1fdd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000207d9a1fdd0_0, 0, 24;
    %load/vec4 v00000207d9a21b30_0;
    %subi 1, 0, 8;
    %store/vec4 v00000207d9a21b30_0, 0, 8;
    %load/vec4 v00000207d9a21450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a21450_0, 0, 32;
    %jmp T_72.12;
T_72.13 ;
T_72.11 ;
T_72.7 ;
    %load/vec4 v00000207d9a21a90_0;
    %load/vec4 v00000207d9a21b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207d9a1fdd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207d9a20cd0_0, 0, 32;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_00000207d9a26a70;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a3a490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a389b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38690_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a382d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a38870_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_00000207d9a26a70;
T_74 ;
    %wait E_00000207d9959230;
    %load/vec4 v00000207d9a38910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v00000207d9a3a3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %vpi_call 4 295 "$display", "Default: Invalid neuron state encountered." {0 0 0};
    %jmp T_74.7;
T_74.2 ;
    %load/vec4 v00000207d9a384b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.11, 6;
    %vpi_call 4 246 "$display", "Default: Invalid feedfoward neuron state encountered." {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
    %jmp T_74.13;
T_74.8 ;
    %vpi_call 4 211 "$display", "State 0: Initializing..." {0 0 0};
    %vpi_call 4 213 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000207d9a384b0_0, v00000207d9a38370_0, v00000207d9a398b0_0, v00000207d9a3a210_0, v00000207d9a38cd0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a39ef0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a393b0_0, 0, 32;
    %jmp T_74.13;
T_74.9 ;
    %vpi_call 4 221 "$display", "State: %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000207d9a384b0_0, v00000207d9a38370_0, v00000207d9a398b0_0, v00000207d9a3a210_0, v00000207d9a38cd0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a38870_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
    %jmp T_74.13;
T_74.10 ;
    %vpi_call 4 229 "$display", "State: %d | zcounter %d | MUX_OUT = %h | MEM_OUT = %h | Z_RELU = %h | RELU_OUT = %h", v00000207d9a384b0_0, v00000207d9a393b0_0, v00000207d9a38370_0, v00000207d9a398b0_0, v00000207d9a3a210_0, v00000207d9a38cd0_0 {0 0 0};
    %load/vec4 v00000207d9a393b0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_74.14, 5;
    %load/vec4 v00000207d9a393b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207d9a393b0_0, 0, 32;
    %load/vec4 v00000207d9a39ef0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000207d9a39ef0_0, 0, 2;
    %jmp T_74.15;
T_74.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a38870_0, 0, 1;
    %load/vec4 v00000207d9a384b0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
T_74.15 ;
    %jmp T_74.13;
T_74.11 ;
    %load/vec4 v00000207d9a38cd0_0;
    %store/vec4 v00000207d9a39130_0, 0, 32;
    %vpi_call 4 242 "$display", "State: %d | RELU_OUT = %h | a = %h ", v00000207d9a384b0_0, v00000207d9a38cd0_0, v00000207d9a39130_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
    %jmp T_74.13;
T_74.13 ;
    %pop/vec4 1;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v00000207d9a38690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.17, 6;
    %vpi_call 4 263 "$display", "Default: Invalid deltafunction neuron state encountered." {0 0 0};
    %jmp T_74.19;
T_74.16 ;
    %load/vec4 v00000207d9a3a5d0_0;
    %store/vec4 v00000207d9a39ef0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a38690_0, 0, 2;
    %jmp T_74.19;
T_74.17 ;
    %load/vec4 v00000207d9a398b0_0;
    %store/vec4 v00000207d9a3a490_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38690_0, 0, 2;
    %jmp T_74.19;
T_74.19 ;
    %pop/vec4 1;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v00000207d9a382d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.21, 6;
    %vpi_call 4 279 "$display", "Default: Invalid backpropagation neuron state encountered." {0 0 0};
    %jmp T_74.23;
T_74.20 ;
    %load/vec4 v00000207d9a3a5d0_0;
    %store/vec4 v00000207d9a39ef0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a382d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a389b0_0, 0, 1;
    %jmp T_74.23;
T_74.21 ;
    %load/vec4 v00000207d9a398b0_0;
    %store/vec4 v00000207d9a3a490_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a382d0_0, 0, 2;
    %jmp T_74.23;
T_74.23 ;
    %pop/vec4 1;
    %jmp T_74.7;
T_74.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a384b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38690_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a382d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a389b0_0, 0, 1;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000207d995f770;
T_75 ;
    %delay 10000, 0;
    %load/vec4 v00000207d9a3a710_0;
    %inv;
    %store/vec4 v00000207d9a3a710_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_00000207d995f770;
T_76 ;
    %vpi_call 5 40 "$display", "=== Hidden Neuron Testbench ===" {0 0 0};
    %vpi_call 5 41 "$display", "Function: Multi-state neuron with feedforward, delta function, and backpropagation" {0 0 0};
    %vpi_call 5 42 "$display", "States: 00=Feedforward, 01=Delta, 10=Backprop, 11=Idle" {0 0 0};
    %vpi_call 5 43 "$display", "==================================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a3a710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a38550_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v00000207d9a38a50_0, 0, 128;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a39450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207d9a3a030_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38af0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %delay 20000, 0;
    %vpi_call 5 57 "$display", "\012--- Test Case 1: Feedforward State ---" {0 0 0};
    %vpi_call 5 58 "$display", "Testing feedforward calculation with ReLU activation" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a38550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 2164260864, 0, 33;
    %concati/vec4 2155872256, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 1065353216, 0, 31;
    %store/vec4 v00000207d9a38a50_0, 0, 128;
    %delay 200000, 0;
    %vpi_call 5 66 "$display", "Feedforward completed. Output a = %h", v00000207d9a3a850_0 {0 0 0};
    %vpi_call 5 69 "$display", "\012--- Test Case 2: Delta Function State ---" {0 0 0};
    %vpi_call 5 70 "$display", "Testing weight reading from memory" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000207d9a38af0_0, 0, 2;
    %delay 40000, 0;
    %vpi_call 5 76 "$display", "Delta function completed. Weight read = %h", v00000207d9a38b90_0 {0 0 0};
    %vpi_call 5 79 "$display", "\012--- Test Case 3: Backpropagation State ---" {0 0 0};
    %vpi_call 5 80 "$display", "Testing weight update with backpropagation" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 1036831949, 0, 32;
    %store/vec4 v00000207d9a39450_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000207d9a3a030_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a38af0_0, 0, 2;
    %delay 40000, 0;
    %vpi_call 5 88 "$display", "Backpropagation completed. Updated weight = %h", v00000207d9a38b90_0 {0 0 0};
    %vpi_call 5 91 "$display", "\012--- Test Case 4: Multiple Feedforward Cycles ---" {0 0 0};
    %vpi_call 5 92 "$display", "Testing multiple feedforward operations" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 2185232384, 0, 33;
    %concati/vec4 2181038080, 0, 32;
    %concati/vec4 2168455168, 0, 32;
    %concati/vec4 1082130432, 0, 31;
    %store/vec4 v00000207d9a38a50_0, 0, 128;
    %delay 200000, 0;
    %vpi_call 5 98 "$display", "Second feedforward completed. Output a = %h", v00000207d9a3a850_0 {0 0 0};
    %vpi_call 5 101 "$display", "\012--- Test Case 5: Edge Cases ---" {0 0 0};
    %vpi_call 5 102 "$display", "Testing with zero inputs and negative values" {0 0 0};
    %pushi/vec4 2147483648, 0, 64;
    %concati/vec4 3221225472, 0, 32;
    %concati/vec4 1073741824, 0, 32;
    %store/vec4 v00000207d9a38a50_0, 0, 128;
    %delay 200000, 0;
    %vpi_call 5 107 "$display", "Edge case feedforward completed. Output a = %h", v00000207d9a3a850_0 {0 0 0};
    %vpi_call 5 110 "$display", "\012--- Test Case 6: Disable/Enable Functionality ---" {0 0 0};
    %vpi_call 5 111 "$display", "Testing neuron enable/disable behavior" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207d9a38550_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 2155872256, 0, 33;
    %concati/vec4 2155872256, 0, 32;
    %concati/vec4 2155872256, 0, 32;
    %concati/vec4 1077936128, 0, 31;
    %store/vec4 v00000207d9a38a50_0, 0, 128;
    %delay 100000, 0;
    %vpi_call 5 118 "$display", "Neuron disabled. Output a = %h (should remain unchanged)", v00000207d9a3a850_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207d9a38550_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 5 122 "$display", "Neuron re-enabled. Output a = %h", v00000207d9a3a850_0 {0 0 0};
    %vpi_call 5 125 "$display", "\012--- Test Case 7: State Transitions ---" {0 0 0};
    %vpi_call 5 126 "$display", "Testing rapid state transitions" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38af0_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000207d9a38af0_0, 0, 2;
    %pushi/vec4 1045220557, 0, 32;
    %store/vec4 v00000207d9a39450_0, 0, 32;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v00000207d9a3a030_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %pushi/vec4 4261412864, 0, 34;
    %concati/vec4 4261412864, 0, 32;
    %concati/vec4 4261412864, 0, 32;
    %concati/vec4 1065353216, 0, 30;
    %store/vec4 v00000207d9a38a50_0, 0, 128;
    %delay 100000, 0;
    %vpi_call 5 142 "$display", "State transitions completed. Final output a = %h", v00000207d9a3a850_0 {0 0 0};
    %vpi_call 5 145 "$display", "\012--- Test Case 8: Idle State Reset ---" {0 0 0};
    %vpi_call 5 146 "$display", "Testing idle state reset functionality" {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000207d9a38730_0, 0, 2;
    %delay 40000, 0;
    %vpi_call 5 150 "$display", "Idle state completed. All internal states should be reset" {0 0 0};
    %vpi_call 5 152 "$display", "\012=== Hidden Neuron Test Complete ===" {0 0 0};
    %vpi_call 5 153 "$finish" {0 0 0};
    %end;
    .thread T_76;
    .scope S_00000207d995f770;
T_77 ;
    %vpi_call 5 158 "$monitor", "Time: %t | State: %b | Enable: %b | Output a: %h | Weight: %h", $time, v00000207d9a38730_0, v00000207d9a38550_0, v00000207d9a3a850_0, v00000207d9a38b90_0 {0 0 0};
    %end;
    .thread T_77;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../../miscellaneous.v";
    "../../alu.v";
    "../../neuron.v";
    "tb_hidden_neuron.v";
