INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sources_1/new/Incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Incrementer
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sources_1/new/Multiplexers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sources_1/imports/Desktop/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sources_1/imports/Desktop/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Desktop/Lab_3/Lab_3.srcs/sim_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
