
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.73

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency _333_/CLK ^
  -0.28 target latency delay_counter[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_isolation_on[2]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.19    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ domain_isolation_on[2]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13    0.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00    0.28 ^ domain_isolation_on[2]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.28   clock reconvergence pessimism
                          0.07    0.35   library removal time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: domain_isolate[1] (input port clocked by core_clock)
Endpoint: domain_isolation_on[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ domain_isolate[1] (in)
                                         domain_isolate[1] (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.09    0.24    0.22    0.42 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net7 (net)
                  0.24    0.00    0.42 ^ _275_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.09    0.10    0.52 v _275_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _118_ (net)
                  0.09    0.00    0.52 v _276_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.05    0.04    0.57 ^ _276_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _017_ (net)
                  0.05    0.00    0.57 ^ domain_isolation_on[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.09    0.06    0.13    0.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00    0.28 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.28   clock reconvergence pessimism
                         -0.01    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _333_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.19    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.40    0.26    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.64 ^ _333_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13   10.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00   10.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                          0.08   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: _333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00    0.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     3    0.11    0.26    0.63    0.92 ^ _333_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net30 (net)
                  0.26    0.00    0.92 ^ _214_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.30    1.21 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _062_ (net)
                  0.10    0.00    1.21 v _216_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.37    1.58 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.58 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.18    0.27    1.85 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.18    0.00    1.85 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.15    0.44    0.31    2.16 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.44    0.00    2.17 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.22    2.39 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.08    0.00    2.39 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.39   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.17   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: _333_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.19    0.19    0.19    0.39 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.19    0.00    0.39 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.40    0.26    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    0.64 ^ _333_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.64   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13   10.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00   10.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.28   clock reconvergence pessimism
                          0.08   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: _333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00    0.15 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00    0.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     3    0.11    0.26    0.63    0.92 ^ _333_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net30 (net)
                  0.26    0.00    0.92 ^ _214_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.30    1.21 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _062_ (net)
                  0.10    0.00    1.21 v _216_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.37    1.58 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.58 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.18    0.27    1.85 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.18    0.00    1.85 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.15    0.44    0.31    2.16 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.44    0.00    2.17 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.22    2.39 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.08    0.00    2.39 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.39   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.14    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.25    0.11    0.14   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.15 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.28 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00   10.28   clock reconvergence pessimism
                         -0.17   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.3584675788879395

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8423

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.21467743813991547

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9622

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.28 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ _333_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.63    0.92 ^ _333_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.30    1.21 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.37    1.58 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.27    1.85 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.31    2.16 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.22    2.39 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.39 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           2.39   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   10.28 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.28 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00   10.28   clock reconvergence pessimism
  -0.17   10.11   library setup time
          10.11   data required time
---------------------------------------------------------
          10.11   data required time
          -2.39   data arrival time
---------------------------------------------------------
           7.73   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: domain_isolation_on[1]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_isolation_on[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.51    0.79 ^ domain_isolation_on[1]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.07    0.86 v _275_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.05    0.91 ^ _276_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.91 ^ domain_isolation_on[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           0.91   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.28 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.28 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00    0.28   clock reconvergence pessimism
  -0.01    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.91   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2819

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2829

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.3866

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.7277

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
323.795357

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.19e-03   5.88e-03   2.24e-08   1.41e-02  37.3%
Combinational          1.26e-02   5.49e-03   4.32e-08   1.81e-02  48.1%
Clock                  3.66e-03   1.85e-03   1.31e-07   5.51e-03  14.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.45e-02   1.32e-02   1.96e-07   3.77e-02 100.0%
                          64.9%      35.1%       0.0%
