\doxysection{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/stm32g030xx.h File Reference}
\label{stm32g030xx_8h}\index{Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h@{Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h}}


CMSIS Cortex-\/\+M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for stm32g030xx devices.  


{\ttfamily \#include "{}core\+\_\+cm0plus.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32g0xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ DBG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Asynch Interrupt/\+Event Controller (EXTI) \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ TAMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM0\+PLUS\+\_\+\+REV}~0U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M0+ Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT}~1U
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}~2U
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0U
\item 
\#define \textbf{ TR1}~AWD1\+TR
\item 
\#define \textbf{ TR2}~AWD2\+TR
\item 
\#define \textbf{ TR3}~AWD3\+TR
\item 
\#define \textbf{ FLASH\+\_\+\+BASE}~(0x08000000\+UL)
\item 
\#define \textbf{ SRAM\+\_\+\+BASE}~(0x20000000\+UL)
\item 
\#define \textbf{ PERIPH\+\_\+\+BASE}~(0x40000000\+UL)
\item 
\#define \textbf{ IOPORT\+\_\+\+BASE}~(0x50000000\+UL)
\item 
\#define \textbf{ SRAM\+\_\+\+SIZE\+\_\+\+MAX}~(0x00002000\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+SIZE}~((($\ast$((uint32\+\_\+t $\ast$)\textbf{ FLASHSIZE\+\_\+\+BASE})) \& (0x007\+FU)) $<$$<$ 10U)
\item 
\#define \textbf{ APBPERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ AHBPERIPH\+\_\+\+BASE}~(\textbf{ PERIPH\+\_\+\+BASE} + 0x00020000\+UL)
\item 
\#define \textbf{ TIM3\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00000400\+UL)
\item 
\#define \textbf{ TIM14\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002000\+UL)
\item 
\#define \textbf{ RTC\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002800\+UL)
\item 
\#define \textbf{ WWDG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00002\+C00\+UL)
\item 
\#define \textbf{ IWDG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00003000\+UL)
\item 
\#define \textbf{ SPI2\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00003800\+UL)
\item 
\#define \textbf{ USART2\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00004400\+UL)
\item 
\#define \textbf{ I2\+C1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00005400\+UL)
\item 
\#define \textbf{ I2\+C2\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00005800\+UL)
\item 
\#define \textbf{ PWR\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00007000\+UL)
\item 
\#define \textbf{ TAMP\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x0000\+B000\+UL)
\item 
\#define \textbf{ SYSCFG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00010000\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012400\+UL)
\item 
\#define \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012708\+UL)
\item 
\#define \textbf{ ADC\+\_\+\+BASE}~(\textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE}) /$\ast$ Kept for legacy purpose $\ast$/
\item 
\#define \textbf{ TIM1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00012\+C00\+UL)
\item 
\#define \textbf{ SPI1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00013000\+UL)
\item 
\#define \textbf{ USART1\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00013800\+UL)
\item 
\#define \textbf{ TIM16\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00014400\+UL)
\item 
\#define \textbf{ TIM17\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00014800\+UL)
\item 
\#define \textbf{ DBG\+\_\+\+BASE}~(\textbf{ APBPERIPH\+\_\+\+BASE} + 0x00015800\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00000800\+UL)
\item 
\#define \textbf{ RCC\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00001000\+UL)
\item 
\#define \textbf{ EXTI\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00001800\+UL)
\item 
\#define \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00002000\+UL)
\item 
\#define \textbf{ CRC\+\_\+\+BASE}~(\textbf{ AHBPERIPH\+\_\+\+BASE} + 0x00003000\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000008\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x0000001\+CUL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000030\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000044\+UL)
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(\textbf{ DMA1\+\_\+\+BASE} + 0x00000058\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000004\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000008\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x0000000\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000010\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000100\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000104\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000108\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x0000010\+CUL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000080\+UL)
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}~(\textbf{ DMAMUX1\+\_\+\+BASE} + 0x00000140\+UL)
\item 
\#define \textbf{ GPIOA\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000000\+UL)
\item 
\#define \textbf{ GPIOB\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000400\+UL)
\item 
\#define \textbf{ GPIOC\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000800\+UL)
\item 
\#define \textbf{ GPIOD\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00000\+C00\+UL)
\item 
\#define \textbf{ GPIOF\+\_\+\+BASE}~(\textbf{ IOPORT\+\_\+\+BASE} + 0x00001400\+UL)
\item 
\#define \textbf{ PACKAGE\+\_\+\+BASE}~(0x1\+FFF7500\+UL)
\item 
\#define \textbf{ UID\+\_\+\+BASE}~(0x1\+FFF7590\+UL)
\item 
\#define \textbf{ FLASHSIZE\+\_\+\+BASE}~(0x1\+FFF75\+E0\+UL)
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})
\item 
\#define \textbf{ TIM14}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM14\+\_\+\+BASE})
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})
\item 
\#define \textbf{ TAMP}~((\textbf{ TAMP\+\_\+\+Type\+Def} $\ast$) \textbf{ TAMP\+\_\+\+BASE})
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})
\item 
\#define \textbf{ TIM16}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM16\+\_\+\+BASE})
\item 
\#define \textbf{ TIM17}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM17\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOF}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOF\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE})
\item 
\#define \textbf{ ADC}~(\textbf{ ADC1\+\_\+\+COMMON}) /$\ast$ Kept for legacy purpose $\ast$/
\item 
\#define \textbf{ DMA1\+\_\+\+Channel1}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Channel1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Channel2}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Channel2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Channel3}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Channel3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Channel4}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Channel4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Channel5}~((\textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Channel5\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel0}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel1}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel2}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel3}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel4}~((\textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator0}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator1}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator2}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Generator3}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Channel\+Status}~((\textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE})
\item 
\#define \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status}~((\textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def} $\ast$) \textbf{ DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE})
\item 
\#define \textbf{ DBG}~((\textbf{ DBG\+\_\+\+Type\+Def} $\ast$) \textbf{ DBG\+\_\+\+BASE})
\item 
\#define \textbf{ LSI\+\_\+\+STARTUP\+\_\+\+TIME}~130U
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOCAL}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+CCRDY}~\textbf{ ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+ISR\+\_\+\+EOSEQ}~(\textbf{ ADC\+\_\+\+ISR\+\_\+\+EOS})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOCALIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+CCRDYIE}~\textbf{ ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+IER\+\_\+\+EOSEQIE}~(\textbf{ ADC\+\_\+\+IER\+\_\+\+EOSIE})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL}~\textbf{ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMAEN}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMACFG}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+0}~(0x1U $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+1}~(0x2U $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+ALIGN}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CONT}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+WAIT}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DISCEN}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH}~\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR1\+\_\+\+AUTDLY}~(\textbf{ ADC\+\_\+\+CFGR1\+\_\+\+WAIT})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSE}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TOVS}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE}~\textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18}~\textbf{ ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+0}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+0}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+1}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+1}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+2}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+2}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+3}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+3}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+4}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+4}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+5}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+5}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+6}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+6}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+7}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+7}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+8}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+8}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+9}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+9}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+10}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+10}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+11}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+11}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+0}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+0}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+1}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+1}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+2}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+2}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+3}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+3}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+4}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+4}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+5}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+5}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+6}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+6}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+7}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+7}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+8}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+8}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+9}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+9}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+10}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+10}
\item 
\#define \textbf{ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+11}~\textbf{ ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+11}
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+0}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+0}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+1}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+1}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+2}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+2}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+3}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+3}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+4}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+4}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+5}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+5}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+6}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+6}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+7}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+7}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+8}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+8}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+9}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+9}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+10}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+10}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+11}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+11}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+0}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+0}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+1}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+1}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+2}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+2}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+3}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+3}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+4}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+4}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+5}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+5}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+6}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+6}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+7}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+7}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+8}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+8}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+9}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+9}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+10}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+10}
\item 
\#define \textbf{ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+11}~\textbf{ ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+11}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1}~\textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+9}~(0x200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+10}~(0x400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+11}~(0x800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+0}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+0}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+1}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+1}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+2}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+2}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+3}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+3}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+4}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+4}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+5}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+5}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+6}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+6}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+7}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+7}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+8}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+8}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+9}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+9}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+10}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+10}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+11}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+11}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+0}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+0}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+1}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+1}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+2}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+2}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+3}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+3}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+4}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+4}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+5}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+5}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+6}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+6}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+7}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+7}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+8}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+8}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+9}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+9}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+10}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+10}
\item 
\#define \textbf{ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+11}~\textbf{ ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+11}
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA}~\textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+3}~(0x0008\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+4}~(0x0010\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+5}~(0x0020\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+6}~(0x0040\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+7}~(0x0080\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+8}~(0x0100\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+9}~(0x0200\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+10}~(0x0400\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+11}~(0x0800\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+12}~(0x1000\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+13}~(0x2000\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+14}~(0x4000\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+15}~(0x8000\+UL $<$$<$ \textbf{ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}~\textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}~(0x00001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}~(0x00002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}~(0x00004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}~(0x00008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}~(0x00010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}~(0x00020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}~(0x00040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}~(0x00080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}~(0x00100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}~(0x00200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}~(0x00400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}~(0x00800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}~(0x01000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}~(0x02000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}~(0x04000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}~(0x08000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}~(0x10000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}~(0x20000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+18}~(0x40000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}~(0x7\+FFFFUL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}~\textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}~(0x00001\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}~(0x00002\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}~(0x00004\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}~(0x00008\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}~(0x00010\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}~(0x00020\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}~(0x00040\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}~(0x00080\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}~(0x00100\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}~(0x00200\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}~(0x00400\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}~(0x00800\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}~(0x01000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}~(0x02000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}~(0x04000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}~(0x08000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}~(0x10000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}~(0x20000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+18}~(0x40000\+UL $<$$<$ \textbf{ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT}~\textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+TSEN}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATEN}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Pos})
\item 
\#define \textbf{ ADC\+\_\+\+CCR\+\_\+\+LFMEN}~\textbf{ ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+DR\+\_\+\+DR}~\textbf{ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR}~\textbf{ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+RESET}~\textbf{ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE}~\textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}~\textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}~\textbf{ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT}~\textbf{ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}
\item 
\#define \textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos})
\item 
\#define \textbf{ CRC\+\_\+\+POL\+\_\+\+POL}~\textbf{ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}~\textbf{ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT}~\textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA}~\textbf{ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}
\item 
\#define \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos})
\item 
\#define \textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA}~\textbf{ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}~(0x3\+FUL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID}~\textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6}~\textbf{ DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6}~\textbf{ DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ}~\textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3}~\textbf{ DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos})
\item 
\#define \textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3}~\textbf{ DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15}~\textbf{ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15}~\textbf{ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15}~\textbf{ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF0}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF1}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF2}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF3}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF4}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF5}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF6}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF7}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF8}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF9}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF10}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF11}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF12}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF13}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF14}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF15}~\textbf{ EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF0}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF1}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF2}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF3}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF4}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF5}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF6}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF7}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF8}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF9}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF10}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF11}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF12}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF13}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF14}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF15}~\textbf{ EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0}~\textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1}~\textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2}~\textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3}~\textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4}~\textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5}~\textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6}~\textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7}~\textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8}~\textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9}~\textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10}~\textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11}~\textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12}~\textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13}~\textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14}~\textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15}~\textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}~(0x82\+A8\+FFFFUL $<$$<$ \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM}~\textbf{ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos})
\item 
\#define \textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31}~\textbf{ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY}~\textbf{ FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY1}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+SR\+\_\+\+CFGBSY}~\textbf{ FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PG}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PER}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK}~\textbf{ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}~(0x3\+FFFUL $<$$<$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD}~\textbf{ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}~\textbf{ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END}~\textbf{ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT}~\textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos})
\item 
\#define \textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END}~\textbf{ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15}~\textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\textbf{ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15}~\textbf{ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15}~\textbf{ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\textbf{ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\textbf{ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos})
\item 
\#define \textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15}~\textbf{ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN}~\textbf{ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}~\textbf{ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}~(0x3\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}~\textbf{ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}~(0x5\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}~\textbf{ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}~\textbf{ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}~\textbf{ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}~\textbf{ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}~\textbf{ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC}~\textbf{ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}~\textbf{ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}
\item 
\#define \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos})
\item 
\#define \textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}~\textbf{ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY}~\textbf{ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR}~\textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL}~\textbf{ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU}~\textbf{ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}
\item 
\#define \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos})
\item 
\#define \textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN}~\textbf{ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR}~\textbf{ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}~(0x2\+BUL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP6}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+APC}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWUL}~\textbf{ PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Msk}~(0x2\+BUL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+WP6}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS}~\textbf{ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}~(0x2\+BUL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF6}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI}~\textbf{ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF}~\textbf{ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}~(0x2\+BUL $<$$<$ \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF6}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF}~\textbf{ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU0}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU1}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU2}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU3}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU4}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU5}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU6}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU7}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU8}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU9}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU10}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU11}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU12}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU13}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU14}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU15}~\textbf{ PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD0}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD1}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD2}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD3}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD4}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD5}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD6}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD7}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD8}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD9}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD10}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD11}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD12}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD13}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD14}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD15}~\textbf{ PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD0}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD1}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD2}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD3}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD4}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD5}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD6}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD7}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD8}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD9}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD10}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD11}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD12}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD13}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD14}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD15}~\textbf{ PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU6}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU7}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU13}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU14}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU15}~\textbf{ PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD6}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD7}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD13}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD14}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD15}~\textbf{ PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU0}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU1}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU2}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU3}~\textbf{ PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3}~\textbf{ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU0}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU1}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU2}~\textbf{ PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD0}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD1}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Msk}
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Pos})
\item 
\#define \textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD2}~\textbf{ PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSION}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL}~\textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}~\textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+NONE}~(0x00000000\+UL)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}~\textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE}~\textbf{ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}~\textbf{ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC}~\textbf{ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST}~\textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST}~\textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST}~\textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST}~\textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST}~\textbf{ RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST}~\textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST}~\textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST}~\textbf{ RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST}~\textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST}~\textbf{ RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}~\textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}~\textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}~\textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}~\textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}~\textbf{ RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}~\textbf{ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}~\textbf{ RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}~\textbf{ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN}~\textbf{ RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}~\textbf{ RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}~\textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}~\textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}~\textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}~\textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}~\textbf{ RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN}~\textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN}~\textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN}~\textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN}~\textbf{ RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN}~\textbf{ RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN}~\textbf{ RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}~\textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos})
\item 
\#define \textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+WAKEUP\+\_\+\+SUPPORT}
\item 
\#define \textbf{ RTC\+\_\+\+BACKUP\+\_\+\+SUPPORT}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF}~\textbf{ RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\textbf{ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT}~\textbf{ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN}~\textbf{ RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+POL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BKP}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1H}~\textbf{ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1H}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+FMT}~\textbf{ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\textbf{ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON}~\textbf{ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\textbf{ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY}~\textbf{ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM}~\textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~(0x001\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~(0x002\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~(0x004\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~(0x008\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~(0x010\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~(0x020\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~(0x040\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~(0x080\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~(0x100\+UL $<$$<$ \textbf{ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\textbf{ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}~(0x7\+FFFUL $<$$<$ \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\textbf{ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+TSF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF}~\textbf{ RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF}~\textbf{ RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos})
\item 
\#define \textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF}~\textbf{ RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6E}~\textbf{ TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG}~\textbf{ TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+0}~0x00000001U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+1}~0x00000002U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+2}~0x00000004U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+0}~0x00000008U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+1}~0x00000010U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+0}~0x00000020U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+1}~0x00000040U
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS}~\textbf{ TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE}~\textbf{ TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6F}~\textbf{ TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF}~\textbf{ TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6F}~\textbf{ TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+BKP0R}~\textbf{ TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+BKP1R}~\textbf{ TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+BKP2R}~\textbf{ TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+BKP3R}~\textbf{ TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}
\item 
\#define \textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos})
\item 
\#define \textbf{ TAMP\+\_\+\+BKP4R}~\textbf{ TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+S\+\_\+\+SUPPORT}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}~\textbf{ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX}~\textbf{ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+TXE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+UDR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+MODF}~\textbf{ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+OVR}~\textbf{ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+BSY}~\textbf{ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRE}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL}~\textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+DR\+\_\+\+DR}~\textbf{ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}~\textbf{ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}~\textbf{ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}~\textbf{ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN}~\textbf{ SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos})
\item 
\#define \textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}~\textbf{ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CDEN\+\_\+\+SUPPORT}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP}~\textbf{ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SRAM\+\_\+\+PE}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00010000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00020000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00040000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00080000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Pos})  /$\ast$ 0x00100000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00200000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00400000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Pos})   /$\ast$ 0x00800000 $\ast$/
\item 
\#define \textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN}~\textbf{ SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG}~\textbf{ SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER}~\textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC}~\textbf{ SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC}~\textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF}~\textbf{ SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL}~\textbf{ SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0}~\textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1}~\textbf{ SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2}~\textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3}~\textbf{ SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15}~\textbf{ SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1}~\textbf{ SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2}~\textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3}~\textbf{ SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1}~\textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4}~\textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5}~\textbf{ SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC}~\textbf{ SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU}~\textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG}~\textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD}~\textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK}~\textbf{ SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC}~\textbf{ SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1}~\textbf{ SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2}~\textbf{ SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Pos})
\item 
\#define \textbf{ SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB}~\textbf{ SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+URS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}~\textbf{ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1S}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3N}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2}~\textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}~(0x10007\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}~(0x00001\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}~(0x00002\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}~(0x00004\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}~(0x10000\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}~(0x30007\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}~(0x00001\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}~(0x00002\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}~(0x00004\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+3}~(0x10000\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+4}~(0x20000\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP}~\textbf{ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE}~\textbf{ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+UIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+TIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+BIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF}~\textbf{ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+UG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+TG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+BG}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+EGR\+\_\+\+B2G}~\textbf{ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1S}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1M}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}~(0x1000\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2S}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2M}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}~(0x1000\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1F}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2F}~\textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3S}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3M}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}~(0x1000\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4S}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4M}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}~(0x1000\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3F}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4F}~\textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5M}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}~(0x1000\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}~(0x1007\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6M}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}~(0x0001\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}~(0x0002\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}~(0x0004\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}~(0x1000\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}~\textbf{ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6E}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6P}~\textbf{ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT}~\textbf{ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY}~\textbf{ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC}~\textbf{ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR}~\textbf{ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+RCR\+\_\+\+REP}~\textbf{ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1}~\textbf{ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2}~\textbf{ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3}~\textbf{ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4}~\textbf{ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}~(0x\+FFFFFFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}~\textbf{ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6}~\textbf{ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}~(0x80\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2F}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2E}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2P}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID}~\textbf{ TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA}~\textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL}~\textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB}~\textbf{ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR}~\textbf{ TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2E}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1P}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2P}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL}~\textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}~\textbf{ TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos})
\item 
\#define \textbf{ TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR}~\textbf{ TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL}~\textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL}~\textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINE}~\textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1E}~\textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2E}~\textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINP}~\textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1P}~\textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2P}~\textbf{ TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos})
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINE}~\textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1E}~\textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos})
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2E}~\textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos})
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINP}~\textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1P}~\textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos})
\item 
\#define \textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2P}~\textbf{ TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL}~\textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+UESM}~\textbf{ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PS}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+PCE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}~(0x10001\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+M}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M0}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+MME}~\textbf{ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8}~\textbf{ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT}~\textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT}~\textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+M1}~\textbf{ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN}~\textbf{ USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}~(30U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}~(31U)
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE}~\textbf{ USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS}~\textbf{ USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP}~\textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP}~\textbf{ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV}~\textbf{ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV}~\textbf{ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV}~\textbf{ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST}~\textbf{ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN}~\textbf{ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR2\+\_\+\+ADD}~\textbf{ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+EIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IREN}~\textbf{ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP}~\textbf{ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL}~\textbf{ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+NACK}~\textbf{ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN}~\textbf{ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS}~\textbf{ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEM}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+DEP}~\textbf{ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT}~\textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS}~\textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}~(28U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE}~\textbf{ USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}~(29U)
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG}~\textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+BRR\+\_\+\+BRR}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC}~\textbf{ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+GTPR\+\_\+\+GT}~\textbf{ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}~(0x\+FFFFFFUL $<$$<$ \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO}~\textbf{ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN}~\textbf{ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+ABRRQ}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+SBKRQ}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+MMRQ}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+RXFRQ}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ USART\+\_\+\+RQR\+\_\+\+TXFRQ}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+PE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+FE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+NE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ORE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TC}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CTS}~\textbf{ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+UDR}~\textbf{ USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}~(14U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY}~\textbf{ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+CMF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}~(19U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RWU}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+WUF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}~(22U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+REACK}~\textbf{ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}~(23U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}~(24U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}~(25U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}~(26U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT}~\textbf{ USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}~(27U)
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT}~\textbf{ USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+PECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+FECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+NECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}~(3U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}~(4U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}~(5U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}~(6U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}~(8U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}~(13U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}~(20U)
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF}~\textbf{ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+RDR\+\_\+\+RDR}~\textbf{ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+TDR\+\_\+\+TDR}~\textbf{ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER}~\textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos})
\item 
\#define \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+3}~(0x8\+UL $<$$<$ \textbf{ USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+T}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA}~\textbf{ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}~(0x7\+FUL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+W}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}~(0x01\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}~(0x02\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}~(0x04\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}~(0x08\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}~(0x10\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}~(0x20\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}~(0x40\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}~(0x2\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+2}~(0x4\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI}~\textbf{ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos})
\item 
\#define \textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF}~\textbf{ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\textbf{ DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\textbf{ DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~\textbf{ DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Pos}~(21U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Pos}~(15U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos})
\item 
\#define \textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}~\textbf{ DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ ADC1})
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ ADC1\+\_\+\+COMMON})
\item 
\#define \textbf{ IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ CRC})
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ DMAMUX1})
\item 
\#define \textbf{ IS\+\_\+\+DMAMUX\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~\textbf{ IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ RTC})
\item 
\#define \textbf{ IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ I2\+C1}))
\item 
\#define \textbf{ IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ I2\+C1}))
\item 
\#define \textbf{ IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ SPI1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)~(0)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+OCCS\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ TIM1})
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ TIM1}))
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+TISEL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}(INSTANCE)~(((INSTANCE) == \textbf{ TIM1}))
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+USART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ USART1})
\item 
\#define \textbf{ IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ USART1})
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ USART1})
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ USART1})
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+SPI\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+FIFO\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ USART1})
\item 
\#define \textbf{ IS\+\_\+\+IRDA\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ USART1})
\item 
\#define \textbf{ IS\+\_\+\+LPUART\+\_\+\+INSTANCE}(INSTANCE)~(0U)
\item 
\#define \textbf{ IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ IWDG})
\item 
\#define \textbf{ IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == \textbf{ WWDG})
\item 
\#define \textbf{ SVC\+\_\+\+IRQn}~\textbf{ SVCall\+\_\+\+IRQn}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ IRQn\+\_\+\+Type} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+IRQn} = -\/14
, \textbf{ Hard\+Fault\+\_\+\+IRQn} = -\/13
, \textbf{ SVCall\+\_\+\+IRQn} = -\/5
, \textbf{ Pend\+SV\+\_\+\+IRQn} = -\/2
, \newline
\textbf{ Sys\+Tick\+\_\+\+IRQn} = -\/1
, \textbf{ WWDG\+\_\+\+IRQn} = 0
, \textbf{ RTC\+\_\+\+TAMP\+\_\+\+IRQn} = 2
, \textbf{ FLASH\+\_\+\+IRQn} = 3
, \newline
\textbf{ RCC\+\_\+\+IRQn} = 4
, \textbf{ EXTI0\+\_\+1\+\_\+\+IRQn} = 5
, \textbf{ EXTI2\+\_\+3\+\_\+\+IRQn} = 6
, \textbf{ EXTI4\+\_\+15\+\_\+\+IRQn} = 7
, \newline
\textbf{ DMA1\+\_\+\+Channel1\+\_\+\+IRQn} = 9
, \textbf{ DMA1\+\_\+\+Channel2\+\_\+3\+\_\+\+IRQn} = 10
, \textbf{ DMA1\+\_\+\+Ch4\+\_\+5\+\_\+\+DMAMUX1\+\_\+\+OVR\+\_\+\+IRQn} = 11
, \textbf{ ADC1\+\_\+\+IRQn} = 12
, \newline
\textbf{ TIM1\+\_\+\+BRK\+\_\+\+UP\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn} = 13
, \textbf{ TIM1\+\_\+\+CC\+\_\+\+IRQn} = 14
, \textbf{ TIM3\+\_\+\+IRQn} = 16
, \textbf{ TIM14\+\_\+\+IRQn} = 19
, \newline
\textbf{ TIM16\+\_\+\+IRQn} = 21
, \textbf{ TIM17\+\_\+\+IRQn} = 22
, \textbf{ I2\+C1\+\_\+\+IRQn} = 23
, \textbf{ I2\+C2\+\_\+\+IRQn} = 24
, \newline
\textbf{ SPI1\+\_\+\+IRQn} = 25
, \textbf{ SPI2\+\_\+\+IRQn} = 26
, \textbf{ USART1\+\_\+\+IRQn} = 27
, \textbf{ USART2\+\_\+\+IRQn} = 28
 \}
\begin{DoxyCompactList}\small\item\em stm32g030xx Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section} \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for stm32g030xx devices. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
This file contains\+:
\begin{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripheral\textquotesingle{}s registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018-\/2021 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 