{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "mount_file_id": "1GJW56ktcBS-xIQi4KNclvlobjWMHQ9LI",
      "authorship_tag": "ABX9TyPK46ffY+Ld32dgZoIRwVXm",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/Upama-giri/firstLLM_project/blob/main/day2_RAG_Basics.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## objectives\n",
        "to develop a document loader to insert custom knowledges to llm,to convert text into numerical value i.e embeddings\n",
        ".vectorstore database(to store embeddings)\n",
        "to perform qa model based upon the custom knowledge\n",
        ".similarity algorithm\n",
        ".context retreval\n",
        ".llm call"
      ],
      "metadata": {
        "id": "sE-wqXdX6EBP"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### step1 document loader"
      ],
      "metadata": {
        "id": "2_SENtkZCuHJ"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install langchain-community\n",
        "!pip install pypdf"
      ],
      "metadata": {
        "id": "CdDA2VGbAptn"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from langchain_community.document_loaders import PyPDFLoader\n",
        "loader = PyPDFLoader(\"/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf\")\n",
        "docs = loader.load()\n",
        "print(docs)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "4GHu_lMEDDJL",
        "outputId": "a8041acb-583a-4313-bfaa-cd6c3754cdf1"
      },
      "execution_count": 40,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "[Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 0, 'page_label': '1'}, page_content='CHAPTER 4 \\nINTERFACING A/D AND D/A CONVERTERS  \\nPrepared by : Asst. Professor Sanjivan Satyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 1, 'page_label': '2'}, page_content='Introduction \\n• Even though an analog signal may represent a real \\nphysical parameter like temperature, pressure etc, it is \\ndifficult to process or store the analog signal for later \\nuse without introducing a considerable error.  \\n• Therefore, in microprocessor based industrial products, \\nit is necessary to translate an analog signal into digital \\nsignal.  \\n• The electronic circuit that translates an analog signal \\ninto digital signal is called ADC (Analog to Digital \\nConverter). Similarly a digital signal needs to be \\ntranslated into an analog signal to represent a physical \\nquantity; this translator is called DAC (Digital to Analog \\nConverter). \\n \\n2 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 2, 'page_label': '3'}, page_content='General Block Diagram of ADC \\n3 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 3, 'page_label': '4'}, page_content='Analog input versus digital output \\n-Fig shows the graph of \\nthe analog input \\nvoltage (0-1)V and the \\ncorresponding digital \\noutput signal. \\n-Fig shows 8(23)discrete output states from 000 to 111 each state being 1/8 V \\napart. This is known as the resolution of the converter \\n \\n4 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 4, 'page_label': '5'}, page_content='6 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 5, 'page_label': '6'}, page_content='Errors in ADC and DAC \\nDynamic Errors  \\n - Conversion time  \\n - Delay time  \\n - Settling time'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 6, 'page_label': '7'}, page_content='Errors… \\n• Static Errors   \\n–Differential Linearity \\n–Monotonicity \\n–Integral Linearity \\n• Best St. Line Linearity \\n• End Point Linearity  \\n• Absolute Linearity \\n– Zero Error \\n– Full Scale Error \\n– Gain Error'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 7, 'page_label': '8'}, page_content='1. Dynamic Errors  \\nA. Conversion Time \\n• It is the elapsed time between the command to perform a \\nconversion and the appearance at the converter output of the \\ncomplete digital representation of the analog input value.  \\nB. Delay Time \\n• It is the time interval between the instant when the digital input \\nchanges and the instant when the analog output passes a specified \\nvalue that is close to its initial value. \\nC. Settling Time \\n• When the output of DAC changes from one value to another, it \\ntypically overshoots the new value and may oscillate briefly around \\nthat new value before it settles to a constant value. \\n•  It is the time interval between the instant when the analog output \\npasses a specified value and the instant when the analog output \\nenters for a last time a specified error band about its final value.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 8, 'page_label': '9'}, page_content=''), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 9, 'page_label': '10'}, page_content='2. Static Errors \\nA. Differential Linearity \\n• It is a measure of the \\nseparation between \\nadjacent levels.  \\n• Differential linearity \\nmeasures the bit-to-bit \\ndeviations from ideal \\noutput steps rather than \\nentire output range. \\n• If  Vs  is the ideal change \\nand Vcx  is the actual \\nchange, then the \\ndifferential linearity can \\nbe expressed as: \\n  [(VCX - VS)/VS]*100%'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 10, 'page_label': '11'}, page_content='B. Monotonicity  \\n• In a D/A converter; means \\nthat as the digital input to \\nthe converter increases \\nover its full scale range, \\nthe analog output never \\nexhibit a decrease \\nbetween one conversion \\nstep and next.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 11, 'page_label': '12'}, page_content='C. Integral Linearity \\n• It is the maximum \\ndeviation of the \\noutput of a D/A for \\nany given input code \\nfrom a straight line \\ndrawn from its ideal \\nminimum to its ideal \\nmaximum.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 12, 'page_label': '13'}, page_content='I. Absolute Linearity  \\n• It is measured by assuming that the output of a D/A will begin at \\nzero and end at full scale. \\n• The actual outputs are compared with a line drawn through these \\ntwo points.  \\na. Zero Error \\n• It is the difference between the actual output and zero when the \\ndigital word for a zero output is applied.  \\nb. Full Scale Error \\n• It is the difference between the actual and the ideal voltage when \\nthe digital word for a full scale output is applied.  \\ni. Gain Error (Scale Factor Non-Linearity) \\n• It is the difference between the gains of the actual static and ideal \\ninput output characteristics.  \\nii. Offset Error  \\n• Offset error adds a constant value to output.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 13, 'page_label': '14'}, page_content='II. Best Straight Line Linearity \\nIt depicts the accuracy of a D/A in \\nterms of the deviation from the ideal \\noutput range without regard to zero \\nor full scale errors.  \\nIII. End Point Linearity \\nIt uses a straight line through \\nthe actual end points instead \\nof the ideal points.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 14, 'page_label': '15'}, page_content='Selection of DAC or ADC (Design Requirements)  \\n• Resolution \\n• Linearity \\n• DAC: Settling Time \\n• ADC: Conversion Time \\n• Accuracy \\n• Cost  \\n16 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 15, 'page_label': '16'}, page_content='1. Interfacing an 8-Bit ADC using Status Check  \\n17 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 16, 'page_label': '17'}, page_content='Program \\n \\n     OUT 82H; start Conversion \\nTest: IN 80H; Read Data Ready Status \\n      RAR; Rotate Do into carry \\n \\n       JC TEST: If Do = 1, Conversion is not yet  \\n       complete go back and check \\n       IN 81H ; Read Output and save It in accumulator \\n           RET \\n18 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 17, 'page_label': '18'}, page_content='2. Interfacing an 8-Bit ADC using Interrupt  \\n19 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 18, 'page_label': '19'}, page_content='• The converter requires a clock at CLK IN; the frequency range can be from 100 KHZ \\nto 800 KHZ.  \\n• The user has two options; either to connect an external clock at CLK IN or to use \\nthe built in internal clock by connecting a register and a capacitor externally at pins \\n19 & 4 respectively.  \\n• The frequency is calculated by using the formula F = 1 / 1.1 RC. \\n• The ADC0801 is designed to be microprocessor compatible. It has three control \\nsignals: WR’, CS’ and RD’ that are used for interfacing. \\n• To start conversion, the WR’ and CS’ are asserted low. \\n• When WR’ goes low, the internal SAR is reset and the output lines go into the high \\nimpedance state.  \\n• When WR’ makes transition from low to high, the conversion begins. \\n• When the conversion is completed, the INTR is asserted low and the data are \\nplaced on output lines \\n•  INTR signal can be used to interrupt the processor.  \\n• When the processor reads the data by asserting RD’, the INTR is set. \\n• When Vcc is +5V, the input voltage can range from 0V to 5V and the corresponding  \\noutput will be from 00H to FFH.  \\n20 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 19, 'page_label': '20'}, page_content='Programming concept: \\n \\n-Initialize stack \\n-Enable EI \\n-Unmask RST 6.5(SIM) \\n-Initialize a conversion by writing \\nto port 8000H \\n-Memory-pointer for storing \\ndata. \\n21 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 20, 'page_label': '21'}, page_content='• Given the interfacing circuit to read from an ADC using 8255 in memory –\\nmapped I/0 \\n– Set up Port A to read data \\n– Set up bit PC0 to start conversion and bit PC7 to read the ready \\nstatus of the converter \\n \\n22 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 21, 'page_label': '22'}, page_content='23 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 22, 'page_label': '23'}, page_content='Sample and Hold Circuit \\n \\n• Definition: The Sample and Hold circuit is an electronic circuit \\nwhich creates the samples of voltage given to it as input, and \\nafter that, it holds these samples for the definite time.  \\n• A sample and hold circuit is used before analog signal is fed to \\nADC, so that the value of analog can be kept constant and \\nconversion can be done with constant value \\n• The time during which sample and hold circuit generates the \\nsample of the input signal is called sampling time.  \\n• Similarly, the time duration of the circuit during which it holds \\nthe sampled value is called holding time. \\n• Sampling time is generally between 1µs to 14 µs while the \\nholding time can assume any value as required in the application \\n24 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 23, 'page_label': '24'}, page_content='• The capacitor present in circuit charges to its peak value when \\nthe switch is opened, i.e. during sampling and holds the sampled \\nvoltage when the switch is closed. \\n25 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 24, 'page_label': '25'}, page_content='26 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 25, 'page_label': '26'}, page_content='Quantization  \\n • It is the process of converting an input function \\nhaving continuous values to an output having only \\ndiscrete values \\n27 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 26, 'page_label': '27'}, page_content='Sampling Rate \\n28 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 27, 'page_label': '28'}, page_content='Sampling Theorem \\n29 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 28, 'page_label': '29'}, page_content='Aliasing Effect \\n30 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 29, 'page_label': '30'}, page_content='Dither \\n31 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 30, 'page_label': '31'}, page_content='DAC(Digital to Analog Converter) \\n32 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 31, 'page_label': '32'}, page_content='33 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 32, 'page_label': '33'}, page_content='Interfacing 8-Bit DAC with 8085 \\n \\nDesign an output port with the address FFH to interface the 1408 DAC that is calibrated for \\n0-10V range.  \\n \\n34 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 33, 'page_label': '34'}, page_content='The total reference current source is determined by resistor R14 and the voltage Vref . The \\nresistor R15 is generally equal to R14 to match the impedance of the reference source. \\n \\nThe output I0 is calculated as   \\nSince     \\n35 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 34, 'page_label': '35'}, page_content='36 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 35, 'page_label': '36'}, page_content='• Program Description: This program outputs 00 to FF continuously to the DAC. The \\nanalog output of the DAC starts at 0 and increases up to 10 V (approx.) as a ramp. When \\nthe accumulator contents go to 0, the next cycle begins; thus the ramp signal is \\ngenerated continuously. The ramp output of the DAC can be observed on an \\noscilloscope with an external sync.  \\n \\n• The delay in the program is necessary for two reasons; \\n  \\n– The time needed for a microprocessor to execute an output loop is likely to be less than \\nthe settling time of ADC \\n– The slope of the ramp can be varied by changing the delay.  \\n \\n \\n \\n \\n  \\n \\n37 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 36, 'page_label': '37'}, page_content='Explain the operation of the 1408 which is calibrated for a bipolar \\nrange ± 5 V.  Calculate output voltage V0 If the Input is 100000002   \\n38 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 37, 'page_label': '38'}, page_content='The 1408 is calibrated for the bipolar range from -5V to +5V by adding the resistor RB (5.0K) between \\nthe reference voltage VRef and the output pin 4. RB supplies 1mA (VRef/RB) current to the output in \\nthe opposite direction of the current generated by input signal. \\nHere,  IO’ = IO – VRef/RB \\n When input signal is zero, \\n \\n   VO = IO’ RF \\n         = (IO – VRef/RB) RF \\n         = (0 – 5V/5K) 5K  \\n         =-5V \\n  \\nWhen the input = 1000 0000, output VO is \\nVO = IO’ RF \\n  = (IO – VRef/RB) RF \\n  = (VRef/R14 * A1/2 - VRef/RB) RF [A8 to A2 = 0] \\n  = (5V/2.5K * 1/2 – 5V/5K) 5K \\n  = (1mA-1mA) 5K \\n  = 0V \\n \\n39 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 38, 'page_label': '39'}, page_content='Microprocessor Compatible DAC \\n40 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 39, 'page_label': '40'}, page_content='• In response to the growing need for interfacing DAC with \\nthe microprocessor, specially designed microprocessor-\\ncompatible DAC are available.  \\n \\n• These DAC generally include a latch on the chip, thus \\neliminating the need for an external latch.  \\n \\n• To interface a device with the microprocessor, two signals \\nare required: Chip Select (CS’) and Chip Enable (CE ‘). \\n \\n• In the figure shown above, the address line A7 through \\ninverter is used for Chip Select, which assigns port address \\n80H (assuming all other address lines 0) to the DAC port.  \\n41 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 40, 'page_label': '41'}, page_content='Timing Diagram \\n42 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 41, 'page_label': '42'}, page_content='• Figure above shows the timing of latching data in \\nrelation to the control signals.  \\n \\n• When both signals CS’ and CE’ are at logic 0, the latch \\nis transparent, meaning the input is transferred to \\nthe DAC.  \\n \\n• When either CS’ or CE’ goes logic 1, input is latched in \\nthe register and held until both control signals go to \\nlogic 0. \\n \\n43 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 42, 'page_label': '43'}, page_content='Interfacing 10-Bit DAC with 8085 \\n44 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 43, 'page_label': '44'}, page_content='• AD7522 is a CMOS 10-bit DAC consists of an input \\nbuffer and a holding register.  \\n• 10 bits are loaded into the input register in two \\nsteps using two output ports.   \\n• The low-order 8-bits are loaded with the control \\nline LBS and remaining 2-bits are loaded with the \\ncontrol line HBS.  \\n• Then all 10-bits are switched into a holding register \\nfor conversion by enabling LDAC line.  \\n• When a data byte is sent to the port address \\n8000H in a memory map I/O, the WR’ and IO/M’ \\nsignals go low along with A0 and the line LBS is \\nenabled.  \\n• Similarly, the address  8001H enables lines HBS \\nand LDAC.  \\n45 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 44, 'page_label': '45'}, page_content='Timing Diagram \\n46 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 45, 'page_label': '46'}, page_content='Program \\n LXI B, 03FFH; Load 10-bit at logic 1 in BC register \\n LXI H, 8000H; Load HL with port address for lower \\n   8-bits \\n MOV M, C; Load 8-bits D7-D0 in the DAC \\n INX H;  Point to port address 8001H \\n MOV M, B; Load two bits D9 and D10 and  \\n  switch all ten bits for conversion \\n HLT \\n47 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 46, 'page_label': '47'}, page_content='Interfacing 12-bit DAC to 8-bit Data Bus  \\n48 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 47, 'page_label': '48'}, page_content='• The END \\n49 Prepared by : Asst. Professor Sanjivan \\nSatyal')]\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from langchain.prompts import PromptTemplate"
      ],
      "metadata": {
        "id": "Oh5eTVHkFg5N"
      },
      "execution_count": 41,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "template = \"\"\"\n",
        "Answer the question based on the context below. \\\n",
        "If the context is not relevent, Just reply \"sorry \\\n",
        "currently I'm in learning process, can you please \\\n",
        "try it later?\"\n",
        "Context: {context}\n",
        "Question: {question}\n",
        "\"\"\"\n",
        "prompt = PromptTemplate(template=template)\n",
        "print(prompt.format(context=\"Here is some context\",question=\"Here is a question\"))"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Juow3WXkFuOo",
        "outputId": "9bd8b7ea-ba56-4b7b-cd7f-77f319bca543"
      },
      "execution_count": 42,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "Answer the question based on the context below. If the context is not relevent, Just reply \"sorry currently I'm in learning process, can you please try it later?\"\n",
            "Context: Here is some context\n",
            "Question: Here is a question\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# create  a llm model\n",
        "!pip install langchain_google_genai\n",
        "import google.generativeai as genai\n",
        "from google.colab import userdata"
      ],
      "metadata": {
        "id": "b2VPC3k_IjEZ"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "Ud1lPm49Idu2"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from langchain_google_genai import ChatGoogleGenerativeAI\n",
        "api_key = userdata.get('gemini_api_key')\n",
        "api_key"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 35
        },
        "id": "mzTeJ_6mGzFA",
        "outputId": "4cbfc8f4-8bed-450d-afe7-15afb721eba5"
      },
      "execution_count": 44,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "'AIzaSyBCBw1AzRAIYJZ5ITThkFqpvx726CGTquk'"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "string"
            }
          },
          "metadata": {},
          "execution_count": 44
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "llm = ChatGoogleGenerativeAI(\n",
        "    google_api_key=api_key,\n",
        "    model=\"gemini-2.5-flash\",\n",
        "    temperature=0.2,\n",
        "    max_tokens=2000,\n",
        "    # other parameter .. you can define if necessary\n",
        "    )"
      ],
      "metadata": {
        "id": "Kg14IRUjJP1k"
      },
      "execution_count": 45,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "llm_chain= prompt | llm\n",
        "response = llm_chain.invoke({\"context\":\"The name of instructor is rebanta\",\"question\":\"what is the name of instructor\"})\n",
        "response.content"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 35
        },
        "id": "eA4lI-XwJzhh",
        "outputId": "b6ae4c85-a798-4b63-9995-6f4173dec172"
      },
      "execution_count": 46,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "'rebanta'"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "string"
            }
          },
          "metadata": {},
          "execution_count": 46
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "### step 2 : load the documents, split it and store it in vector database\n",
        "-In this case, we are using ChromaDB as a vector store"
      ],
      "metadata": {
        "id": "jygvSO52ML75"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install langchain_chroma"
      ],
      "metadata": {
        "id": "uGr6N61VKiC4"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from langchain_chroma import Chroma\n",
        "from langchain_text_splitters import RecursiveCharacterTextSplitter\n",
        "from langchain_google_genai import GoogleGenerativeAIEmbeddings"
      ],
      "metadata": {
        "id": "dkGS5VGQMvTB"
      },
      "execution_count": 48,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "embeddings = GoogleGenerativeAIEmbeddings(\n",
        "    google_api_key=api_key,\n",
        "    model=\"models/embedding-001\"\n",
        "    )"
      ],
      "metadata": {
        "id": "d7UPLFVINd_q"
      },
      "execution_count": 49,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "text_splitter = RecursiveCharacterTextSplitter(chunk_size=1000, chunk_overlap=200)\n",
        "splits= text_splitter.split_documents(docs)\n",
        "print(splits)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "FVtt_px8NsC1",
        "outputId": "bb51ee77-dfc9-487a-bf13-c185b806b2c7"
      },
      "execution_count": 50,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "[Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 0, 'page_label': '1'}, page_content='CHAPTER 4 \\nINTERFACING A/D AND D/A CONVERTERS  \\nPrepared by : Asst. Professor Sanjivan Satyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 1, 'page_label': '2'}, page_content='Introduction \\n• Even though an analog signal may represent a real \\nphysical parameter like temperature, pressure etc, it is \\ndifficult to process or store the analog signal for later \\nuse without introducing a considerable error.  \\n• Therefore, in microprocessor based industrial products, \\nit is necessary to translate an analog signal into digital \\nsignal.  \\n• The electronic circuit that translates an analog signal \\ninto digital signal is called ADC (Analog to Digital \\nConverter). Similarly a digital signal needs to be \\ntranslated into an analog signal to represent a physical \\nquantity; this translator is called DAC (Digital to Analog \\nConverter). \\n \\n2 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 2, 'page_label': '3'}, page_content='General Block Diagram of ADC \\n3 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 3, 'page_label': '4'}, page_content='Analog input versus digital output \\n-Fig shows the graph of \\nthe analog input \\nvoltage (0-1)V and the \\ncorresponding digital \\noutput signal. \\n-Fig shows 8(23)discrete output states from 000 to 111 each state being 1/8 V \\napart. This is known as the resolution of the converter \\n \\n4 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 4, 'page_label': '5'}, page_content='6 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 5, 'page_label': '6'}, page_content='Errors in ADC and DAC \\nDynamic Errors  \\n - Conversion time  \\n - Delay time  \\n - Settling time'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 6, 'page_label': '7'}, page_content='Errors… \\n• Static Errors   \\n–Differential Linearity \\n–Monotonicity \\n–Integral Linearity \\n• Best St. Line Linearity \\n• End Point Linearity  \\n• Absolute Linearity \\n– Zero Error \\n– Full Scale Error \\n– Gain Error'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 7, 'page_label': '8'}, page_content='1. Dynamic Errors  \\nA. Conversion Time \\n• It is the elapsed time between the command to perform a \\nconversion and the appearance at the converter output of the \\ncomplete digital representation of the analog input value.  \\nB. Delay Time \\n• It is the time interval between the instant when the digital input \\nchanges and the instant when the analog output passes a specified \\nvalue that is close to its initial value. \\nC. Settling Time \\n• When the output of DAC changes from one value to another, it \\ntypically overshoots the new value and may oscillate briefly around \\nthat new value before it settles to a constant value. \\n•  It is the time interval between the instant when the analog output \\npasses a specified value and the instant when the analog output \\nenters for a last time a specified error band about its final value.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 9, 'page_label': '10'}, page_content='2. Static Errors \\nA. Differential Linearity \\n• It is a measure of the \\nseparation between \\nadjacent levels.  \\n• Differential linearity \\nmeasures the bit-to-bit \\ndeviations from ideal \\noutput steps rather than \\nentire output range. \\n• If  Vs  is the ideal change \\nand Vcx  is the actual \\nchange, then the \\ndifferential linearity can \\nbe expressed as: \\n  [(VCX - VS)/VS]*100%'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 10, 'page_label': '11'}, page_content='B. Monotonicity  \\n• In a D/A converter; means \\nthat as the digital input to \\nthe converter increases \\nover its full scale range, \\nthe analog output never \\nexhibit a decrease \\nbetween one conversion \\nstep and next.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 11, 'page_label': '12'}, page_content='C. Integral Linearity \\n• It is the maximum \\ndeviation of the \\noutput of a D/A for \\nany given input code \\nfrom a straight line \\ndrawn from its ideal \\nminimum to its ideal \\nmaximum.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 12, 'page_label': '13'}, page_content='I. Absolute Linearity  \\n• It is measured by assuming that the output of a D/A will begin at \\nzero and end at full scale. \\n• The actual outputs are compared with a line drawn through these \\ntwo points.  \\na. Zero Error \\n• It is the difference between the actual output and zero when the \\ndigital word for a zero output is applied.  \\nb. Full Scale Error \\n• It is the difference between the actual and the ideal voltage when \\nthe digital word for a full scale output is applied.  \\ni. Gain Error (Scale Factor Non-Linearity) \\n• It is the difference between the gains of the actual static and ideal \\ninput output characteristics.  \\nii. Offset Error  \\n• Offset error adds a constant value to output.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 13, 'page_label': '14'}, page_content='II. Best Straight Line Linearity \\nIt depicts the accuracy of a D/A in \\nterms of the deviation from the ideal \\noutput range without regard to zero \\nor full scale errors.  \\nIII. End Point Linearity \\nIt uses a straight line through \\nthe actual end points instead \\nof the ideal points.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 14, 'page_label': '15'}, page_content='Selection of DAC or ADC (Design Requirements)  \\n• Resolution \\n• Linearity \\n• DAC: Settling Time \\n• ADC: Conversion Time \\n• Accuracy \\n• Cost  \\n16 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 15, 'page_label': '16'}, page_content='1. Interfacing an 8-Bit ADC using Status Check  \\n17 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 16, 'page_label': '17'}, page_content='Program \\n \\n     OUT 82H; start Conversion \\nTest: IN 80H; Read Data Ready Status \\n      RAR; Rotate Do into carry \\n \\n       JC TEST: If Do = 1, Conversion is not yet  \\n       complete go back and check \\n       IN 81H ; Read Output and save It in accumulator \\n           RET \\n18 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 17, 'page_label': '18'}, page_content='2. Interfacing an 8-Bit ADC using Interrupt  \\n19 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 18, 'page_label': '19'}, page_content='• The converter requires a clock at CLK IN; the frequency range can be from 100 KHZ \\nto 800 KHZ.  \\n• The user has two options; either to connect an external clock at CLK IN or to use \\nthe built in internal clock by connecting a register and a capacitor externally at pins \\n19 & 4 respectively.  \\n• The frequency is calculated by using the formula F = 1 / 1.1 RC. \\n• The ADC0801 is designed to be microprocessor compatible. It has three control \\nsignals: WR’, CS’ and RD’ that are used for interfacing. \\n• To start conversion, the WR’ and CS’ are asserted low. \\n• When WR’ goes low, the internal SAR is reset and the output lines go into the high \\nimpedance state.  \\n• When WR’ makes transition from low to high, the conversion begins. \\n• When the conversion is completed, the INTR is asserted low and the data are \\nplaced on output lines \\n•  INTR signal can be used to interrupt the processor.  \\n• When the processor reads the data by asserting RD’, the INTR is set.'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 18, 'page_label': '19'}, page_content='placed on output lines \\n•  INTR signal can be used to interrupt the processor.  \\n• When the processor reads the data by asserting RD’, the INTR is set. \\n• When Vcc is +5V, the input voltage can range from 0V to 5V and the corresponding  \\noutput will be from 00H to FFH.  \\n20 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 19, 'page_label': '20'}, page_content='Programming concept: \\n \\n-Initialize stack \\n-Enable EI \\n-Unmask RST 6.5(SIM) \\n-Initialize a conversion by writing \\nto port 8000H \\n-Memory-pointer for storing \\ndata. \\n21 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 20, 'page_label': '21'}, page_content='• Given the interfacing circuit to read from an ADC using 8255 in memory –\\nmapped I/0 \\n– Set up Port A to read data \\n– Set up bit PC0 to start conversion and bit PC7 to read the ready \\nstatus of the converter \\n \\n22 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 21, 'page_label': '22'}, page_content='23 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 22, 'page_label': '23'}, page_content='Sample and Hold Circuit \\n \\n• Definition: The Sample and Hold circuit is an electronic circuit \\nwhich creates the samples of voltage given to it as input, and \\nafter that, it holds these samples for the definite time.  \\n• A sample and hold circuit is used before analog signal is fed to \\nADC, so that the value of analog can be kept constant and \\nconversion can be done with constant value \\n• The time during which sample and hold circuit generates the \\nsample of the input signal is called sampling time.  \\n• Similarly, the time duration of the circuit during which it holds \\nthe sampled value is called holding time. \\n• Sampling time is generally between 1µs to 14 µs while the \\nholding time can assume any value as required in the application \\n24 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 23, 'page_label': '24'}, page_content='• The capacitor present in circuit charges to its peak value when \\nthe switch is opened, i.e. during sampling and holds the sampled \\nvoltage when the switch is closed. \\n25 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 24, 'page_label': '25'}, page_content='26 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 25, 'page_label': '26'}, page_content='Quantization  \\n • It is the process of converting an input function \\nhaving continuous values to an output having only \\ndiscrete values \\n27 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 26, 'page_label': '27'}, page_content='Sampling Rate \\n28 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 27, 'page_label': '28'}, page_content='Sampling Theorem \\n29 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 28, 'page_label': '29'}, page_content='Aliasing Effect \\n30 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 29, 'page_label': '30'}, page_content='Dither \\n31 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 30, 'page_label': '31'}, page_content='DAC(Digital to Analog Converter) \\n32 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 31, 'page_label': '32'}, page_content='33 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 32, 'page_label': '33'}, page_content='Interfacing 8-Bit DAC with 8085 \\n \\nDesign an output port with the address FFH to interface the 1408 DAC that is calibrated for \\n0-10V range.  \\n \\n34 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 33, 'page_label': '34'}, page_content='The total reference current source is determined by resistor R14 and the voltage Vref . The \\nresistor R15 is generally equal to R14 to match the impedance of the reference source. \\n \\nThe output I0 is calculated as   \\nSince     \\n35 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 34, 'page_label': '35'}, page_content='36 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 35, 'page_label': '36'}, page_content='• Program Description: This program outputs 00 to FF continuously to the DAC. The \\nanalog output of the DAC starts at 0 and increases up to 10 V (approx.) as a ramp. When \\nthe accumulator contents go to 0, the next cycle begins; thus the ramp signal is \\ngenerated continuously. The ramp output of the DAC can be observed on an \\noscilloscope with an external sync.  \\n \\n• The delay in the program is necessary for two reasons; \\n  \\n– The time needed for a microprocessor to execute an output loop is likely to be less than \\nthe settling time of ADC \\n– The slope of the ramp can be varied by changing the delay.  \\n \\n \\n \\n \\n  \\n \\n37 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 36, 'page_label': '37'}, page_content='Explain the operation of the 1408 which is calibrated for a bipolar \\nrange ± 5 V.  Calculate output voltage V0 If the Input is 100000002   \\n38 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 37, 'page_label': '38'}, page_content='The 1408 is calibrated for the bipolar range from -5V to +5V by adding the resistor RB (5.0K) between \\nthe reference voltage VRef and the output pin 4. RB supplies 1mA (VRef/RB) current to the output in \\nthe opposite direction of the current generated by input signal. \\nHere,  IO’ = IO – VRef/RB \\n When input signal is zero, \\n \\n   VO = IO’ RF \\n         = (IO – VRef/RB) RF \\n         = (0 – 5V/5K) 5K  \\n         =-5V \\n  \\nWhen the input = 1000 0000, output VO is \\nVO = IO’ RF \\n  = (IO – VRef/RB) RF \\n  = (VRef/R14 * A1/2 - VRef/RB) RF [A8 to A2 = 0] \\n  = (5V/2.5K * 1/2 – 5V/5K) 5K \\n  = (1mA-1mA) 5K \\n  = 0V \\n \\n39 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 38, 'page_label': '39'}, page_content='Microprocessor Compatible DAC \\n40 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 39, 'page_label': '40'}, page_content='• In response to the growing need for interfacing DAC with \\nthe microprocessor, specially designed microprocessor-\\ncompatible DAC are available.  \\n \\n• These DAC generally include a latch on the chip, thus \\neliminating the need for an external latch.  \\n \\n• To interface a device with the microprocessor, two signals \\nare required: Chip Select (CS’) and Chip Enable (CE ‘). \\n \\n• In the figure shown above, the address line A7 through \\ninverter is used for Chip Select, which assigns port address \\n80H (assuming all other address lines 0) to the DAC port.  \\n41 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 40, 'page_label': '41'}, page_content='Timing Diagram \\n42 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 41, 'page_label': '42'}, page_content='• Figure above shows the timing of latching data in \\nrelation to the control signals.  \\n \\n• When both signals CS’ and CE’ are at logic 0, the latch \\nis transparent, meaning the input is transferred to \\nthe DAC.  \\n \\n• When either CS’ or CE’ goes logic 1, input is latched in \\nthe register and held until both control signals go to \\nlogic 0. \\n \\n43 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 42, 'page_label': '43'}, page_content='Interfacing 10-Bit DAC with 8085 \\n44 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 43, 'page_label': '44'}, page_content='• AD7522 is a CMOS 10-bit DAC consists of an input \\nbuffer and a holding register.  \\n• 10 bits are loaded into the input register in two \\nsteps using two output ports.   \\n• The low-order 8-bits are loaded with the control \\nline LBS and remaining 2-bits are loaded with the \\ncontrol line HBS.  \\n• Then all 10-bits are switched into a holding register \\nfor conversion by enabling LDAC line.  \\n• When a data byte is sent to the port address \\n8000H in a memory map I/O, the WR’ and IO/M’ \\nsignals go low along with A0 and the line LBS is \\nenabled.  \\n• Similarly, the address  8001H enables lines HBS \\nand LDAC.  \\n45 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 44, 'page_label': '45'}, page_content='Timing Diagram \\n46 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 45, 'page_label': '46'}, page_content='Program \\n LXI B, 03FFH; Load 10-bit at logic 1 in BC register \\n LXI H, 8000H; Load HL with port address for lower \\n   8-bits \\n MOV M, C; Load 8-bits D7-D0 in the DAC \\n INX H;  Point to port address 8001H \\n MOV M, B; Load two bits D9 and D10 and  \\n  switch all ten bits for conversion \\n HLT \\n47 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 46, 'page_label': '47'}, page_content='Interfacing 12-bit DAC to 8-bit Data Bus  \\n48 Prepared by : Asst. Professor Sanjivan \\nSatyal'), Document(metadata={'producer': 'Microsoft® Office PowerPoint® 2007', 'creator': 'Microsoft® Office PowerPoint® 2007', 'creationdate': '2021-06-08T13:20:22+05:45', 'title': 'CHAPTER 4', 'author': 'sanziwan', 'moddate': '2021-06-08T13:20:22+05:45', 'source': '/content/drive/MyDrive/llm_workshop/Chapter 4_INTERFACING AD AND DA CONVERTERS.pdf', 'total_pages': 48, 'page': 47, 'page_label': '48'}, page_content='• The END \\n49 Prepared by : Asst. Professor Sanjivan \\nSatyal')]\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "vector_store = Chroma.from_documents(documents=splits, embedding=embeddings)"
      ],
      "metadata": {
        "id": "bhksjREDOfmH"
      },
      "execution_count": 51,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### step 3: retrival and generate the relevant snippets from the document"
      ],
      "metadata": {
        "id": "Jewh2duEPE-8"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from langchain import PromptTemplate\n",
        "from langchain_core.runnables import RunnablePassthrough\n",
        "from langchain_core.output_parsers import StrOutputParser\n"
      ],
      "metadata": {
        "id": "7d2wZeirOzee"
      },
      "execution_count": 52,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "parser = StrOutputParser()"
      ],
      "metadata": {
        "id": "O5cOpIZfPiaF"
      },
      "execution_count": 53,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "retriever = vector_store.as_retriever()\n",
        "def format_docs(docs):\n",
        "  return \"\\n\\n\".join(doc.page_content for doc in docs)\n",
        "\n",
        "rag_chain = (\n",
        "    {\"context\": retriever | format_docs, \"question\": RunnablePassthrough()}\n",
        "    | llm_chain | parser\n",
        ")\n"
      ],
      "metadata": {
        "id": "bYwdHtxlPlHe"
      },
      "execution_count": 54,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "rag_chain.invoke(\"what are the errors in ADC\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 35
        },
        "id": "nn5P0pAWRj9R",
        "outputId": "7e4d27c8-c95a-4a8b-848b-a6c5906dbde4"
      },
      "execution_count": 56,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "'The errors in ADC are:\\n*   Dynamic Errors\\n    *   Conversion time\\n    *   Delay time\\n    *   Settling time'"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "string"
            }
          },
          "metadata": {},
          "execution_count": 56
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [],
      "metadata": {
        "id": "BjwN0vcwSm22"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}